--- Lattice Radiant Software (64-bit) 2025.1.0.39.0
--- Copyright (C) 1992-2024 Lattice Semiconductor Corporation.
--- All Rights Reserved.
--- Lattice Radiant Software install path: /home/dev/lscc/radiant
--- Date    : Thu Jan 01 09:24:15 UTC 2026
--- UserName: dev
--- HostName: 4d4f771de9d2
--- RunDir  : /build
--- PID     : 18
--- TclFile : ./radiantc.tcl.18
--- LogFile : ./radiantc.log.18
--------------------------------------------------------------------------------

WARNING <2141000> - Create a new implementation in an existing sub-directory 'impl'.

"/home/dev/lscc/radiant/tcltk/linux/bin/tclsh" "top_impl_synthesize.tcl"

synpwrap -prj top_impl_synplify.tcl -log top_impl.srf
Copyright (C) 1992-2025 Lattice Semiconductor Corporation. All rights reserved.
Lattice Radiant Software Version 2025.1.0.39.0
INFO <2011000> - Synplify synthesis engine is launched.
###########################################################[
Option definition override for: enable_hydra_infer_clocks_from_latch_data
Running in Lattice mode

                               Synplify Pro (R) 

             Version W-2024.09LR-SP1-1 for linux64 - Jun 12, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /home/dev/lscc/radiant/synpbase/linux_a_64/mbin/synbatch
Install:     /home/dev/lscc/radiant/synpbase
Hostname:    4d4f771de9d2
Date:        Thu Jan  1 09:24:16 2026
Version:     W-2024.09LR-SP1-1

Arguments:   -product synplify_base -batch top_impl_synplify.tcl
ProductType: synplify_pro







log file: "/build/impl/top_impl.srr"
Running: impl in foreground

Running proj_1|impl

Running Flow: compile (Compile) on proj_1|impl
# Thu Jan  1 09:24:16 2026

Running Flow: compile_flow (Compile Process) on proj_1|impl
# Thu Jan  1 09:24:16 2026

Running: compiler (Compile Input) on proj_1|impl
# Thu Jan  1 09:24:16 2026
Process ID: 52
Copied /build/impl/synwork/top_impl_comp.srs to /build/impl/top_impl.srs

compiler completed
# Thu Jan  1 09:24:25 2026

Return Code: 0
Run Time:00h:00m:08s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl
# Thu Jan  1 09:24:25 2026
Process ID: 132

multi_srs_gen completed
# Thu Jan  1 09:24:26 2026

Return Code: 0
Run Time:00h:00m:01s
Copied /build/impl/synwork/top_impl_mult.srs to /build/impl/top_impl.srs
Copied /build/impl/top_impl.srr to /build/impl/top_impl.srf
Complete: Compile Process on proj_1|impl

Running: premap (Premap) on proj_1|impl
# Thu Jan  1 09:24:26 2026
Process ID: 148

premap completed with warnings
# Thu Jan  1 09:24:30 2026

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on proj_1|impl

Running Flow: map (Map) on proj_1|impl
# Thu Jan  1 09:24:30 2026

Running: fpga_mapper (Map & Optimize) on proj_1|impl
# Thu Jan  1 09:24:30 2026
Process ID: 163
Copied /build/impl/synwork/top_impl_m.srm to /build/impl/top_impl.srm

fpga_mapper completed with warnings
# Thu Jan  1 09:26:16 2026

Return Code: 1
Run Time:00h:01m:46s
Complete: Map on proj_1|impl
Copied /build/impl/top_impl.srr to /build/impl/top_impl.srf
Complete: Logic Synthesis on proj_1|impl
TCL script complete: "top_impl_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/build/impl/proj_1.prj
batch mode default:no
Child process exit with 0.

==contents of top_impl.srf
#Build: Synplify Pro (R) W-2024.09LR-SP1-1, Build 075R, Jun 12 2025
#install: /home/dev/lscc/radiant/synpbase
#OS: Linux 
#Hostname: 4d4f771de9d2

# Thu Jan  1 09:24:16 2026

#Implementation: impl


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys HDL Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys VHDL Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 916MB peak: 916MB)


Process completed successfully.
# Thu Jan  1 09:24:17 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Verilog Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_add.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_add.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v":"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3275:17:3275:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3282:17:3282:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3339:17:3339:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3346:17:3346:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3401:17:3401:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3408:17:3408:28|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5142:25:5142:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5146:25:5146:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5177:29:5177:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5181:29:5181:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":730:25:730:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":734:25:734:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":767:29:767:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":771:29:771:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":193:11:193:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":202:11:202:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1402:25:1402:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1408:25:1408:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":99:11:99:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v":"/home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/build/vexriscv_imac+dcache.v" (library work)
@I::"/build/top.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 971MB peak: 971MB)


Process completed successfully.
# Thu Jan  1 09:24:18 2026

###########################################################]
###########################################################[
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_add.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_add.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v":"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3275:17:3275:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3282:17:3282:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3339:17:3339:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3346:17:3346:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3401:17:3401:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3408:17:3408:28|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5142:25:5142:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5146:25:5146:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5177:29:5177:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5181:29:5181:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":730:25:730:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":734:25:734:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":767:29:767:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":771:29:771:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":193:11:193:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":202:11:202:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1402:25:1402:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1408:25:1408:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":99:11:99:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v":"/home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/build/vexriscv_imac+dcache.v" (library work)
@I::"/build/top.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
File /build/vexriscv_imac+dcache.v changed - recompiling
File /build/top.v changed - recompiling
File _top.soc.spi0.tx_fifo _storage_247_initial_block changed - recompiling
File _top.soc.vocoder.synth.ram _mem_247_initial_block changed - recompiling
File _top.soc.vocoder.synth _phase_delta_rom_247_initial_block changed - recompiling
File _top.soc.vocoder.synth _phase_offset_mem_247_initial_block changed - recompiling
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":5872:7:5872:9|Synthesizing module OBZ in library work.
Running optimization stage 1 on OBZ .......
Finished optimization stage 1 on OBZ (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":237:7:237:33|Synthesizing module \top.pin_amp_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":219:7:219:29|Synthesizing module \top.pin_amp_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":206:7:206:25|Synthesizing module \top.pin_amp_0__clk  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk  .......
Finished optimization stage 1 on \top.pin_amp_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":282:7:282:34|Synthesizing module \top.pin_amp_0__data.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__data.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":264:7:264:30|Synthesizing module \top.pin_amp_0__data.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__data.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":251:7:251:26|Synthesizing module \top.pin_amp_0__data  in library work.
Running optimization stage 1 on \top.pin_amp_0__data  .......
Finished optimization stage 1 on \top.pin_amp_0__data  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":328:7:328:32|Synthesizing module \top.pin_amp_0__en.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__en.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__en.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":308:7:308:28|Synthesizing module \top.pin_amp_0__en.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__en.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__en.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":296:7:296:24|Synthesizing module \top.pin_amp_0__en  in library work.
Running optimization stage 1 on \top.pin_amp_0__en  .......
Finished optimization stage 1 on \top.pin_amp_0__en  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":373:7:373:35|Synthesizing module \top.pin_amp_0__lrclk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":355:7:355:31|Synthesizing module \top.pin_amp_0__lrclk.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":342:7:342:27|Synthesizing module \top.pin_amp_0__lrclk  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":418:7:418:27|Synthesizing module \top.pin_bl_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_bl_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_bl_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":400:7:400:23|Synthesizing module \top.pin_bl_0.buf  in library work.
Running optimization stage 1 on \top.pin_bl_0.buf  .......
Finished optimization stage 1 on \top.pin_bl_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":387:7:387:19|Synthesizing module \top.pin_bl_0  in library work.
Running optimization stage 1 on \top.pin_bl_0  .......
Finished optimization stage 1 on \top.pin_bl_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":4021:7:4021:8|Synthesizing module IB in library work.
Running optimization stage 1 on IB .......
Finished optimization stage 1 on IB (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":458:7:458:32|Synthesizing module \top.pin_btn_pwr_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":445:7:445:28|Synthesizing module \top.pin_btn_pwr_0.buf  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0.buf  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":432:7:432:24|Synthesizing module \top.pin_btn_pwr_0  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":495:7:495:30|Synthesizing module \top.pin_clk12_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_clk12_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_clk12_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":482:7:482:26|Synthesizing module \top.pin_clk12_0.buf  in library work.
Running optimization stage 1 on \top.pin_clk12_0.buf  .......
Finished optimization stage 1 on \top.pin_clk12_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":469:7:469:22|Synthesizing module \top.pin_clk12_0  in library work.
Running optimization stage 1 on \top.pin_clk12_0  .......
Finished optimization stage 1 on \top.pin_clk12_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":537:7:537:27|Synthesizing module \top.pin_dc_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_dc_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_dc_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":519:7:519:23|Synthesizing module \top.pin_dc_0.buf  in library work.
Running optimization stage 1 on \top.pin_dc_0.buf  .......
Finished optimization stage 1 on \top.pin_dc_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":506:7:506:19|Synthesizing module \top.pin_dc_0  in library work.
Running optimization stage 1 on \top.pin_dc_0  .......
Finished optimization stage 1 on \top.pin_dc_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":1001:7:1001:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":594:7:594:33|Synthesizing module \top.pin_i2c_0__scl.buf.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl.buf.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":571:7:571:29|Synthesizing module \top.pin_i2c_0__scl.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":551:7:551:25|Synthesizing module \top.pin_i2c_0__scl  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":654:7:654:33|Synthesizing module \top.pin_i2c_0__sda.buf.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda.buf.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":631:7:631:29|Synthesizing module \top.pin_i2c_0__sda.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":611:7:611:25|Synthesizing module \top.pin_i2c_0__sda  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":702:7:702:28|Synthesizing module \top.pin_led_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_led_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_led_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":684:7:684:24|Synthesizing module \top.pin_led_0.buf  in library work.
Running optimization stage 1 on \top.pin_led_0.buf  .......
Finished optimization stage 1 on \top.pin_led_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":671:7:671:20|Synthesizing module \top.pin_led_0  in library work.
Running optimization stage 1 on \top.pin_led_0  .......
Finished optimization stage 1 on \top.pin_led_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":747:7:747:33|Synthesizing module \top.pin_mic_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":729:7:729:29|Synthesizing module \top.pin_mic_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":716:7:716:25|Synthesizing module \top.pin_mic_0__clk  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk  .......
Finished optimization stage 1 on \top.pin_mic_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":787:7:787:34|Synthesizing module \top.pin_mic_0__data.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__data.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":774:7:774:30|Synthesizing module \top.pin_mic_0__data.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__data.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":761:7:761:26|Synthesizing module \top.pin_mic_0__data  in library work.
Running optimization stage 1 on \top.pin_mic_0__data  .......
Finished optimization stage 1 on \top.pin_mic_0__data  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":829:7:829:35|Synthesizing module \top.pin_mic_0__lrclk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":811:7:811:31|Synthesizing module \top.pin_mic_0__lrclk.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":798:7:798:27|Synthesizing module \top.pin_mic_0__lrclk  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":874:7:874:31|Synthesizing module \top.pin_pwr_en_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_pwr_en_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":856:7:856:27|Synthesizing module \top.pin_pwr_en_0.buf  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0.buf  .......
Finished optimization stage 1 on \top.pin_pwr_en_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":843:7:843:23|Synthesizing module \top.pin_pwr_en_0  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0  .......
Finished optimization stage 1 on \top.pin_pwr_en_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":919:7:919:33|Synthesizing module \top.pin_spi_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":901:7:901:29|Synthesizing module \top.pin_spi_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":888:7:888:25|Synthesizing module \top.pin_spi_0__clk  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk  .......
Finished optimization stage 1 on \top.pin_spi_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":979:7:979:34|Synthesizing module \top.pin_spi_0__copi.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__copi.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":956:7:956:30|Synthesizing module \top.pin_spi_0__copi.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__copi.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":933:7:933:26|Synthesizing module \top.pin_spi_0__copi  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi  .......
Finished optimization stage 1 on \top.pin_spi_0__copi  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1029:7:1029:32|Synthesizing module \top.pin_spi_0__cs.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__cs.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1009:7:1009:28|Synthesizing module \top.pin_spi_0__cs.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__cs.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":996:7:996:24|Synthesizing module \top.pin_spi_0__cs  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs  .......
Finished optimization stage 1 on \top.pin_spi_0__cs  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1069:7:1069:33|Synthesizing module \top.pin_uart_0__rx.buf.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx.buf.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__rx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1056:7:1056:29|Synthesizing module \top.pin_uart_0__rx.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__rx.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1043:7:1043:25|Synthesizing module \top.pin_uart_0__rx  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx  .......
Finished optimization stage 1 on \top.pin_uart_0__rx  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1111:7:1111:33|Synthesizing module \top.pin_uart_0__tx.buf.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx.buf.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__tx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1093:7:1093:29|Synthesizing module \top.pin_uart_0__tx.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__tx.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1080:7:1080:25|Synthesizing module \top.pin_uart_0__tx  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx  .......
Finished optimization stage 1 on \top.pin_uart_0__tx  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":10022:7:10022:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 973MB peak: 973MB)
@N: CG364 :"/build/top.v":1125:7:1125:14|Synthesizing module \top.pll  in library work.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input DIR on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input DIRSEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LOADREG on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input DYNROTATE on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LMMICLK on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LMMIRESET_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LMMIREQUEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LMMIWRRD_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LMMIOFFSET on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LMMIWDATA on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input PLLPOWERDOWN_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOP on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS2 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS3 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS4 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS5 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input LEGACY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input STDBY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ROTDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input DIRDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input ROTDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input GRAYTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input BINTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input DIRDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input GRAYACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":1168:4:1168:7|Input BINACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
Running optimization stage 1 on \top.pll  .......
Finished optimization stage 1 on \top.pll  (CPU Time 0h:00m:00s, Memory Used current: 973MB peak: 973MB)
@N: CG364 :"/build/vexriscv_imac+dcache.v":6860:7:6860:22|Synthesizing module InstructionCache in library work.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":6888:23:6888:51|Removing wire io_cpu_decode_physicalAddress, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Removing wire io_cpu_decode_data, as there is no assignment to it.
Running optimization stage 1 on InstructionCache .......
WARNING <2019991> - CL318 :"/build/vexriscv_imac+dcache.v":6888:23:6888:51|*Output io_cpu_decode_physicalAddress has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
WARNING <2019991> - CL318 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|*Output io_cpu_decode_data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CL134 :"/build/vexriscv_imac+dcache.v":6966:2:6966:7|Found RAM ways_0_tags, depth=128, width=22
@N: CL134 :"/build/vexriscv_imac+dcache.v":6954:2:6954:7|Found RAM banks_0, depth=1024, width=32
Finished optimization stage 1 on InstructionCache (CPU Time 0h:00m:00s, Memory Used current: 976MB peak: 977MB)
@N: CG364 :"/build/vexriscv_imac+dcache.v":5876:7:5876:15|Synthesizing module DataCache in library work.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":5929:23:5929:42|Removing wire io_cpu_writesPending, as there is no assignment to it.
Running optimization stage 1 on DataCache .......
WARNING <2019991> - CL318 :"/build/vexriscv_imac+dcache.v":5929:23:5929:42|*Output io_cpu_writesPending has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_valid. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_way[0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_address[6:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_valid. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_error. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_address[19:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageA_request_totalyConsistent. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_request_totalyConsistent. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_mmuRsp_allowExecute. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_mmuRsp_bypassTranslation. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_tagsReadRsp_0_valid. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_tagsReadRsp_0_address[19:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol3, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol2, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol1, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol0, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6144:2:6144:7|Found RAM ways_0_tags, depth=128, width=22
@N: CL189 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Register bit stageA_wayInvalidate[0] is always 0.
@N: CL189 :"/build/vexriscv_imac+dcache.v":6776:2:6776:7|Register bit loader_waysAllocator[0] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":6776:2:6776:7|Register bit loader_killReg is always 0.
Finished optimization stage 1 on DataCache (CPU Time 0h:00m:00s, Memory Used current: 985MB peak: 985MB)
@N: CG364 :"/build/vexriscv_imac+dcache.v":7:7:7:14|Synthesizing module VexRiscv in library work.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":69:22:69:66|Removing wire IBusCachedPlugin_cache_io_cpu_fetch_isRemoved, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":71:22:71:65|Removing wire IBusCachedPlugin_cache_io_cpu_decode_isValid, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":72:22:72:65|Removing wire IBusCachedPlugin_cache_io_cpu_decode_isStuck, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":73:22:73:60|Removing wire IBusCachedPlugin_cache_io_cpu_decode_pc, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":87:22:87:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SW, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":88:22:88:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SR, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":89:22:89:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SO, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":90:22:90:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SI, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":91:22:91:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PW, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":92:22:92:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PR, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":93:22:93:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PO, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":94:22:94:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PI, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":95:22:95:58|Removing wire dataCache_1_io_cpu_writeBack_fence_FM, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":377:22:377:51|Removing wire _zz_RegFilePlugin_regFile_port, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":379:22:379:53|Removing wire _zz_RegFilePlugin_regFile_port_1, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":676:22:676:66|Removing wire IBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":689:22:689:42|Removing wire dBus_rsp_payload_last, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":704:22:704:66|Removing wire DBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":800:22:800:70|Removing wire IBusCachedPlugin_iBusRsp_output_payload_rsp_error, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":802:22:802:66|Removing wire IBusCachedPlugin_iBusRsp_output_payload_isRvc, as there is no assignment to it.
WARNING <2012636> - CG360 :"/build/vexriscv_imac+dcache.v":812:22:812:75|Removing wire IBusCachedPlugin_decompressor_output_payload_rsp_error, as there is no assignment to it.
WARNING <2012503> - CG133 :"/build/vexriscv_imac+dcache.v":1056:22:1056:41|Object CsrPlugin_mtvec_mode is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on VexRiscv .......
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register IBusCachedPlugin_injector_formal_rawInDecode[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_uncached. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_last. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register decode_to_execute_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register execute_to_memory_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register memory_to_writeBack_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_fetchPc_correctionReg. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_0. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_1. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_2. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_3. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register DBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register CsrPlugin_lastStageWasWfi. Make sure that there are no unused intermediate registers.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012915> - CL265 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing unused bit 32 of memory_DivPlugin_rs1_9[32:0]. Either assign all bits or reduce the width of the signal.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 64 to 32 of memory_DivPlugin_accumulator_8[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 31 to 30 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 27 to 15 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 6 to 0 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 31 to 30 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 27 to 15 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012917> - CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 6 to 0 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|Found RAM RegFilePlugin_regFile, depth=32, width=32
@N: CL134 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|Found RAM RegFilePlugin_regFile, depth=32, width=32
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_code[0] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_code[1] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_targetPrivilege[0] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_targetPrivilege[1] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit execute_to_memory_BRANCH_CALC[0] is always 0.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit IBusCachedPlugin_s1_tightlyCoupledHit is always 0.
WARNING <2012913> - CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 0 of execute_to_memory_BRANCH_CALC[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012918> - CL279 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bits 1 to 0 of CsrPlugin_interrupt_code[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on VexRiscv (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":1787:7:1787:18|Synthesizing module \top.soc.cpu  in library work.
Running optimization stage 1 on \top.soc.cpu  .......
Finished optimization stage 1 on \top.soc.cpu  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":1895:7:1895:26|Synthesizing module \top.soc.csr_decoder  in library work.
Running optimization stage 1 on \top.soc.csr_decoder  .......
Finished optimization stage 1 on \top.soc.csr_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2471:7:2471:32|Synthesizing module \top.soc.gpo1.bridge.Input  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Input  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Input  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2561:7:2561:38|Synthesizing module \top.soc.gpo1.bridge.Mode.pin__0  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__0  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2606:7:2606:38|Synthesizing module \top.soc.gpo1.bridge.Mode.pin__1  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__1  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2492:7:2492:31|Synthesizing module \top.soc.gpo1.bridge.Mode  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2712:7:2712:40|Synthesizing module \top.soc.gpo1.bridge.Output.pin__0  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__0  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2750:7:2750:40|Synthesizing module \top.soc.gpo1.bridge.Output.pin__1  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__1  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2651:7:2651:33|Synthesizing module \top.soc.gpo1.bridge.Output  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2788:7:2788:30|Synthesizing module \top.soc.gpo1.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.mux  .......
WARNING <2012917> - CL271 :"/build/top.v":2866:2:2866:7|Pruning unused bits 7 to 4 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.gpo1.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2331:7:2331:26|Synthesizing module \top.soc.gpo1.bridge  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2093:7:2093:19|Synthesizing module \top.soc.gpo1  in library work.
Running optimization stage 1 on \top.soc.gpo1  .......
Finished optimization stage 1 on \top.soc.gpo1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":3941:7:3941:13|Synthesizing module I2CFIFO in library work.
Running optimization stage 1 on I2CFIFO .......
Finished optimization stage 1 on I2CFIFO (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2976:7:2976:19|Synthesizing module \top.soc.i2c0  in library work.
WARNING <2019991> - CS263 :"/build/top.v":3037:16:3037:27|Port-width mismatch for port LMMIOFFSET. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
WARNING <2012744> - CG781 :"/build/top.v":3032:4:3032:11|Input ALTSCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":3032:4:3032:11|Input ALTSDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":3032:4:3032:11|Input SCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":3032:4:3032:11|Input SDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
Running optimization stage 1 on \top.soc.i2c0  .......
Finished optimization stage 1 on \top.soc.i2c0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3050:7:3050:21|Synthesizing module \top.soc.i2s_rx  in library work.
WARNING <2019991> - CG216 :"/build/top.v":3122:4:3122:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.i2s_rx  .......
WARNING <2012917> - CL271 :"/build/top.v":3111:2:3111:7|Pruning unused bits 31 to 16 of shift_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.i2s_rx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3209:7:3209:21|Synthesizing module \top.soc.i2s_tx  in library work.
WARNING <2019991> - CG216 :"/build/top.v":3289:4:3289:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.i2s_tx  .......
Finished optimization stage 1 on \top.soc.i2s_tx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3361:7:3361:35|Synthesizing module \top.soc.interrupt_controller  in library work.
Running optimization stage 1 on \top.soc.interrupt_controller  .......
Finished optimization stage 1 on \top.soc.interrupt_controller  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3667:7:3667:38|Synthesizing module \top.soc.led0.bridge.Mode.pin__0  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Mode.pin__0  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3626:7:3626:31|Synthesizing module \top.soc.led0.bridge.Mode  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Mode  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3749:7:3749:40|Synthesizing module \top.soc.led0.bridge.Output.pin__0  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Output.pin__0  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3712:7:3712:33|Synthesizing module \top.soc.led0.bridge.Output  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Output  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3787:7:3787:30|Synthesizing module \top.soc.led0.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.mux  .......
WARNING <2012917> - CL271 :"/build/top.v":3865:2:3865:7|Pruning unused bits 7 to 2 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.led0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3513:7:3513:26|Synthesizing module \top.soc.led0.bridge  in library work.
Running optimization stage 1 on \top.soc.led0.bridge  .......
Finished optimization stage 1 on \top.soc.led0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3370:7:3370:19|Synthesizing module \top.soc.led0  in library work.
Running optimization stage 1 on \top.soc.led0  .......
Finished optimization stage 1 on \top.soc.led0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":10940:7:10940:12|Synthesizing module SP512K in library work.
Running optimization stage 1 on SP512K .......
Finished optimization stage 1 on SP512K (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4193:7:4193:26|Synthesizing module \top.soc.mainram.U$0  in library work.
WARNING <2012744> - CG781 :"/build/top.v":4339:4:4339:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":4339:4:4339:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
Running optimization stage 1 on \top.soc.mainram.U$0  .......
Finished optimization stage 1 on \top.soc.mainram.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4352:7:4352:26|Synthesizing module \top.soc.mainram.U$1  in library work.
WARNING <2012744> - CG781 :"/build/top.v":4498:4:4498:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":4498:4:4498:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
Running optimization stage 1 on \top.soc.mainram.U$1  .......
Finished optimization stage 1 on \top.soc.mainram.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4511:7:4511:26|Synthesizing module \top.soc.mainram.U$2  in library work.
WARNING <2012744> - CG781 :"/build/top.v":4657:4:4657:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":4657:4:4657:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
Running optimization stage 1 on \top.soc.mainram.U$2  .......
Finished optimization stage 1 on \top.soc.mainram.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4670:7:4670:26|Synthesizing module \top.soc.mainram.U$3  in library work.
WARNING <2012744> - CG781 :"/build/top.v":4816:4:4816:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
WARNING <2012744> - CG781 :"/build/top.v":4816:4:4816:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
Running optimization stage 1 on \top.soc.mainram.U$3  .......
Finished optimization stage 1 on \top.soc.mainram.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3975:7:3975:22|Synthesizing module \top.soc.mainram  in library work.
Running optimization stage 1 on \top.soc.mainram  .......
Finished optimization stage 1 on \top.soc.mainram  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":5810:7:5810:15|Synthesizing module MULTIBOOT in library work.

	MSPIADDR=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SOURCESEL=16'b0100010101001110
   Generated name = MULTIBOOT_0b00000000000000000000000000000000_EN
WARNING <2012510> - CG146 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":5810:7:5810:15|Creating black box for empty module MULTIBOOT_0b00000000000000000000000000000000_EN

@N: CG364 :"/build/top.v":5052:7:5052:30|Synthesizing module \top.soc.spi0.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.spi0.bridge.mux  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on \top.soc.spi0.bridge.phy.length  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.length  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.mask  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.mask  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.width  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.width  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge  .......
Finished optimization stage 1 on \top.soc.spi0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.cs_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.cs_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.consume_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.consume_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.produce_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.produce_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.rst_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.rst_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Opening data file _top.soc.spi0.tx_fifo _storage_101_initial_block from directory .
WARNING <2012720> - CG532 :"/build/top.v":5709:2:5709:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
WARNING <2019991> - CG216 :"/build/top.v":5835:4:5835:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.spi0.tx_fifo  .......
WARNING <2012889> - CL169 :"/build/top.v":5767:2:5767:7|Pruning unused register r_rst$31. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/top.v":5761:2:5761:7|Pruning unused register w_level[4:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/top.v":5759:2:5759:7|Pruning unused register consume_w_bin[4:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/build/top.v":5727:2:5727:7|Found RAM storage, depth=16, width=50
Finished optimization stage 1 on \top.soc.spi0.tx_fifo  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0  .......
Finished optimization stage 1 on \top.soc.spi0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":6269:4:6269:5|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":6271:6:6271:7|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":6284:4:6284:5|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":6286:6:6286:7|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.spi0_phy.clkgen  .......
Finished optimization stage 1 on \top.soc.spi0_phy.clkgen  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0_phy  .......
WARNING <2012889> - CL169 :"/build/top.v":6026:2:6026:7|Pruning unused register sink__data[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/top.v":6022:2:6022:7|Pruning unused register dq_i[3:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc.spi0_phy  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.enable.enable  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.enable.enable  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.enable  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.enable  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mode.periodic  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mode.periodic  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mode  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mux  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.reload.value  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.reload.value  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.reload  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.reload  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0  .......
Finished optimization stage 1 on \top.soc.timer0.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1.monitor  .......
Finished optimization stage 1 on \top.soc.timer0.U$1.monitor  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1.mux  .......
WARNING <2012917> - CL271 :"/build/top.v":7315:2:7315:7|Pruning unused bits 7 to 1 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.timer0.U$1.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1  .......
Finished optimization stage 1 on \top.soc.timer0.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$2  .......
Finished optimization stage 1 on \top.soc.timer0.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":6408:4:6408:5|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":6410:6:6410:7|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":6425:4:6425:5|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":6428:8:6428:9|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.timer0  .......
Finished optimization stage 1 on \top.soc.timer0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.divisor.div  .......
Finished optimization stage 1 on \top.soc.uart0.bridge.divisor.div  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.divisor  .......
Finished optimization stage 1 on \top.soc.uart0.bridge.divisor  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.mux  .......
WARNING <2012889> - CL169 :"/build/top.v":7897:2:7897:7|Pruning unused register w_shadow__3__data[7:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc.uart0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge  .......
Finished optimization stage 1 on \top.soc.uart0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":8193:10:8193:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8209:10:8209:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8226:10:8226:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8244:10:8244:11|Ignoring attribute full_case on statement
WARNING <2012636> - CG360 :"/build/top.v":8152:14:8152:26|Removing wire \shreg.parity , as there is no assignment to it.
Running optimization stage 1 on \top.soc.uart0.rx  .......
WARNING <2012889> - CL169 :"/build/top.v":8179:2:8179:7|Pruning unused register err[2:0]. Make sure that there are no unused intermediate registers.
WARNING <2012915> - CL265 :"/build/top.v":8175:2:8175:7|Removing unused bit 0 of shreg[9:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on \top.soc.uart0.rx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":8378:10:8378:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8395:10:8395:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8412:10:8412:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8430:10:8430:11|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":8447:10:8447:11|Ignoring attribute full_case on statement
WARNING <2012636> - CG360 :"/build/top.v":8336:14:8336:26|Removing wire \shreg.parity , as there is no assignment to it.
Running optimization stage 1 on \top.soc.uart0.tx  .......
Finished optimization stage 1 on \top.soc.uart0.tx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0  .......
Finished optimization stage 1 on \top.soc.uart0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.envelope  .......
@N: CL189 :"/build/top.v":9711:2:9711:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":9705:2:9705:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":9705:2:9705:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":9711:2:9711:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$10.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":9914:4:9914:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$10.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.envelope  .......
@N: CL189 :"/build/top.v":10620:2:10620:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":10614:2:10614:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":10614:2:10614:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":10620:2:10620:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$11.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":10823:4:10823:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$11.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.envelope  .......
@N: CL189 :"/build/top.v":11529:2:11529:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":11523:2:11523:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":11523:2:11523:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":11529:2:11529:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$12.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":11732:4:11732:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$12.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.envelope  .......
@N: CL189 :"/build/top.v":12438:2:12438:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":12432:2:12432:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":12432:2:12432:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":12438:2:12438:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$13.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
WARNING <2019991> - CG216 :"/build/top.v":12641:4:12641:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$13.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$13  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.envelope  .......
@N: CL189 :"/build/top.v":13347:2:13347:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":13341:2:13341:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":13341:2:13341:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":13347:2:13347:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$14.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
WARNING <2019991> - CG216 :"/build/top.v":13550:4:13550:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$14.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.envelope  .......
@N: CL189 :"/build/top.v":14256:2:14256:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":14250:2:14250:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":14250:2:14250:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":14256:2:14256:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$15.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
WARNING <2019991> - CG216 :"/build/top.v":14459:4:14459:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$15.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.envelope  .......
@N: CL189 :"/build/top.v":15165:2:15165:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":15159:2:15159:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":15159:2:15159:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":15165:2:15165:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$16.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
WARNING <2019991> - CG216 :"/build/top.v":15368:4:15368:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$16.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$16  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.envelope  .......
@N: CL189 :"/build/top.v":16074:2:16074:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":16068:2:16068:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":16068:2:16068:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":16074:2:16074:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$3.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
WARNING <2019991> - CG216 :"/build/top.v":16277:4:16277:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$3.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$3  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.envelope  .......
@N: CL189 :"/build/top.v":16983:2:16983:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":16977:2:16977:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":16977:2:16977:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":16983:2:16983:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$4.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
WARNING <2019991> - CG216 :"/build/top.v":17186:4:17186:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$4.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.envelope  .......
@N: CL189 :"/build/top.v":17892:2:17892:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":17886:2:17886:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":17886:2:17886:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":17892:2:17892:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$5.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
WARNING <2019991> - CG216 :"/build/top.v":18095:4:18095:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$5.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$5  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.envelope  .......
@N: CL189 :"/build/top.v":18801:2:18801:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":18795:2:18795:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":18795:2:18795:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":18801:2:18801:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$6.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
WARNING <2019991> - CG216 :"/build/top.v":19004:4:19004:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$6.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.envelope  .......
@N: CL189 :"/build/top.v":19710:2:19710:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":19704:2:19704:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":19704:2:19704:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":19710:2:19710:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$7.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
WARNING <2019991> - CG216 :"/build/top.v":19913:4:19913:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$7.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.envelope  .......
@N: CL189 :"/build/top.v":20619:2:20619:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":20613:2:20613:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":20613:2:20613:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":20619:2:20619:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$8.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
WARNING <2019991> - CG216 :"/build/top.v":20822:4:20822:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$8.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$8  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.envelope  .......
@N: CL189 :"/build/top.v":21528:2:21528:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":21522:2:21522:7|Register bit sink_a_2[15] is always 0.
WARNING <2012913> - CL260 :"/build/top.v":21522:2:21522:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/top.v":21528:2:21528:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$9.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
WARNING <2019991> - CG216 :"/build/top.v":21731:4:21731:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$9.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.demux  .......
Finished optimization stage 1 on \top.soc.vocoder.demux  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
WARNING <2019991> - CG216 :"/build/top.v":22595:10:22595:11|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.mux  .......
Finished optimization stage 1 on \top.soc.vocoder.mux  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Opening data file _top.soc.vocoder.synth.ram _mem_101_initial_block from directory .
WARNING <2012720> - CG532 :"/build/top.v":23007:2:23007:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on \top.soc.vocoder.synth.ram  .......
WARNING <2012889> - CL169 :"/build/top.v":23149:2:23149:7|Pruning unused register _0_[31:0]. Make sure that there are no unused intermediate registers.
WARNING <2012889> - CL169 :"/build/top.v":23157:2:23157:7|Pruning unused register wb_bus__ack. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc.vocoder.synth.ram  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Opening data file _top.soc.vocoder.synth _phase_delta_rom_101_initial_block from directory .
Opening data file _top.soc.vocoder.synth _phase_offset_mem_101_initial_block from directory .
WARNING <2012720> - CG532 :"/build/top.v":22761:2:22761:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
WARNING <2012720> - CG532 :"/build/top.v":22784:2:22784:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
WARNING <2019991> - CG216 :"/build/top.v":22878:6:22878:7|Ignoring attribute full_case on statement
WARNING <2019991> - CG216 :"/build/top.v":22890:6:22890:7|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.synth  .......
@N: CL134 :"/build/top.v":22800:2:22800:7|Found RAM phase_offset_mem, depth=14, width=16
@N: CL189 :"/build/top.v":22778:2:22778:7|Register bit _0_[15] is always 0.
@N: CL189 :"/build/top.v":22778:2:22778:7|Register bit _0_[14] is always 0.
WARNING <2012918> - CL279 :"/build/top.v":22778:2:22778:7|Pruning register bits 15 to 14 of _0_[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.vocoder.synth  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.vocoder  .......
Finished optimization stage 1 on \top.soc.vocoder  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_arbiter  .......
Finished optimization stage 1 on \top.soc.wb_arbiter  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_decoder  .......
Finished optimization stage 1 on \top.soc.wb_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_to_csr  .......
Finished optimization stage 1 on \top.soc.wb_to_csr  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
WARNING <2019991> - CG216 :"/build/top.v":23858:4:23858:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.wb_to_lmmi  .......
Finished optimization stage 1 on \top.soc.wb_to_lmmi  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
WARNING <2019991> - CG216 :"/build/top.v":1706:4:1706:5|Ignoring attribute full_case on statement
WARNING <2019991> - CS263 :"/build/top.v":1543:15:1543:18|Port-width mismatch for port MSPIMADDR. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on \top.soc  .......
WARNING <2012889> - CL169 :"/build/top.v":1424:2:1424:7|Pruning unused register permit_bus_traffic. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 2 on \top.soc  .......
Finished optimization stage 2 on \top.soc  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 2 on \top.soc.wb_to_lmmi  .......
Finished optimization stage 2 on \top.soc.wb_to_lmmi  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 2 on \top.soc.wb_to_csr  .......
@N: CL201 :"/build/top.v":23675:2:23675:7|Trying to extract state machine for register cycle.
Extracted state machine for register cycle
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"/build/top.v":23647:15:23647:25|Input wb_bus__adr is unused.
Finished optimization stage 2 on \top.soc.wb_to_csr  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_decoder  .......
@N: CL159 :"/build/top.v":23500:15:23500:27|Input wb_bus__dat_w is unused.
@N: CL159 :"/build/top.v":23505:14:23505:24|Input wb_bus__sel is unused.
@N: CL159 :"/build/top.v":23515:8:23515:17|Input wb_bus__we is unused.
@N: CL159 :"/build/top.v":23510:8:23510:18|Input wb_bus__stb is unused.
Finished optimization stage 2 on \top.soc.wb_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_arbiter  .......
@N: CL159 :"/build/top.v":23291:15:23291:25|Input ibus__dat_r is unused.
Finished optimization stage 2 on \top.soc.wb_arbiter  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder  .......
Finished optimization stage 2 on \top.soc.vocoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.synth  .......
@N: CL201 :"/build/top.v":22846:2:22846:7|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.vocoder.synth  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.synth.ram  .......
Finished optimization stage 2 on \top.soc.vocoder.synth.ram  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.mux  .......
@N: CL201 :"/build/top.v":22159:2:22159:7|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.vocoder.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.demux  .......
@N: CL159 :"/build/top.v":21906:15:21906:34|Input ch_source_0__payload is unused.
Finished optimization stage 2 on \top.soc.vocoder.demux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9  .......
Finished optimization stage 2 on \top.soc.vocoder.U$9  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":21787:15:21787:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":21787:15:21787:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$9.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$9.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.envelope  .......
@N: CL201 :"/build/top.v":21532:2:21532:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":21485:15:21485:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$9.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.bandpass  .......
@N: CL201 :"/build/top.v":21200:2:21200:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":21163:15:21163:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$9.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8  .......
Finished optimization stage 2 on \top.soc.vocoder.U$8  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":20878:15:20878:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":20878:15:20878:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$8.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$8.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.envelope  .......
@N: CL201 :"/build/top.v":20623:2:20623:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":20576:15:20576:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$8.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.bandpass  .......
@N: CL201 :"/build/top.v":20291:2:20291:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":20254:15:20254:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$8.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7  .......
Finished optimization stage 2 on \top.soc.vocoder.U$7  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":19969:15:19969:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":19969:15:19969:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$7.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$7.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.envelope  .......
@N: CL201 :"/build/top.v":19714:2:19714:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":19667:15:19667:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$7.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.bandpass  .......
@N: CL201 :"/build/top.v":19382:2:19382:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":19345:15:19345:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$7.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6  .......
Finished optimization stage 2 on \top.soc.vocoder.U$6  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":19060:15:19060:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":19060:15:19060:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$6.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$6.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.envelope  .......
@N: CL201 :"/build/top.v":18805:2:18805:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":18758:15:18758:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$6.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.bandpass  .......
@N: CL201 :"/build/top.v":18473:2:18473:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":18436:15:18436:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$6.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5  .......
Finished optimization stage 2 on \top.soc.vocoder.U$5  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":18151:15:18151:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":18151:15:18151:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$5.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$5.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.envelope  .......
@N: CL201 :"/build/top.v":17896:2:17896:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":17849:15:17849:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$5.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.bandpass  .......
@N: CL201 :"/build/top.v":17564:2:17564:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":17527:15:17527:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$5.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4  .......
Finished optimization stage 2 on \top.soc.vocoder.U$4  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":17242:15:17242:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":17242:15:17242:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$4.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$4.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.envelope  .......
@N: CL201 :"/build/top.v":16987:2:16987:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":16940:15:16940:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$4.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.bandpass  .......
@N: CL201 :"/build/top.v":16655:2:16655:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":16618:15:16618:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$4.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3  .......
Finished optimization stage 2 on \top.soc.vocoder.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":16333:15:16333:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":16333:15:16333:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$3.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$3.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.envelope  .......
@N: CL201 :"/build/top.v":16078:2:16078:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":16031:15:16031:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$3.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.bandpass  .......
@N: CL201 :"/build/top.v":15746:2:15746:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":15709:15:15709:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$3.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16  .......
Finished optimization stage 2 on \top.soc.vocoder.U$16  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":15424:15:15424:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":15424:15:15424:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$16.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$16.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.envelope  .......
@N: CL201 :"/build/top.v":15169:2:15169:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":15122:15:15122:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$16.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.bandpass  .......
@N: CL201 :"/build/top.v":14837:2:14837:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":14800:15:14800:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$16.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15  .......
Finished optimization stage 2 on \top.soc.vocoder.U$15  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":14515:15:14515:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":14515:15:14515:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$15.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$15.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.envelope  .......
@N: CL201 :"/build/top.v":14260:2:14260:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":14213:15:14213:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$15.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.bandpass  .......
@N: CL201 :"/build/top.v":13928:2:13928:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":13891:15:13891:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$15.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14  .......
Finished optimization stage 2 on \top.soc.vocoder.U$14  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":13606:15:13606:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":13606:15:13606:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$14.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$14.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.envelope  .......
@N: CL201 :"/build/top.v":13351:2:13351:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":13304:15:13304:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$14.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.bandpass  .......
@N: CL201 :"/build/top.v":13019:2:13019:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":12982:15:12982:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$14.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13  .......
Finished optimization stage 2 on \top.soc.vocoder.U$13  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":12697:15:12697:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":12697:15:12697:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$13.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$13.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.envelope  .......
@N: CL201 :"/build/top.v":12442:2:12442:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":12395:15:12395:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$13.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.bandpass  .......
@N: CL201 :"/build/top.v":12110:2:12110:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":12073:15:12073:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$13.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12  .......
Finished optimization stage 2 on \top.soc.vocoder.U$12  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":11788:15:11788:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":11788:15:11788:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$12.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$12.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.envelope  .......
@N: CL201 :"/build/top.v":11533:2:11533:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":11486:15:11486:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$12.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.bandpass  .......
@N: CL201 :"/build/top.v":11201:2:11201:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":11164:15:11164:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$12.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11  .......
Finished optimization stage 2 on \top.soc.vocoder.U$11  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":10879:15:10879:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":10879:15:10879:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$11.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$11.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.envelope  .......
@N: CL201 :"/build/top.v":10624:2:10624:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":10577:15:10577:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$11.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.bandpass  .......
@N: CL201 :"/build/top.v":10292:2:10292:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":10255:15:10255:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$11.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10  .......
Finished optimization stage 2 on \top.soc.vocoder.U$10  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.vga  .......
WARNING <2012910> - CL247 :"/build/top.v":9970:15:9970:20|Input port bit 31 of source[31:0] is unused

WARNING <2012909> - CL246 :"/build/top.v":9970:15:9970:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$10.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$10.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.envelope  .......
@N: CL201 :"/build/top.v":9715:2:9715:7|Trying to extract state machine for register fsm_state.
WARNING <2012910> - CL247 :"/build/top.v":9668:15:9668:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$10.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.bandpass  .......
@N: CL201 :"/build/top.v":9383:2:9383:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":9346:15:9346:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$10.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0  .......
Finished optimization stage 2 on \top.soc.uart0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.tx  .......
Finished optimization stage 2 on \top.soc.uart0.tx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.rx  .......
@N: CL201 :"/build/top.v":8173:2:8173:7|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.uart0.rx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge  .......
Finished optimization stage 2 on \top.soc.uart0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.mux  .......
WARNING <2012875> - CL138 :"/build/top.v":7885:2:7885:7|Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.
WARNING <2012889> - CL169 :"/build/top.v":7883:2:7883:7|Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on \top.soc.uart0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.divisor  .......
@N: CL159 :"/build/top.v":7700:8:7700:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.uart0.bridge.divisor  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.divisor.div  .......
Finished optimization stage 2 on \top.soc.uart0.bridge.divisor.div  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0  .......
Finished optimization stage 2 on \top.soc.timer0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$2  .......
WARNING <2012910> - CL247 :"/build/top.v":7427:14:7427:25|Input port bit 0 of port$4231$0[1:0] is unused

@N: CL159 :"/build/top.v":7415:14:7415:24|Input bus__w_data is unused.
Finished optimization stage 2 on \top.soc.timer0.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1  .......
Finished optimization stage 2 on \top.soc.timer0.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1.mux  .......
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[1] is always 0.
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[2] is always 0.
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[3] is always 0.
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[4] is always 0.
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[5] is always 0.
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[6] is always 0.
@N: CL189 :"/build/top.v":7309:2:7309:7|Register bit r_shadow__0__data[7] is always 0.
WARNING <2012918> - CL279 :"/build/top.v":7309:2:7309:7|Pruning register bits 7 to 1 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012909> - CL246 :"/build/top.v":7277:14:7277:24|Input port bits 7 to 1 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.timer0.U$1.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1.monitor  .......
Finished optimization stage 2 on \top.soc.timer0.U$1.monitor  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0  .......
Finished optimization stage 2 on \top.soc.timer0.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.reload  .......
@N: CL159 :"/build/top.v":7076:8:7076:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.reload  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.reload.value  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.reload.value  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mux  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mode  .......
@N: CL159 :"/build/top.v":6624:8:6624:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mode.periodic  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.mode.periodic  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.enable  .......
@N: CL159 :"/build/top.v":6563:8:6563:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.enable  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.enable.enable  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.enable.enable  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0_phy  .......
@N: CL201 :"/build/top.v":6030:2:6030:7|Trying to extract state machine for register fsm_state.
WARNING <2012909> - CL246 :"/build/top.v":5978:15:5978:25|Input port bits 49 to 43 of port$705$0[49:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/top.v":5976:8:5976:19|Input port$2693$0 is unused.
Finished optimization stage 2 on \top.soc.spi0_phy  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0_phy.clkgen  .......
@N: CL189 :"/build/top.v":6262:2:6262:7|Register bit cnt is always 0.
WARNING <2019991> - CL177 :"/build/top.v":6264:2:6264:7|Sharing sequential element clk and merging posedge_reg. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 2 on \top.soc.spi0_phy.clkgen  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0  .......
Finished optimization stage 2 on \top.soc.spi0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.rst_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.rst_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.produce_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.produce_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.consume_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.consume_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.cs_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.cs_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge  .......
Finished optimization stage 2 on \top.soc.spi0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy  .......
@N: CL159 :"/build/top.v":5445:8:5445:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.spi0.bridge.phy  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.width  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.width  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.mask  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.mask  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.length  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.length  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.mux  .......
WARNING <2012875> - CL138 :"/build/top.v":5200:2:5200:7|Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.
@N: CL189 :"/build/top.v":5196:2:5196:7|Register bit r_shadow__2__data[2] is always 0.
@N: CL189 :"/build/top.v":5196:2:5196:7|Register bit r_shadow__2__data[3] is always 0.
@N: CL189 :"/build/top.v":5196:2:5196:7|Register bit r_shadow__2__data[4] is always 0.
@N: CL189 :"/build/top.v":5196:2:5196:7|Register bit r_shadow__2__data[5] is always 0.
@N: CL189 :"/build/top.v":5196:2:5196:7|Register bit r_shadow__2__data[6] is always 0.
@N: CL189 :"/build/top.v":5196:2:5196:7|Register bit r_shadow__2__data[7] is always 0.
WARNING <2012918> - CL279 :"/build/top.v":5196:2:5196:7|Pruning register bits 7 to 2 of r_shadow__2__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012889> - CL169 :"/build/top.v":5198:2:5198:7|Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on \top.soc.spi0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram  .......
Finished optimization stage 2 on \top.soc.mainram  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$3  .......
Finished optimization stage 2 on \top.soc.mainram.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$2  .......
Finished optimization stage 2 on \top.soc.mainram.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$1  .......
Finished optimization stage 2 on \top.soc.mainram.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$0  .......
Finished optimization stage 2 on \top.soc.mainram.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on SP512K .......
Finished optimization stage 2 on SP512K (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0  .......
@N: CL189 :"/build/top.v":3419:2:3419:7|Register bit pin_0_i_sync_ff_0 is always 0.
@N: CL189 :"/build/top.v":3421:2:3421:7|Register bit r_data is always 0.
Finished optimization stage 2 on \top.soc.led0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge  .......
Finished optimization stage 2 on \top.soc.led0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.mux  .......
@N: CL189 :"/build/top.v":3857:2:3857:7|Register bit r_shadow__0__data[2] is always 0.
@N: CL189 :"/build/top.v":3857:2:3857:7|Register bit r_shadow__0__data[3] is always 0.
@N: CL189 :"/build/top.v":3857:2:3857:7|Register bit r_shadow__0__data[4] is always 0.
@N: CL189 :"/build/top.v":3857:2:3857:7|Register bit r_shadow__0__data[5] is always 0.
@N: CL189 :"/build/top.v":3857:2:3857:7|Register bit r_shadow__0__data[6] is always 0.
@N: CL189 :"/build/top.v":3857:2:3857:7|Register bit r_shadow__0__data[7] is always 0.
WARNING <2012918> - CL279 :"/build/top.v":3857:2:3857:7|Pruning register bits 7 to 2 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012909> - CL246 :"/build/top.v":3809:14:3809:24|Input port bits 7 to 2 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.led0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Output  .......
@N: CL159 :"/build/top.v":3724:8:3724:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.led0.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Output.pin__0  .......
Finished optimization stage 2 on \top.soc.led0.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Mode  .......
@N: CL159 :"/build/top.v":3646:8:3646:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.led0.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Mode.pin__0  .......
Finished optimization stage 2 on \top.soc.led0.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.interrupt_controller  .......
Finished optimization stage 2 on \top.soc.interrupt_controller  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2s_tx  .......
Finished optimization stage 2 on \top.soc.i2s_tx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2s_rx  .......
Finished optimization stage 2 on \top.soc.i2s_rx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2c0  .......
WARNING <2012909> - CL246 :"/build/top.v":2983:14:2983:25|Input port bits 7 to 6 of lmmi__offset[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.i2c0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on I2CFIFO .......
Finished optimization stage 2 on I2CFIFO (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1  .......
@N: CL189 :"/build/top.v":2170:2:2170:7|Register bit pin_0_i_sync_ff_0 is always 0.
@N: CL189 :"/build/top.v":2174:2:2174:7|Register bit pin_1_i_sync_ff_0 is always 0.
@N: CL189 :"/build/top.v":2172:2:2172:7|Register bit r_data is always 0.
@N: CL189 :"/build/top.v":2176:2:2176:7|Register bit r_data$23 is always 0.
Finished optimization stage 2 on \top.soc.gpo1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.mux  .......
@N: CL189 :"/build/top.v":2858:2:2858:7|Register bit r_shadow__0__data[4] is always 0.
@N: CL189 :"/build/top.v":2858:2:2858:7|Register bit r_shadow__0__data[5] is always 0.
@N: CL189 :"/build/top.v":2858:2:2858:7|Register bit r_shadow__0__data[6] is always 0.
@N: CL189 :"/build/top.v":2858:2:2858:7|Register bit r_shadow__0__data[7] is always 0.
WARNING <2012918> - CL279 :"/build/top.v":2858:2:2858:7|Pruning register bits 7 to 4 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
WARNING <2012909> - CL246 :"/build/top.v":2810:14:2810:24|Input port bits 7 to 4 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.gpo1.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output  .......
@N: CL159 :"/build/top.v":2670:8:2670:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__1  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__0  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode  .......
@N: CL159 :"/build/top.v":2527:8:2527:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__1  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__0  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Input  .......
@N: CL159 :"/build/top.v":2479:8:2479:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Input  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.csr_decoder  .......
WARNING <2012909> - CL246 :"/build/top.v":1951:15:1951:24|Input port bits 1 to 0 of port$30$0[25:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/top.v":1932:14:1932:24|Input bus__w_data is unused.
@N: CL159 :"/build/top.v":1953:14:1953:25|Input port$4231$0 is unused.
Finished optimization stage 2 on \top.soc.csr_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.cpu  .......
Finished optimization stage 2 on \top.soc.cpu  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on VexRiscv .......
WARNING <2012913> - CL260 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning register bit 1 of CsrPlugin_mstatus_MPP[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 1 of _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012913> - CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 1 of decode_to_execute_INSTRUCTION[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":69:22:69:66|*Input IBusCachedPlugin_cache_io_cpu_fetch_isRemoved to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":676:22:676:66|*Input IBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":71:22:71:65|*Input IBusCachedPlugin_cache_io_cpu_decode_isValid to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":72:22:72:65|*Input IBusCachedPlugin_cache_io_cpu_decode_isStuck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":73:22:73:60|*Input IBusCachedPlugin_cache_io_cpu_decode_pc[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":704:22:704:66|*Input DBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":87:22:87:58|*Input dataCache_1_io_cpu_writeBack_fence_SW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":88:22:88:58|*Input dataCache_1_io_cpu_writeBack_fence_SR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":89:22:89:58|*Input dataCache_1_io_cpu_writeBack_fence_SO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":90:22:90:58|*Input dataCache_1_io_cpu_writeBack_fence_SI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":91:22:91:58|*Input dataCache_1_io_cpu_writeBack_fence_PW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":92:22:92:58|*Input dataCache_1_io_cpu_writeBack_fence_PR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":93:22:93:58|*Input dataCache_1_io_cpu_writeBack_fence_PO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":94:22:94:58|*Input dataCache_1_io_cpu_writeBack_fence_PI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":95:22:95:58|*Input dataCache_1_io_cpu_writeBack_fence_FM[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
WARNING <2012882> - CL156 :"/build/vexriscv_imac+dcache.v":689:22:689:42|*Input dBus_rsp_payload_last to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"/build/vexriscv_imac+dcache.v":20:23:20:38|Input iBusWishbone_ERR is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":31:23:31:38|Input dBusWishbone_ERR is unused.
Finished optimization stage 2 on VexRiscv (CPU Time 0h:00m:02s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on DataCache .......
WARNING <2012875> - CL138 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing register 'stageB_wayInvalidate' because it is only assigned 0 or its original value.
WARNING <2012909> - CL246 :"/build/vexriscv_imac+dcache.v":5878:23:5878:44|Input port bits 31 to 12 of io_cpu_execute_address[31:0] are unused. Assign logic for all port bits or change the input port size.
WARNING <2012909> - CL246 :"/build/vexriscv_imac+dcache.v":5891:23:5891:43|Input port bits 31 to 12 of io_cpu_memory_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5886:23:5886:58|Input io_cpu_execute_args_totalyConsistent is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5897:23:5897:55|Input io_cpu_memory_mmuRsp_allowExecute is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5900:23:5900:60|Input io_cpu_memory_mmuRsp_bypassTranslation is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5904:23:5904:45|Input io_cpu_writeBack_isUser is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5909:23:5909:46|Input io_cpu_writeBack_address is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5914:23:5914:47|Input io_cpu_writeBack_fence_SW is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5915:23:5915:47|Input io_cpu_writeBack_fence_SR is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5916:23:5916:47|Input io_cpu_writeBack_fence_SO is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5917:23:5917:47|Input io_cpu_writeBack_fence_SI is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5918:23:5918:47|Input io_cpu_writeBack_fence_PW is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5919:23:5919:47|Input io_cpu_writeBack_fence_PR is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5920:23:5920:47|Input io_cpu_writeBack_fence_PO is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5921:23:5921:47|Input io_cpu_writeBack_fence_PI is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5922:23:5922:47|Input io_cpu_writeBack_fence_FM is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5940:23:5940:45|Input io_mem_rsp_payload_last is unused.
Finished optimization stage 2 on DataCache (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on InstructionCache .......
WARNING <2012909> - CL246 :"/build/vexriscv_imac+dcache.v":6864:23:6864:40|Input port bits 31 to 12 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
WARNING <2012909> - CL246 :"/build/vexriscv_imac+dcache.v":6864:23:6864:40|Input port bits 1 to 0 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6862:23:6862:45|Input io_cpu_prefetch_isValid is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6867:23:6867:44|Input io_cpu_fetch_isRemoved is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6868:23:6868:37|Input io_cpu_fetch_pc is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6871:23:6871:52|Input io_cpu_fetch_mmuRsp_isIoAccess is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6873:23:6873:51|Input io_cpu_fetch_mmuRsp_allowRead is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6874:23:6874:52|Input io_cpu_fetch_mmuRsp_allowWrite is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6878:23:6878:59|Input io_cpu_fetch_mmuRsp_bypassTranslation is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6884:23:6884:41|Input io_cpu_fetch_isUser is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6885:23:6885:43|Input io_cpu_decode_isValid is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6886:23:6886:43|Input io_cpu_decode_isStuck is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6887:23:6887:38|Input io_cpu_decode_pc is unused.
Finished optimization stage 2 on InstructionCache (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pll  .......
Finished optimization stage 2 on \top.pll  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx  .......
Finished optimization stage 2 on \top.pin_uart_0__tx  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__tx.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx.buf.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__tx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx  .......
Finished optimization stage 2 on \top.pin_uart_0__rx  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__rx.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx.buf.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__rx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs  .......
Finished optimization stage 2 on \top.pin_spi_0__cs  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__cs.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__cs.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi  .......
Finished optimization stage 2 on \top.pin_spi_0__copi  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__copi.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__copi.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk  .......
Finished optimization stage 2 on \top.pin_spi_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0  .......
Finished optimization stage 2 on \top.pin_pwr_en_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0.buf  .......
Finished optimization stage 2 on \top.pin_pwr_en_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_pwr_en_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data  .......
Finished optimization stage 2 on \top.pin_mic_0__data  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk  .......
Finished optimization stage 2 on \top.pin_mic_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0  .......
Finished optimization stage 2 on \top.pin_led_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0.buf  .......
Finished optimization stage 2 on \top.pin_led_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_led_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda.buf.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl.buf.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0  .......
Finished optimization stage 2 on \top.pin_dc_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0.buf  .......
Finished optimization stage 2 on \top.pin_dc_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_dc_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0  .......
Finished optimization stage 2 on \top.pin_clk12_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0.buf  .......
Finished optimization stage 2 on \top.pin_clk12_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_clk12_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0.buf  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on IB .......
Finished optimization stage 2 on IB (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0  .......
Finished optimization stage 2 on \top.pin_bl_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0.buf  .......
Finished optimization stage 2 on \top.pin_bl_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_bl_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en  .......
Finished optimization stage 2 on \top.pin_amp_0__en  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__en.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__en.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data  .......
Finished optimization stage 2 on \top.pin_amp_0__data  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk  .......
Finished optimization stage 2 on \top.pin_amp_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on OBZ .......
Finished optimization stage 2 on OBZ (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /build/impl/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 1087MB peak: 1102MB)


Process completed successfully.
# Thu Jan  1 09:24:24 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Synopsys Netlist Linker, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 945MB peak: 945MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan  1 09:24:24 2026

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /build/impl/synwork/top_impl_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 771MB peak: 772MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime

Process completed successfully.
# Thu Jan  1 09:24:24 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Synopsys Netlist Linker, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
File /build/impl/synwork/top_impl_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 954MB peak: 954MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan  1 09:24:26 2026

###########################################################]
# Thu Jan  1 09:24:26 2026


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Lattice Technology Pre-mapping, Version map202409latsp1, Build 075R, Built Jun 12 2025 06:34:23, @6080475


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 997MB peak: 997MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1013MB peak: 1014MB)

Reading constraint file: /home/dev/lscc/radiant/scripts/tcl/flow/radiant_synplify_vars.tcl
Reading constraint file: /build/top.sdc
WARNING <2013205> - MT536 |Found constraint file with both legacy-style and FPGA timing constraints.
@L: /build/impl/top_impl_scck.rpt 
See clock summary report "/build/impl/top_impl_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1036MB peak: 1037MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1036MB peak: 1037MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1053MB peak: 1053MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1056MB peak: 1056MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "00" on instance _storage[1:0].
WARNING <2013035> - FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.
@N: FX493 |Applying initial value "00" on instance _storage[1:0].
@N: FX493 |Applying initial value "0" on instance _storage.
@N: FX493 |Applying initial value "0" on instance _storage.
@N: FX493 |Applying initial value "0" on instance element__w_stb.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$14.
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: FX493 |Applying initial value "0000" on instance w_shadow__0__data[3:0].
@N: FX493 |Applying initial value "0" on instance element__w_stb\$15.
@N: FX493 |Applying initial value "0000" on instance r_shadow__0__data[3:0].
@N: FX493 |Applying initial value "0" on instance source__valid.
@N: FX493 |Applying initial value "0" on instance lrclk.
@N: FX493 |Applying initial value "0" on instance fsm_state.
@N: FX493 |Applying initial value "0000000000000000" on instance shift_reg[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance source__payload[15:0].
@N: FX493 |Applying initial value "0" on instance sclk_last.
@N: FX493 |Applying initial value "0" on instance sdout.
@N: FX493 |Applying initial value "0" on instance lrclk.
@N: FX493 |Applying initial value "0" on instance sclk_last.
@N: FX493 |Applying initial value "0" on instance fsm_state.
@N: FX493 |Applying initial value "0000000000000000" on instance shift_out[15:0].
@N: FX493 |Applying initial value "00" on instance _storage[1:0].
@N: FX493 |Applying initial value "0" on instance _storage.
@N: FX493 |Applying initial value "0" on instance element__w_stb.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$14.
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: FX493 |Applying initial value "00" on instance w_shadow__0__data[1:0].
@N: FX493 |Applying initial value "0" on instance element__w_stb\$15.
@N: FX493 |Applying initial value "00" on instance r_shadow__0__data[1:0].
@N: FX493 |Applying initial value "0" on instance wb_bus__ack.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$31.
@N: FX493 |Applying initial value "0" on instance r_shadow__2__r_en.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__2__data[7:0].
@N: FX493 |Applying initial value "0" on instance element__w_stb\$32.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__3__data[7:0].
@N: FX493 |Applying initial value "0" on instance element__w_stb.
@N: FX493 |Applying initial value "0" on instance r_shadow__1__r_en.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__0__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance w_shadow__1__data[7:0].
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: FX493 |Applying initial value "00000000" on instance r_shadow__0__data[7:0].
@N: FX493 |Applying initial value "00" on instance r_shadow__2__data[1:0].
@N: FX493 |Applying initial value "00000000" on instance r_shadow__1__data[7:0].
@N: FX493 |Applying initial value "000000" on instance _storage[5:0].
@N: FX493 |Applying initial value "00000000" on instance _storage[7:0].
@N: FX493 |Applying initial value "0000" on instance _storage[3:0].
@N: FX493 |Applying initial value "0" on instance stage0.
@N: FX493 |Applying initial value "0" on instance stage1.
@N: FX493 |Applying initial value "00000" on instance stage0[4:0].
@N: FX493 |Applying initial value "00000" on instance stage1[4:0].
@N: FX493 |Applying initial value "00000" on instance stage0[4:0].
@N: FX493 |Applying initial value "00000" on instance stage1[4:0].
@N: FX493 |Applying initial value "1" on instance stage1.
@N: FX493 |Applying initial value "1" on instance stage0.
@N: FX493 |Applying initial value "00000" on instance produce_w_gry[4:0].
@N: FX493 |Applying initial value "0" on instance fsm_state.
@N: FX493 |Applying initial value "0" on instance posedge_reg.
@N: FX493 |Applying initial value "0" on instance sample.
@N: FX493 |Applying initial value "0" on instance sck.
@N: FX493 |Applying initial value "0" on instance pins__cs__o.
@N: FX493 |Applying initial value "0" on instance pins__dq__oe.
@N: FX493 |Applying initial value "0000" on instance pins__dq__o[3:0].
@N: FX493 |Applying initial value "00" on instance fsm_state[1:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance sr_out[31:0].
@N: FX493 |Applying initial value "0" on instance _storage.
@N: FX493 |Applying initial value "0" on instance _storage.
@N: FX493 |Applying initial value "0" on instance element__w_stb.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$29.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__1__data[7:0].
@N: FX493 |Applying initial value "0" on instance r_shadow__1__r_en.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__2__data[7:0].
@N: FX493 |Applying initial value "0" on instance element__w_stb\$34.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__3__data[7:0].
@N: FX493 |Applying initial value "0" on instance r_shadow__3__r_en.
@N: FX493 |Applying initial value "0" on instance r_shadow__2__r_en.
@N: FX493 |Applying initial value "00000000" on instance w_shadow__0__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_shadow__3__data[7:0].
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: FX493 |Applying initial value "00000000" on instance r_shadow__2__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_shadow__0__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_shadow__1__data[7:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance _storage[31:0].
@N: FX493 |Applying initial value "0" on instance zero__i_r.
@N: FX493 |Applying initial value "0" on instance pending.
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: FX493 |Applying initial value "0" on instance element__w_stb.
@N: FX493 |Applying initial value "0" on instance w_shadow__0__data[0].
@N: FX493 |Applying initial value "0" on instance element__w_stb\$12.
@N: FX493 |Applying initial value "0" on instance r_shadow__0__data[0].
@N: FX493 |Applying initial value "0" on instance element__r_data.
@N: FX493 |Applying initial value "0" on instance finish.
@N: FX493 |Applying initial value "000000000000001000001000" on instance _storage[23:0].
@N: FX493 |Applying initial value "0" on instance r_shadow__1__r_en.
@N: FX493 |Applying initial value "0" on instance r_shadow__2__r_en.
@N: FX493 |Applying initial value "0" on instance element__w_stb.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$33.
@N: FX493 |Applying initial value "00000000" on instance r_shadow__1__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_shadow__2__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance w_shadow__1__data[7:0].
@N: FX493 |Applying initial value "00000000" on instance w_shadow__2__data[7:0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_premap.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@A: FX681 :"/build/top.v":8171:2:8171:7|Initial value on register timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":8351:2:8351:7|Initial value on register timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
WARNING <2012025> - BN132 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing sequential instance soc.cpu.vexriscv.decode_to_execute_IS_RS2_SIGNED because it is equivalent to instance soc.cpu.vexriscv.decode_to_execute_IS_RS1_SIGNED. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1110MB peak: 1110MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1110MB peak: 1110MB)

@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1110MB peak: 1110MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1110MB peak: 1110MB)

@N: BN362 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing sequential instance decode_to_execute_MEMORY_FORCE_CONSTISTENCY (in view: work.VexRiscv(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"/build/top.v":2405:30:2405:34|Removing instance Input (in view: work.\\top\.soc\.gpo1\.bridge\ (verilog)) because it does not drive other instances.
@N: BN115 :"/build/top.v":1514:33:1514:52|Removing instance interrupt_controller (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":5202:2:5202:7|Removing sequential instance element__w_stb (in view: work.\\top\.soc\.spi0\.bridge\.mux\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":6018:2:6018:7|Removing sequential instance pins__dq__o[1] (in view: work.\\top\.soc\.spi0_phy\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":6018:2:6018:7|Removing sequential instance pins__dq__o[2] (in view: work.\\top\.soc\.spi0_phy\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":6018:2:6018:7|Removing sequential instance pins__dq__o[3] (in view: work.\\top\.soc\.spi0_phy\ (verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine cycle[4:0] (in view: work.\\top\.soc\.wb_to_csr\ (verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 1116MB peak: 1116MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 1117MB peak: 1117MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=24 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 1117MB peak: 1117MB)

WARNING <2019991> - Z241 :"/build/top.sdc":1:0:1:0|Source for clock clk12_clk should be moved to net pin_clk12_0.buf.buf.i connected to driving cell pin pin_clk12_0.buf.buf.buf0.O
WARNING <2013206> - MT548 :"/build/top.sdc":2:0:2:0|Source for clock clk not found in netlist.
WARNING <2013206> - MT548 :"/build/top.sdc":3:0:3:0|Source for clock fast_clk not found in netlist.


Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       clk12_0__io                           12.0 MHz      83.333        declared     default_clkgroup          0    
                                                                                                                        
0 -       clk12_clk                             12.0 MHz      83.333        declared     default_clkgroup          0    
                                                                                                                        
0 -       _top_pll_|clk_inferred_clock          200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     7826 
                                                                                                                        
0 -       _top_pll_|fast_clk_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     122  
========================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                             Clock Pin                      Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                                Seq Example                    Seq Example       Comb Example                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk12_0__io                           0         clk12_0__io(port)                  -                              -                 pin_clk12_0.buf.buf.buf0.I(IB)
                                                                                                                                                                  
clk12_clk                             0         pin_clk12_0.buf.buf.buf0.O(IB)     -                              -                 -                             
                                                                                                                                                                  
_top_pll_|clk_inferred_clock          7826      pll.U\$0.CLKOS(PLL)                btn_last.C                     -                 -                             
                                                                                                                                                                  
_top_pll_|fast_clk_inferred_clock     122       pll.U\$0.CLKOP(PLL)                soc.spi0_phy.sr_cnt[7:0].C     -                 -                             
==================================================================================================================================================================

WARNING <2013202> - MT530 :"/build/vexriscv_imac+dcache.v":6966:2:6966:7|Found inferred clock _top_pll_|clk_inferred_clock which controls 7826 sequential elements including soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags[20:0]. This clock has no specified timing constraint which may adversely impact design performance.
WARNING <2013202> - MT530 :"/build/top.v":5594:2:5594:7|Found inferred clock _top_pll_|fast_clk_inferred_clock which controls 122 sequential elements including soc.spi0.cs_cdc.stage1. This clock has no specified timing constraint which may adversely impact design performance.

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 7723 clock pin(s) of sequential element(s)
0 instances converted, 7723 sequential instances remain driven by gated/generated clocks

========================================================== Gated/Generated Clocks ===========================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance            Explanation                   
---------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_101     pll.U\$0.CLKOS      PLL                    7601                   btn_rising                 Clock Optimization not enabled
@KP:ckid0_107     pll.U\$0.CLKOP      PLL                    122                    soc.spi0.cs_cdc.stage1     Clock Optimization not enabled
=============================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 1118MB peak: 1118MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 1118MB peak: 1118MB)

WARNING <2019993> - MF511 |Found issues with constraints. Please check constraint checker report "/build/impl/top_impl_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 1118MB peak: 1118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 1030MB peak: 1118MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Jan  1 09:24:29 2026

###########################################################]
# Thu Jan  1 09:24:30 2026


Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: 4d4f771de9d2
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Lattice Technology Mapper, Version map202409latsp1, Build 075R, Built Jun 12 2025 06:34:23, @6080475


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 997MB peak: 997MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1012MB peak: 1014MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1012MB peak: 1014MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1015MB peak: 1015MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1018MB peak: 1018MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 1095MB peak: 1095MB)

@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_1 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_2 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_3 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_4 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_5 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_6 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_7 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_8 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_9 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
@N: MO111 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Tristate driver io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) on net io_cpu_decode_data_10 (in view: work.InstructionCache(verilog)) has its enable tied to GND.
WARNING <2012025> - BN132 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing sequential instance soc.cpu.vexriscv.iBusWishbone_DAT_MISO_regNext[31:0] because it is equivalent to instance soc.cpu.vexriscv.dBusWishbone_DAT_MISO_regNext[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":6260:2:6260:7|Removing sequential instance soc.spi0_phy.clkgen.sample because it is equivalent to instance soc.spi0_phy.sck. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/build/top.v":22779:11:22779:36|ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) mapped in logic.
@N: BZ173 :"/build/top.v":22779:11:22779:36|ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) mapped in logic.
@N: MO106 :"/build/top.v":22779:11:22779:36|Found ROM _0__2[15:2] (in view: work.\\top\.soc\.vocoder\.synth\ (verilog)) with 14 words by 14 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1110MB peak: 1110MB)


Starting area decomp  (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 1110MB peak: 1110MB)

@N: FX493 |Applying initial value "1" on instance btn_last.
WARNING <2013035> - FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.
@N: FX493 |Applying initial value "1" on instance pwr_en_0__o.
@N: FX493 |Applying initial value "0" on instance btn_rising.
WARNING <2012025> - BN132 :"/build/top.v":5757:2:5757:7|Removing sequential instance soc.spi0.tx_fifo.produce_w_gry[4] because it is equivalent to instance soc.spi0.tx_fifo.produce_w_bin[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":5765:2:5765:7|Removing sequential instance soc.spi0.tx_fifo.consume_r_gry[4] because it is equivalent to instance soc.spi0.tx_fifo.consume_r_bin[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[49] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[48] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[47] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[46] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[45] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[44] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":5732:2:5732:7|Removing sequential instance spi0.tx_fifo._0_[43] (in view: work.\\top\.soc\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance spi0.cs_cdc.stage0.
@N: FX493 |Applying initial value "0" on instance spi0.cs_cdc.stage1.
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage0[4].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_cdc.stage1[4].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage0[4].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[3].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_cdc.stage1[4].
@N: FX493 |Applying initial value "1" on instance spi0.tx_fifo.rst_cdc.stage1.
@N: FX493 |Applying initial value "1" on instance spi0.tx_fifo.rst_cdc.stage0.
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.produce_w_gry[3].
@N: FX493 |Applying initial value "0" on instance spi0.fsm_state.
@N: FX493 |Applying initial value "0" on instance on_delay[16].
@N: FX493 |Applying initial value "0" on instance on_delay[17].
@N: FX493 |Applying initial value "0" on instance on_delay[18].
@N: FX493 |Applying initial value "0" on instance on_delay[19].
@N: FX493 |Applying initial value "0" on instance on_delay[20].
@N: FX493 |Applying initial value "0" on instance on_delay[21].
@N: FX493 |Applying initial value "0" on instance on_delay[22].
@N: FX493 |Applying initial value "0" on instance on_delay[23].
@N: FX493 |Applying initial value "0" on instance on_delay[24].
@N: FX493 |Applying initial value "0" on instance on_delay[25].
@N: FX493 |Applying initial value "0" on instance on_delay[26].
@N: FX493 |Applying initial value "0" on instance on_delay[27].
@N: FX493 |Applying initial value "0" on instance on_delay[28].
@N: FX493 |Applying initial value "0" on instance on_delay[29].
@N: FX493 |Applying initial value "0" on instance on_delay[30].
@N: FX493 |Applying initial value "0" on instance on_delay[31].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[0].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[1].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[2].
@N: FX493 |Applying initial value "0" on instance spi0.tx_fifo.consume_r_gry[3].
@N: MF179 :"/build/top.v":5788:17:5788:47|Found 5 by 5 bit equality operator ('==') spi0.tx_fifo.\$24 (in view: work.\\top\.soc\ (verilog))
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[20] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[19] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[18] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[17] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[16] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[27] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[26] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[25] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[24] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[23] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[22] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[21] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[31] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[30] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[29] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":1422:2:1422:7|Removing sequential instance on_delay[28] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.
WARNING <2012025> - BN132 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[12] because it is equivalent to instance soc.cpu.vexriscv.decode_to_execute_ALU_BITWISE_CTRL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|RAM RegFilePlugin_regFile_1[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|RAM RegFilePlugin_regFile[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6966:2:6966:7|RAM IBusCachedPlugin_cache.ways_0_tags[20:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6954:2:6954:7|RAM IBusCachedPlugin_cache.banks_0[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[1] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[2] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[3] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[4] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[5] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[6] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[7] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[8] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[9] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[10] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[11] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[12] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[13] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[14] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[15] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[16] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[17] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[18] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[19] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[20] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[21] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[22] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[23] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[24] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[25] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[26] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[27] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[28] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[29] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[30] is reduced to a combinational gate by constant propagation.
WARNING <2013170> - MO129 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Sequential instance soc.cpu.vexriscv.externalInterruptArray_regNext[31] is reduced to a combinational gate by constant propagation.
@N: MF179 :"/build/vexriscv_imac+dcache.v":4240:36:4240:64|Found 32 by 32 bit equality operator ('==') execute_BranchPlugin_eq (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4220:42:4220:123|Found 5 by 5 bit equality operator ('==') HazardSimplePlugin_addr1Match (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4222:40:4222:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4223:40:4223:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4227:42:4227:99|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48_1 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4228:42:4228:99|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51_1 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4232:42:4232:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l48_2 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4233:42:4233:100|Found 5 by 5 bit equality operator ('==') when_HazardSimplePlugin_l51_2 (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":4219:42:4219:123|Found 5 by 5 bit equality operator ('==') HazardSimplePlugin_addr0Match (in view: work.VexRiscv(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":7051:77:7051:165|Found 20 by 20 bit equality operator ('==') IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0 (in view: work.VexRiscv(verilog))
@N: BN362 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Removing sequential instance IBusCachedPlugin_fetchPc_pcReg[0] (in view: work.VexRiscv(verilog)) because it does not drive other instances.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6144:2:6144:7|RAM ways_0_tags[20:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol3[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol2[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol1[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
WARNING <2013013> - FX107 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|RAM ways_0_data_symbol0[7:0] (in view: work.DataCache(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing sequential instance stageB_mmuRsp_physicalAddress[1] (in view: work.DataCache(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing sequential instance stageB_mmuRsp_physicalAddress[0] (in view: work.DataCache(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :"/build/vexriscv_imac+dcache.v":6400:28:6400:103|Found 20 by 20 bit equality operator ('==') un2_stageA_wayHits (in view: work.DataCache(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":6395:93:6395:155|Found 10 by 10 bit equality operator ('==') un5_stage0_dataColisions (in view: work.DataCache(verilog))
@N: MF179 :"/build/vexriscv_imac+dcache.v":6403:97:6403:158|Found 10 by 10 bit equality operator ('==') un5__zz_stageA_dataColisions (in view: work.DataCache(verilog))
@N: BN362 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing sequential instance stageB_tagsReadRsp_0_error (in view: work.DataCache(verilog)) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb\$14.
@N: FX493 |Applying initial value "0" on instance mux.r_shadow__0__r_en.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb\$15.
@N: MO231 :"/build/top.v":3107:2:3107:7|Found counter in view:work.\\top\.soc\.i2s_rx\ (verilog) instance bit_count[4:0] 
@N: FX493 |Applying initial value "0" on instance source__valid.
@N: FX493 |Applying initial value "0" on instance fsm_state.
@N: FX493 |Applying initial value "0" on instance shift_reg[0].
@N: FX493 |Applying initial value "0" on instance shift_reg[1].
@N: FX493 |Applying initial value "0" on instance shift_reg[2].
@N: FX493 |Applying initial value "0" on instance shift_reg[3].
@N: FX493 |Applying initial value "0" on instance shift_reg[4].
@N: FX493 |Applying initial value "0" on instance shift_reg[5].
@N: FX493 |Applying initial value "0" on instance shift_reg[6].
@N: FX493 |Applying initial value "0" on instance shift_reg[7].
@N: FX493 |Applying initial value "0" on instance shift_reg[8].
@N: FX493 |Applying initial value "0" on instance shift_reg[9].
@N: FX493 |Applying initial value "0" on instance shift_reg[10].
@N: FX493 |Applying initial value "0" on instance shift_reg[11].
@N: FX493 |Applying initial value "0" on instance shift_reg[12].
@N: FX493 |Applying initial value "0" on instance shift_reg[13].
@N: FX493 |Applying initial value "0" on instance shift_reg[14].
@N: FX493 |Applying initial value "0" on instance shift_reg[15].
@N: FX493 |Applying initial value "0" on instance sclk_last.
@N: MO231 :"/build/top.v":3266:2:3266:7|Found counter in view:work.\\top\.soc\.i2s_tx\ (verilog) instance bit_count[4:0] 
@N: FX493 |Applying initial value "0" on instance sdout.
@N: FX493 |Applying initial value "0" on instance sclk_last.
@N: FX493 |Applying initial value "0" on instance fsm_state.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb\$14.
@N: FX493 |Applying initial value "0" on instance mux.r_shadow__0__r_en.
@N: FX493 |Applying initial value "0" on instance mux.element__w_stb\$15.
@N: FX493 |Applying initial value "0" on instance wb_bus__ack.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$31.
@N: FX493 |Applying initial value "0" on instance r_shadow__2__r_en.
@N: FX493 |Applying initial value "0" on instance element__w_stb\$32.
@N: FX493 |Applying initial value "0" on instance r_shadow__1__r_en.
@N: FX493 |Applying initial value "0" on instance r_shadow__0__r_en.
@N: FX493 |Applying initial value "0" on instance clkgen.posedge_reg.
@N: FX493 |Applying initial value "0" on instance sck.
@N: FX493 |Applying initial value "0" on instance pins__cs__o.
@N: FX493 |Applying initial value "0" on instance pins__dq__oe.
@N: FX493 |Applying initial value "0" on instance pins__dq__o[0].
@N: FX493 |Applying initial value "0" on instance fsm_state[0].
@N: FX493 |Applying initial value "0" on instance fsm_state[1].
@N: FX493 |Applying initial value "0" on instance sr_out[0].
@N: FX493 |Applying initial value "0" on instance sr_out[1].
@N: FX493 |Applying initial value "0" on instance sr_out[2].
@N: FX493 |Applying initial value "0" on instance sr_out[3].
@N: FX493 |Applying initial value "0" on instance sr_out[4].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: MO231 :"/build/top.v":6351:2:6351:7|Found counter in view:work.\\top\.soc\.timer0\ (verilog) instance r_data[31:0] 
@N: MO231 :"/build/top.v":8169:2:8169:7|Found counter in view:work.\\top\.soc\.uart0\.rx\ (verilog) instance bitno[3:0] 
@N: MO231 :"/build/top.v":8349:2:8349:7|Found counter in view:work.\\top\.soc\.uart0\.tx\ (verilog) instance bitno[3:0] 
@A: FX681 :"/build/top.v":8351:2:8351:7|Initial value on register timer[3] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":8351:2:8351:7|Initial value on register timer[9] is non-zero which can prevent the register from being packed into a block RAM or DSP.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":9705:2:9705:7|Removing instance soc.vocoder.U$10.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$10.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":10614:2:10614:7|Removing instance soc.vocoder.U$11.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$11.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":11523:2:11523:7|Removing instance soc.vocoder.U$12.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$12.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":12432:2:12432:7|Removing instance soc.vocoder.U$13.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$13.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":13341:2:13341:7|Removing instance soc.vocoder.U$14.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$14.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":14250:2:14250:7|Removing instance soc.vocoder.U$15.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$15.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":15159:2:15159:7|Removing instance soc.vocoder.U$16.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$16.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[10] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[12] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[3] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16068:2:16068:7|Removing instance soc.vocoder.U$3.envelope.sink_a_2_1[4] because it is equivalent to instance soc.vocoder.U$3.envelope.sink_a_2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[9] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[8] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[7] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[6] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[5] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[14] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
WARNING <2012025> - BN132 :"/build/top.v":16977:2:16977:7|Removing instance soc.vocoder.U$4.envelope.sink_a_2_1[13] because it is equivalent to instance soc.vocoder.U$4.envelope.sink_a_2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[31] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[30] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[29] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[28] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[27] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[26] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[25] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[24] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[23] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[22] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[21] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[20] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[19] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[18] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[17] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance _1_[16] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][31] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][30] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][29] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][28] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][27] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][26] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][25] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][24] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][23] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][22] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][21] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][20] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][19] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][18] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][17] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][16] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][0] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][7] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][6] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][5] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][4] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][3] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][2] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][1] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][15] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][14] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][13] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][12] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][11] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][10] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][9] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.
@N: BN362 :"/build/top.v":23137:2:23137:7|Removing sequential instance mem\[0\][8] (in view: work.\\top\.soc\.vocoder\.synth\.ram\ (verilog)) because it does not drive other instances.

Finished area decomp  (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1140MB peak: 1140MB)


Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 1144MB peak: 1144MB)

@N: BN362 :"/build/top.v":23149:2:23149:7|Removing sequential instance vocoder.synth.ram._1_[15] (in view: work.\\top\.soc\ (verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1192MB peak: 1192MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:21s; Memory used current: 1252MB peak: 1252MB)

@A: FX681 :"/build/top.v":8351:2:8351:7|Initial value on register soc.uart0.tx.timer[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.uart0.bridge.divisor.div._storage[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U10.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U10.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.envelope.y[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U4.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_1[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_1[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_1[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_1[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_0[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_0_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U5.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[12] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[11] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[10] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[9] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[8] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[7] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[6] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_1[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[12] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[11] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[10] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[9] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[8] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[7] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[6] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U7.envelope.y_0_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[14] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[13] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[12] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[11] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[10] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[9] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[8] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[7] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[6] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[14] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[13] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[12] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[11] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[10] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[9] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[8] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[7] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[6] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U8.envelope.y_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U10.bandpass.acc_round_2[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U10.bandpass.acc_round_2_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_1[6] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_1[5] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_1[4] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_1[3] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_1[2] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U14.bandpass.acc_round_1[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U15.bandpass.acc_round_1[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U15.bandpass.acc_round_1_0[1] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.bandpass.acc_round_0[14] (of type dffe). Initial value must be either 0 or 1.
WARNING <2019993> - FX471 |User-specified initial value x is not applied on instance soc.vocoder.U16.bandpass.acc_round_0_0[14] (of type dffe). Initial value must be either 0 or 1.

Only the first 100 messages of id 'FX471' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id FX471' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX471} -count unlimited' in the Tcl shell.
@A: FX681 :|Initial value on register soc.vocoder.synth.prev_phase[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.synth.prev_phase_1[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":22838:2:22838:7|Initial value on register soc.vocoder.synth.idx[13:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":22838:2:22838:7|Initial value on register soc.vocoder.synth.idx_1[13:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.mux.acc_1[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":5763:2:5763:7|Initial value on register soc.spi0.tx_fifo.consume_r_bin[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.spi0_phy.sr_cnt_0_0[7:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$10.envelope.acc_0_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$12.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$6.envelope.acc_0[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.mux.cur_sample_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$10.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$11.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$11.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$12.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$13.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$13.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$14.bandpass.acc_round_mod_0[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$14.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$15.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$15.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$16.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$16.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$3.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$3.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$4.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$4.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$5.bandpass.acc_round_mod_2[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$5.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$6.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$7.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$7.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$8.bandpass.acc_round_mod_1[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$8.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$9.bandpass.acc_round_mod_3[28:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :|Initial value on register soc.vocoder.U\$9.envelope.acc_mod[30:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":5755:2:5755:7|Initial value on register soc.spi0.tx_fifo.produce_w_bin_0[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":5755:2:5755:7|Initial value on register soc.spi0.tx_fifo.produce_w_bin[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":1422:2:1422:7|Initial value on register soc.on_delay_0[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"/build/top.v":1422:2:1422:7|Initial value on register soc.on_delay[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_3[3] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_3[2] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_3[1] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_3[0] (in view: work.top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[13] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[12] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[11] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[10] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[9] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[8] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[7] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[6] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[5] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[4] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[3] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_2_mod[0] (in view: work.top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[13] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[12] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[11] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[10] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[9] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[8] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[7] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance soc.vocoder.U\$5.bandpass.acc_round_2_1_mod[6] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FA113 :"/build/top.v":9704:33:9704:47|Pipelining module \$22[30:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:06s; Memory used current: 2204MB peak: 2206MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:10s; Memory used current: 2204MB peak: 2206MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:01m:11s; Memory used current: 2204MB peak: 2206MB)

@N: FX211 |Packed ROM soc.vocoder.synth.ram._1__cnst_0[31:17] (7 input, 15 output) to Block SelectRAM 
@N: FO126 :"/build/top.v":5727:2:5727:7|Generating RAM soc.spi0.tx_fifo.storage[49:0]
@N: FO126 :"/build/top.v":22800:2:22800:7|Generating RAM soc.vocoder.synth.phase_offset_mem[15:0]
WARNING <2012017> - BN114 :"/build/top.v":5727:2:5727:7|Removing instance soc.spi0.tx_fifo.storage_ram_11 (in view: work.top(verilog)) because it does not drive other instances.
WARNING <2012017> - BN114 :"/build/top.v":5727:2:5727:7|Removing instance soc.spi0.tx_fifo.storage_ram_10 (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:20s; Memory used current: 2205MB peak: 2206MB)


Finished technology mapping (Real Time elapsed 0h:01m:25s; CPU Time elapsed 0h:01m:25s; Memory used current: 2205MB peak: 2206MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:25s		    -3.84ns		10481 /      7862
   2		0h:01m:26s		    -3.84ns		10370 /      7862
   3		0h:01m:26s		    -3.50ns		10377 /      7862
   4		0h:01m:26s		    -3.76ns		10378 /      7862
   5		0h:01m:26s		    -3.76ns		10378 /      7862
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[13] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[12] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[14] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[17] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[16] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[15] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[21] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[20] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[19] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[18] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[23] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[24] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[25] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[22] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[28] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[26] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[29] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg[27] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.execute_arbitration_isValid (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Replicating instance soc.cpu.vexriscv.dataCache_1.stageB_request_isAmo (in view: work.top(verilog)) with 41 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.decode_to_execute_INSTRUCTION_0_1[31] (in view: work.top(verilog)) with 71 loads 3 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Replicating instance soc.cpu.vexriscv.toplevel_dataCache_1_io_mem_cmd_rValidN (in view: work.top(verilog)) with 146 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_835 (in view: work.top(verilog)) with 66 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_833 (in view: work.top(verilog)) with 67 loads 2 times to improve timing.
Timing driven replication report
Added 30 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   6		0h:01m:30s		    -3.37ns		10393 /      7892
   7		0h:01m:31s		    -3.25ns		10400 /      7892
   8		0h:01m:31s		    -3.15ns		10406 /      7892
   9		0h:01m:31s		    -3.02ns		10409 /      7892
  10		0h:01m:31s		    -2.90ns		10410 /      7892
  11		0h:01m:31s		    -3.12ns		10415 /      7892
@N: FX271 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Replicating instance soc.cpu.vexriscv.dataCache_1.stageB_mmuRsp_isIoAccess (in view: work.top(verilog)) with 45 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6] (in view: work.top(verilog)) with 30 loads 2 times to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_832 (in view: work.top(verilog)) with 34 loads 1 time to improve timing.
@N: FX271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Replicating instance soc.cpu.vexriscv.execute_CsrPlugin_csr_773 (in view: work.top(verilog)) with 32 loads 1 time to improve timing.
Added 6 Registers via timing driven replication
Added 4 LUTs via timing driven replication


  12		0h:01m:31s		    -3.13ns		10412 /      7898
  13		0h:01m:31s		    -3.09ns		10416 /      7898
  14		0h:01m:32s		    -3.09ns		10421 /      7898
  15		0h:01m:32s		    -3.39ns		10423 /      7898
  16		0h:01m:32s		    -3.02ns		10426 /      7898
  17		0h:01m:32s		    -3.27ns		10427 /      7898
  18		0h:01m:32s		    -3.27ns		10426 /      7898
  19		0h:01m:32s		    -3.27ns		10426 /      7898
  20		0h:01m:32s		    -3.27ns		10426 /      7898

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:33s; Memory used current: 2205MB peak: 2206MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:39s; Memory used current: 2205MB peak: 2206MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:39s; Memory used current: 2205MB peak: 2206MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:39s; CPU Time elapsed 0h:01m:39s; Memory used current: 2205MB peak: 2206MB)


Start Writing Netlists (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:39s; Memory used current: 2205MB peak: 2206MB)

Writing Analyst data base /build/impl/synwork/top_impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:41s; Memory used current: 2205MB peak: 2206MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:44s; Memory used current: 2205MB peak: 2206MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:44s; Memory used current: 2205MB peak: 2206MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:44s; Memory used current: 2205MB peak: 2206MB)


Start final timing analysis (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2205MB peak: 2206MB)

WARNING <2013182> - MT246 :"/build/top.v":1541:4:1541:12|Blackbox MULTIBOOT_0b00000000000000000000000000000000_EN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
WARNING <2013182> - MT246 :"/build/top.v":3032:4:3032:11|Blackbox I2CFIFO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
WARNING <2013182> - MT246 :"/build/top.v":1168:4:1168:7|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock clk12_clk with period 83.33ns 
@N: MT615 |Found clock clk12_0__io with period 83.33ns 
WARNING <2013187> - MT420 |Found inferred clock _top_pll_|clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll.clk[0].
WARNING <2013187> - MT420 |Found inferred clock _top_pll_|fast_clk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll.fast_clk[0].


##### START OF TIMING REPORT #####[
# Timing report written on Thu Jan  1 09:26:16 2026
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/dev/lscc/radiant/scripts/tcl/flow/radiant_synplify_vars.tcl
                       /build/top.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.213

                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
_top_pll_|clk_inferred_clock          200.0 MHz     121.8 MHz     5.000         8.213         -3.213     inferred     Inferred_clkgroup_0_1
_top_pll_|fast_clk_inferred_clock     200.0 MHz     198.4 MHz     5.000         5.041         -0.041     inferred     Inferred_clkgroup_0_2
clk12_0__io                           12.0 MHz      NA            83.333        NA            NA         declared     default_clkgroup     
clk12_clk                             12.0 MHz      NA            83.333        NA            NA         declared     default_clkgroup     
System                                200.0 MHz     142.9 MHz     5.000         6.997         -1.996     system       system_clkgroup      
===========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  5.000       -1.997  |  No paths    -      |  No paths    -      |  No paths    -    
System                             _top_pll_|clk_inferred_clock       |  5.000       -2.298  |  No paths    -      |  No paths    -      |  No paths    -    
System                             _top_pll_|fast_clk_inferred_clock  |  5.000       2.354   |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       System                             |  5.000       -2.750  |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       _top_pll_|clk_inferred_clock       |  5.000       -3.213  |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|clk_inferred_clock       _top_pll_|fast_clk_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  System                             |  5.000       0.468   |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  _top_pll_|clk_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
_top_pll_|fast_clk_inferred_clock  _top_pll_|fast_clk_inferred_clock  |  5.000       -0.041  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _top_pll_|clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                          Arrival           
Instance                                                            Reference                        Type        Pin     Net                                          Time        Slack 
                                                                    Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.dataCache_1.stageB_request_isLrsc                  _top_pll_|clk_inferred_clock     FD1P3IX     Q       memory_to_writeBack_MEMORY_LRSC              0.908       -3.213
soc.cpu.vexriscv.dataCache_1.stageB_waysHitsBeforeInvalidate[0]     _top_pll_|clk_inferred_clock     FD1P3IX     Q       stageB_waysHitsBeforeInvalidate[0]           0.888       -3.193
soc.cpu.vexriscv.dataCache_1.stageB_lrSc_reserved                   _top_pll_|clk_inferred_clock     FD1P3IX     Q       dataCache_1_io_cpu_writeBack_exclusiveOk     0.883       -3.188
soc.cpu.vexriscv.execute_CsrPlugin_csr_3200                         _top_pll_|clk_inferred_clock     FD1P3IX     Q       execute_CsrPlugin_csr_3200                   0.962       -3.106
soc.cpu.vexriscv.execute_CsrPlugin_csr_3074                         _top_pll_|clk_inferred_clock     FD1P3IX     Q       execute_CsrPlugin_csr_3074                   0.960       -3.104
soc.cpu.vexriscv.dataCache_1.stageB_request_isAmo_fast              _top_pll_|clk_inferred_clock     FD1P3IX     Q       stageB_request_isAmo_fast                    0.798       -3.103
soc.cpu.vexriscv.execute_CsrPlugin_csr_3072                         _top_pll_|clk_inferred_clock     FD1P3IX     Q       execute_CsrPlugin_csr_3072                   0.956       -3.100
soc.cpu.vexriscv.execute_CsrPlugin_csr_3202                         _top_pll_|clk_inferred_clock     FD1P3IX     Q       execute_CsrPlugin_csr_3202                   0.956       -3.100
soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[28]                  _top_pll_|clk_inferred_clock     FD1P3IX     Q       decode_to_execute_INSTRUCTION[28]            0.918       -3.062
soc.cpu.vexriscv.decode_to_execute_INSTRUCTION[29]                  _top_pll_|clk_inferred_clock     FD1P3IX     Q       decode_to_execute_INSTRUCTION[29]            0.918       -3.062
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                                                   Required           
Instance                                                                                Reference                        Type        Pin     Net                                                                   Time         Slack 
                                                                                        Clock                                                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                             _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                        4.789        -3.213
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                            4.789        -3.213
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[28]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[28]                            4.789        -3.154
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[29]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[29]                            4.789        -3.154
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[26]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[26]                            4.789        -3.095
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[27]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[27]                            4.789        -3.095
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]      _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]     4.789        -3.050
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[24]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[24]                            4.789        -3.036
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[25]                                 _top_pll_|clk_inferred_clock     FD1P3IX     D       IBusCachedPlugin_decodePc_pcReg_17_RNO[25]                            4.789        -3.036
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_2[28]     _top_pll_|clk_inferred_clock     FD1P3IX     D       N_51685                                                               4.789        -3.032
======================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      8.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.213

    Number of logic level(s):                25
    Starting point:                          soc.cpu.vexriscv.dataCache_1.stageB_request_isLrsc / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.dataCache_1.stageB_request_isLrsc                                                  FD1P3IX     Q        Out     0.908     0.908 r     -         
memory_to_writeBack_MEMORY_LRSC                                                                     Net         -        -       -         -           8         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        D        In      0.000     0.908 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        Z        Out     0.523     1.431 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                                                Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        A        In      0.000     1.431 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        Z        Out     0.568     1.999 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1                                                                  Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        B        In      0.000     1.999 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        Z        Out     0.683     2.682 f     -         
when_DBusCachedPlugin_l554_2_out                                                                    Net         -        -       -         -           9         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        B        In      0.000     2.682 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        Z        Out     0.523     3.205 f     -         
decode_arbitration_isStuckByOthers_7_RNO                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        A        In      0.000     3.205 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        Z        Out     0.633     3.838 f     -         
decode_arbitration_isStuckByOthers_2_0                                                              Net         -        -       -         -           4         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        A        In      0.000     3.838 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        Z        Out     0.734     4.572 f     -         
decode_arbitration_isStuckByOthers                                                                  Net         -        -       -         -           28        
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        C        In      0.000     4.572 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        Z        Out     0.658     5.229 r     -         
N_43524[0]                                                                                          Net         -        -       -         -           6         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        C        In      0.000     5.229 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        Z        Out     0.568     5.798 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]                                             Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        C1       In      0.000     5.798 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        COUT     Out     0.784     6.582 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        CIN      In      0.000     6.582 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        COUT     Out     0.059     6.641 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        CIN      In      0.000     6.641 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        COUT     Out     0.059     6.699 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        CIN      In      0.000     6.699 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        COUT     Out     0.059     6.758 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        CIN      In      0.000     6.758 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        COUT     Out     0.059     6.817 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        CIN      In      0.000     6.817 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        COUT     Out     0.059     6.877 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        CIN      In      0.000     6.877 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        COUT     Out     0.059     6.936 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        CIN      In      0.000     6.936 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        COUT     Out     0.059     6.995 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        CIN      In      0.000     6.995 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        COUT     Out     0.059     7.053 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        CIN      In      0.000     7.053 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        COUT     Out     0.059     7.112 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        CIN      In      0.000     7.112 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        COUT     Out     0.059     7.171 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        CIN      In      0.000     7.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        COUT     Out     0.059     7.231 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        CIN      In      0.000     7.231 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        COUT     Out     0.059     7.290 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        CIN      In      0.000     7.290 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        COUT     Out     0.059     7.348 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        CIN      In      0.000     7.348 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        COUT     Out     0.059     7.407 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        CIN      In      0.000     7.407 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        S1       Out     0.252     7.659 r     -         
IBusCachedPlugin_decodePc_pcReg_7[31]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                         LUT4        A        In      0.000     7.659 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                         LUT4        Z        Out     0.343     8.002 r     -         
IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                          Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                             FD1P3IX     D        In      0.000     8.002 r     -         
=================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      8.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.213

    Number of logic level(s):                25
    Starting point:                          soc.cpu.vexriscv.dataCache_1.stageB_request_isLrsc / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.dataCache_1.stageB_request_isLrsc                                                  FD1P3IX     Q        Out     0.908     0.908 r     -         
memory_to_writeBack_MEMORY_LRSC                                                                     Net         -        -       -         -           8         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        D        In      0.000     0.908 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        Z        Out     0.523     1.431 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                                                Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        A        In      0.000     1.431 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        Z        Out     0.568     1.999 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1                                                                  Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        B        In      0.000     1.999 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        Z        Out     0.683     2.682 f     -         
when_DBusCachedPlugin_l554_2_out                                                                    Net         -        -       -         -           9         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        B        In      0.000     2.682 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        Z        Out     0.523     3.205 f     -         
decode_arbitration_isStuckByOthers_7_RNO                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        A        In      0.000     3.205 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        Z        Out     0.633     3.838 f     -         
decode_arbitration_isStuckByOthers_2_0                                                              Net         -        -       -         -           4         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        A        In      0.000     3.838 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        Z        Out     0.734     4.572 f     -         
decode_arbitration_isStuckByOthers                                                                  Net         -        -       -         -           28        
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        C        In      0.000     4.572 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        Z        Out     0.658     5.229 r     -         
N_43524[0]                                                                                          Net         -        -       -         -           6         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        C        In      0.000     5.229 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        Z        Out     0.568     5.798 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]                                             Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        C1       In      0.000     5.798 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        COUT     Out     0.784     6.582 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        CIN      In      0.000     6.582 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        COUT     Out     0.059     6.641 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        CIN      In      0.000     6.641 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        COUT     Out     0.059     6.699 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        CIN      In      0.000     6.699 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        COUT     Out     0.059     6.758 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        CIN      In      0.000     6.758 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        COUT     Out     0.059     6.817 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        CIN      In      0.000     6.817 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        COUT     Out     0.059     6.877 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        CIN      In      0.000     6.877 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        COUT     Out     0.059     6.936 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        CIN      In      0.000     6.936 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        COUT     Out     0.059     6.995 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        CIN      In      0.000     6.995 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        COUT     Out     0.059     7.053 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        CIN      In      0.000     7.053 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        COUT     Out     0.059     7.112 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        CIN      In      0.000     7.112 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        COUT     Out     0.059     7.171 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        CIN      In      0.000     7.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        COUT     Out     0.059     7.231 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        CIN      In      0.000     7.231 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        COUT     Out     0.059     7.290 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        CIN      In      0.000     7.290 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        COUT     Out     0.059     7.348 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        CIN      In      0.000     7.348 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        COUT     Out     0.059     7.407 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        CIN      In      0.000     7.407 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        S0       Out     0.252     7.659 r     -         
IBusCachedPlugin_decodePc_pcReg_7[30]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                     LUT4        A        In      0.000     7.659 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                     LUT4        Z        Out     0.343     8.002 r     -         
IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                      Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                                         FD1P3IX     D        In      0.000     8.002 r     -         
=================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.982
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.193

    Number of logic level(s):                25
    Starting point:                          soc.cpu.vexriscv.dataCache_1.stageB_waysHitsBeforeInvalidate[0] / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.dataCache_1.stageB_waysHitsBeforeInvalidate[0]                                     FD1P3IX     Q        Out     0.888     0.888 r     -         
stageB_waysHitsBeforeInvalidate[0]                                                                  Net         -        -       -         -           6         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        B        In      0.000     0.888 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        Z        Out     0.523     1.411 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                                                Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        A        In      0.000     1.411 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        Z        Out     0.568     1.979 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1                                                                  Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        B        In      0.000     1.979 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        Z        Out     0.683     2.662 f     -         
when_DBusCachedPlugin_l554_2_out                                                                    Net         -        -       -         -           9         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        B        In      0.000     2.662 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        Z        Out     0.523     3.185 f     -         
decode_arbitration_isStuckByOthers_7_RNO                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        A        In      0.000     3.185 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        Z        Out     0.633     3.818 f     -         
decode_arbitration_isStuckByOthers_2_0                                                              Net         -        -       -         -           4         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        A        In      0.000     3.818 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        Z        Out     0.734     4.551 f     -         
decode_arbitration_isStuckByOthers                                                                  Net         -        -       -         -           28        
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        C        In      0.000     4.551 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        Z        Out     0.658     5.210 r     -         
N_43524[0]                                                                                          Net         -        -       -         -           6         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        C        In      0.000     5.210 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        Z        Out     0.568     5.777 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]                                             Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        C1       In      0.000     5.777 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        COUT     Out     0.784     6.561 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        CIN      In      0.000     6.561 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        COUT     Out     0.059     6.620 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        CIN      In      0.000     6.620 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        COUT     Out     0.059     6.679 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        CIN      In      0.000     6.679 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        COUT     Out     0.059     6.739 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        CIN      In      0.000     6.739 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        COUT     Out     0.059     6.798 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        CIN      In      0.000     6.798 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        COUT     Out     0.059     6.856 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        CIN      In      0.000     6.856 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        COUT     Out     0.059     6.915 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        CIN      In      0.000     6.915 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        COUT     Out     0.059     6.974 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        CIN      In      0.000     6.974 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        COUT     Out     0.059     7.034 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        CIN      In      0.000     7.034 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        COUT     Out     0.059     7.093 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        CIN      In      0.000     7.093 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        COUT     Out     0.059     7.152 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        CIN      In      0.000     7.152 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        COUT     Out     0.059     7.210 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        CIN      In      0.000     7.210 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        COUT     Out     0.059     7.269 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        CIN      In      0.000     7.269 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        COUT     Out     0.059     7.329 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        CIN      In      0.000     7.329 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        COUT     Out     0.059     7.388 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        CIN      In      0.000     7.388 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        S1       Out     0.252     7.639 r     -         
IBusCachedPlugin_decodePc_pcReg_7[31]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                         LUT4        A        In      0.000     7.639 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                         LUT4        Z        Out     0.343     7.982 r     -         
IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                          Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                             FD1P3IX     D        In      0.000     7.982 r     -         
=================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.982
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.193

    Number of logic level(s):                25
    Starting point:                          soc.cpu.vexriscv.dataCache_1.stageB_waysHitsBeforeInvalidate[0] / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.dataCache_1.stageB_waysHitsBeforeInvalidate[0]                                     FD1P3IX     Q        Out     0.888     0.888 r     -         
stageB_waysHitsBeforeInvalidate[0]                                                                  Net         -        -       -         -           6         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        B        In      0.000     0.888 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        Z        Out     0.523     1.411 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                                                Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        A        In      0.000     1.411 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        Z        Out     0.568     1.979 r     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1                                                                  Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        B        In      0.000     1.979 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        Z        Out     0.683     2.662 f     -         
when_DBusCachedPlugin_l554_2_out                                                                    Net         -        -       -         -           9         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        B        In      0.000     2.662 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        Z        Out     0.523     3.185 f     -         
decode_arbitration_isStuckByOthers_7_RNO                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        A        In      0.000     3.185 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        Z        Out     0.633     3.818 f     -         
decode_arbitration_isStuckByOthers_2_0                                                              Net         -        -       -         -           4         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        A        In      0.000     3.818 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        Z        Out     0.734     4.551 f     -         
decode_arbitration_isStuckByOthers                                                                  Net         -        -       -         -           28        
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        C        In      0.000     4.551 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        Z        Out     0.658     5.210 r     -         
N_43524[0]                                                                                          Net         -        -       -         -           6         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        C        In      0.000     5.210 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        Z        Out     0.568     5.777 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]                                             Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        C1       In      0.000     5.777 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        COUT     Out     0.784     6.561 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        CIN      In      0.000     6.561 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        COUT     Out     0.059     6.620 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        CIN      In      0.000     6.620 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        COUT     Out     0.059     6.679 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        CIN      In      0.000     6.679 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        COUT     Out     0.059     6.739 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        CIN      In      0.000     6.739 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        COUT     Out     0.059     6.798 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        CIN      In      0.000     6.798 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        COUT     Out     0.059     6.856 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        CIN      In      0.000     6.856 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        COUT     Out     0.059     6.915 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        CIN      In      0.000     6.915 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        COUT     Out     0.059     6.974 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        CIN      In      0.000     6.974 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        COUT     Out     0.059     7.034 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        CIN      In      0.000     7.034 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        COUT     Out     0.059     7.093 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        CIN      In      0.000     7.093 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        COUT     Out     0.059     7.152 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        CIN      In      0.000     7.152 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        COUT     Out     0.059     7.210 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        CIN      In      0.000     7.210 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        COUT     Out     0.059     7.269 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        CIN      In      0.000     7.269 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        COUT     Out     0.059     7.329 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        CIN      In      0.000     7.329 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        COUT     Out     0.059     7.388 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        CIN      In      0.000     7.388 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        S0       Out     0.252     7.639 r     -         
IBusCachedPlugin_decodePc_pcReg_7[30]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                     LUT4        A        In      0.000     7.639 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                     LUT4        Z        Out     0.343     7.982 r     -         
IBusCachedPlugin_decodePc_pcReg_14_mod_RNO[30]                                                      Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_14_mod[30]                                         FD1P3IX     D        In      0.000     7.982 r     -         
=================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.188

    Number of logic level(s):                25
    Starting point:                          soc.cpu.vexriscv.dataCache_1.stageB_lrSc_reserved / Q
    Ending point:                            soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31] / D
    The start point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.dataCache_1.stageB_lrSc_reserved                                                   FD1P3IX     Q        Out     0.883     0.883 r     -         
dataCache_1_io_cpu_writeBack_exclusiveOk                                                            Net         -        -       -         -           5         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        C        In      0.000     0.883 r     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                   LUT4        Z        Out     0.523     1.406 f     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1_0                                                                Net         -        -       -         -           1         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        A        In      0.000     1.406 f     -         
soc.cpu.vexriscv.dataCache_1.io_cpu_writeBack_haltIt_0_sqmuxa_1                                     LUT4        Z        Out     0.568     1.974 f     -         
io_cpu_writeBack_haltIt_0_sqmuxa_1                                                                  Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        B        In      0.000     1.974 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.when_DBusCachedPlugin_l554_2_s                              LUT4        Z        Out     0.683     2.657 r     -         
when_DBusCachedPlugin_l554_2_out                                                                    Net         -        -       -         -           9         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        B        In      0.000     2.657 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7_RNO                    LUT4        Z        Out     0.523     3.180 r     -         
decode_arbitration_isStuckByOthers_7_RNO                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        A        In      0.000     3.180 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_7                        LUT4        Z        Out     0.633     3.813 r     -         
decode_arbitration_isStuckByOthers_2_0                                                              Net         -        -       -         -           4         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        A        In      0.000     3.813 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.decode_arbitration_isStuckByOthers_4                        LUT4        Z        Out     0.734     4.546 r     -         
decode_arbitration_isStuckByOthers                                                                  Net         -        -       -         -           28        
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        C        In      0.000     4.546 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.execute_arbitration_removeIt_RNIDAQOF                       LUT4        Z        Out     0.658     5.205 f     -         
N_43524[0]                                                                                          Net         -        -       -         -           6         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        C        In      0.000     5.205 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache._zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]     LUT4        Z        Out     0.568     5.772 r     -         
_zz_IBusCachedPlugin_jump_pcLoad_payload_1_RNIVRII52[3]                                             Net         -        -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        C1       In      0.000     5.772 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_0_0                   CCU2        COUT     Out     0.784     6.556 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_0                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        CIN      In      0.000     6.556 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_1_0                   CCU2        COUT     Out     0.059     6.615 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_2                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        CIN      In      0.000     6.615 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_3_0                   CCU2        COUT     Out     0.059     6.675 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_4                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        CIN      In      0.000     6.675 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_5_0                   CCU2        COUT     Out     0.059     6.734 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_6                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        CIN      In      0.000     6.734 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_7_0                   CCU2        COUT     Out     0.059     6.793 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_8                                                             Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        CIN      In      0.000     6.793 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_9_0                   CCU2        COUT     Out     0.059     6.851 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_10                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        CIN      In      0.000     6.851 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_11_0                  CCU2        COUT     Out     0.059     6.910 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_12                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        CIN      In      0.000     6.910 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_13_0                  CCU2        COUT     Out     0.059     6.970 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_14                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        CIN      In      0.000     6.970 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_15_0                  CCU2        COUT     Out     0.059     7.029 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_16                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        CIN      In      0.000     7.029 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_17_0                  CCU2        COUT     Out     0.059     7.088 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_18                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        CIN      In      0.000     7.088 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_19_0                  CCU2        COUT     Out     0.059     7.146 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_20                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        CIN      In      0.000     7.146 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_21_0                  CCU2        COUT     Out     0.059     7.205 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_22                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        CIN      In      0.000     7.205 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_23_0                  CCU2        COUT     Out     0.059     7.264 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_24                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        CIN      In      0.000     7.264 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_25_0                  CCU2        COUT     Out     0.059     7.324 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_26                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        CIN      In      0.000     7.324 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_27_0                  CCU2        COUT     Out     0.059     7.383 r     -         
IBusCachedPlugin_decodePc_pcReg_7_cry_28                                                            Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        CIN      In      0.000     7.383 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_decodePc_pcReg_7_cry_29_0                  CCU2        S1       Out     0.252     7.634 r     -         
IBusCachedPlugin_decodePc_pcReg_7[31]                                                               Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                         LUT4        A        In      0.000     7.634 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                         LUT4        Z        Out     0.343     7.977 r     -         
IBusCachedPlugin_decodePc_pcReg_17_RNO[31]                                                          Net         -        -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_decodePc_pcReg_17[31]                                             FD1P3IX     D        In      0.000     7.977 r     -         
=================================================================================================================================================================




====================================
Detailed Report for Clock: _top_pll_|fast_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                              Arrival           
Instance                           Reference                             Type        Pin     Net                         Time        Slack 
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
soc.spi0.tx_fifo._0_[32]           _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_join_kb_240[0]          1.014       -0.041
soc.spi0.tx_fifo._0_[33]           _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       dsp_split_kb_1_0_2_0[1]     0.956       0.018 
soc.spi0.tx_fifo._0__0_0_0[1]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_0[0]                0.863       0.270 
soc.spi0.tx_fifo._0__0_0_0[2]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_1[0]                0.863       0.270 
soc.spi0.tx_fifo._0__0_0_0[13]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_12[0]               0.838       0.295 
soc.spi0.tx_fifo._0__0_0_0[14]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_13[0]               0.838       0.295 
soc.spi0.tx_fifo._0__0_0_0[16]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_15[0]               0.838       0.295 
soc.spi0.tx_fifo._0__0_0_0[17]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_16[0]               0.838       0.295 
soc.spi0.tx_fifo._0__0_0_0[18]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_17[0]               0.838       0.295 
soc.spi0.tx_fifo._0__0_0_0[19]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     Q       _0__0_0_18[0]               0.838       0.295 
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                Required           
Instance                    Reference                             Type        Pin     Net           Time         Slack 
                            Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------
soc.spi0_phy.sr_out[22]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[22]     4.789        -0.041
soc.spi0_phy.sr_out[20]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       N_34_i        4.789        0.118 
soc.spi0_phy.sr_out[4]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[4]      4.789        0.342 
soc.spi0_phy.sr_out[5]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[5]      4.789        0.342 
soc.spi0_phy.sr_out[9]      _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[9]      4.789        0.342 
soc.spi0_phy.sr_out[11]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[11]     4.789        0.342 
soc.spi0_phy.sr_out[14]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[14]     4.789        0.342 
soc.spi0_phy.sr_out[16]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[16]     4.789        0.342 
soc.spi0_phy.sr_out[19]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       Z\$20[19]     4.789        0.342 
soc.spi0_phy.sr_out[26]     _top_pll_|fast_clk_inferred_clock     FD1P3IX     D       N_30_i        4.789        0.342 
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.830
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.041

    Number of logic level(s):                7
    Starting point:                          soc.spi0.tx_fifo._0_[32] / Q
    Ending point:                            soc.spi0_phy.sr_out[22] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
soc.spi0.tx_fifo._0_[32]          FD1P3IX     Q        Out     1.014     1.014 r     -         
dsp_join_kb_240[0]                Net         -        -       -         -           73        
soc.spi0_phy.\$7_axbxc1           LUT4        A        In      0.000     1.014 r     -         
soc.spi0_phy.\$7_axbxc1           LUT4        Z        Out     0.728     1.742 r     -         
dsp_split_kb_29                   Net         -        -       -         -           25        
soc.spi0_phy.\$8_168              LUT4        B        In      0.000     1.742 r     -         
soc.spi0_phy.\$8_168              LUT4        Z        Out     0.608     2.350 r     -         
Z\$8_168                          Net         -        -       -         -           3         
soc.spi0_phy.\$8_488              LUT4        D        In      0.000     2.350 r     -         
soc.spi0_phy.\$8_488              LUT4        Z        Out     0.568     2.918 r     -         
Z\$8_488okb                       Net         -        -       -         -           2         
soc.spi0_phy.sr_out_RNO_4[22]     LUT4        B        In      0.000     2.918 r     -         
soc.spi0_phy.sr_out_RNO_4[22]     LUT4        Z        Out     0.523     3.441 f     -         
sr_out_RNO_4[22]                  Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO_2[22]     LUT4        B        In      0.000     3.441 f     -         
soc.spi0_phy.sr_out_RNO_2[22]     LUT4        Z        Out     0.523     3.964 r     -         
Z\$20_4[22]                       Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO_1[22]     LUT4        B        In      0.000     3.964 r     -         
soc.spi0_phy.sr_out_RNO_1[22]     LUT4        Z        Out     0.523     4.487 f     -         
Z\$20_1_0[6]                      Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO[22]       LUT4        C        In      0.000     4.487 f     -         
soc.spi0_phy.sr_out_RNO[22]       LUT4        Z        Out     0.343     4.830 r     -         
Z\$20[22]                         Net         -        -       -         -           1         
soc.spi0_phy.sr_out[22]           FD1P3IX     D        In      0.000     4.830 r     -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.018

    Number of logic level(s):                7
    Starting point:                          soc.spi0.tx_fifo._0_[33] / Q
    Ending point:                            soc.spi0_phy.sr_out[22] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
soc.spi0.tx_fifo._0_[33]          FD1P3IX     Q        Out     0.956     0.956 r     -         
dsp_split_kb_1_0_2_0[1]           Net         -        -       -         -           24        
soc.spi0_phy.\$7_axbxc1           LUT4        B        In      0.000     0.956 r     -         
soc.spi0_phy.\$7_axbxc1           LUT4        Z        Out     0.728     1.683 r     -         
dsp_split_kb_29                   Net         -        -       -         -           25        
soc.spi0_phy.\$8_168              LUT4        B        In      0.000     1.683 r     -         
soc.spi0_phy.\$8_168              LUT4        Z        Out     0.608     2.291 r     -         
Z\$8_168                          Net         -        -       -         -           3         
soc.spi0_phy.\$8_488              LUT4        D        In      0.000     2.291 r     -         
soc.spi0_phy.\$8_488              LUT4        Z        Out     0.568     2.859 r     -         
Z\$8_488okb                       Net         -        -       -         -           2         
soc.spi0_phy.sr_out_RNO_4[22]     LUT4        B        In      0.000     2.859 r     -         
soc.spi0_phy.sr_out_RNO_4[22]     LUT4        Z        Out     0.523     3.382 f     -         
sr_out_RNO_4[22]                  Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO_2[22]     LUT4        B        In      0.000     3.382 f     -         
soc.spi0_phy.sr_out_RNO_2[22]     LUT4        Z        Out     0.523     3.905 r     -         
Z\$20_4[22]                       Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO_1[22]     LUT4        B        In      0.000     3.905 r     -         
soc.spi0_phy.sr_out_RNO_1[22]     LUT4        Z        Out     0.523     4.428 f     -         
Z\$20_1_0[6]                      Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO[22]       LUT4        C        In      0.000     4.428 f     -         
soc.spi0_phy.sr_out_RNO[22]       LUT4        Z        Out     0.343     4.771 r     -         
Z\$20[22]                         Net         -        -       -         -           1         
soc.spi0_phy.sr_out[22]           FD1P3IX     D        In      0.000     4.771 r     -         
===============================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.119

    Number of logic level(s):                7
    Starting point:                          soc.spi0.tx_fifo._0_[32] / Q
    Ending point:                            soc.spi0_phy.sr_out[22] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
soc.spi0.tx_fifo._0_[32]          FD1P3IX     Q        Out     1.014     1.014 r     -         
dsp_join_kb_240[0]                Net         -        -       -         -           73        
soc.spi0_phy.\$8_4                LUT4        A        In      0.000     1.014 r     -         
soc.spi0_phy.\$8_4                LUT4        Z        Out     0.523     1.538 r     -         
Z\$8_4                            Net         -        -       -         -           1         
soc.spi0_phy.\$8_164              LUT4        D        In      0.000     1.538 r     -         
soc.spi0_phy.\$8_164              LUT4        Z        Out     0.653     2.191 r     -         
Z\$8_164                          Net         -        -       -         -           5         
soc.spi0_phy.\$8_488              LUT4        C        In      0.000     2.191 r     -         
soc.spi0_phy.\$8_488              LUT4        Z        Out     0.568     2.759 r     -         
Z\$8_488okb                       Net         -        -       -         -           2         
soc.spi0_phy.sr_out_RNO_4[22]     LUT4        B        In      0.000     2.759 r     -         
soc.spi0_phy.sr_out_RNO_4[22]     LUT4        Z        Out     0.523     3.281 f     -         
sr_out_RNO_4[22]                  Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO_2[22]     LUT4        B        In      0.000     3.281 f     -         
soc.spi0_phy.sr_out_RNO_2[22]     LUT4        Z        Out     0.523     3.804 r     -         
Z\$20_4[22]                       Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO_1[22]     LUT4        B        In      0.000     3.804 r     -         
soc.spi0_phy.sr_out_RNO_1[22]     LUT4        Z        Out     0.523     4.327 f     -         
Z\$20_1_0[6]                      Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO[22]       LUT4        C        In      0.000     4.327 f     -         
soc.spi0_phy.sr_out_RNO[22]       LUT4        Z        Out     0.343     4.670 r     -         
Z\$20[22]                         Net         -        -       -         -           1         
soc.spi0_phy.sr_out[22]           FD1P3IX     D        In      0.000     4.670 r     -         
===============================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.119

    Number of logic level(s):                7
    Starting point:                          soc.spi0.tx_fifo._0_[32] / Q
    Ending point:                            soc.spi0_phy.sr_out[20] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
soc.spi0.tx_fifo._0_[32]        FD1P3IX     Q        Out     1.014     1.014 r     -         
dsp_join_kb_240[0]              Net         -        -       -         -           73        
soc.spi0_phy.\$8_16             LUT4        A        In      0.000     1.014 r     -         
soc.spi0_phy.\$8_16             LUT4        Z        Out     0.608     1.623 r     -         
Z\$8_16                         Net         -        -       -         -           3         
soc.spi0_phy.\$8_178            LUT4        C        In      0.000     1.623 r     -         
soc.spi0_phy.\$8_178            LUT4        Z        Out     0.568     2.191 r     -         
Z\$8_178                        Net         -        -       -         -           2         
soc.spi0_phy.\$8_342            LUT4        B        In      0.000     2.191 r     -         
soc.spi0_phy.\$8_342            LUT4        Z        Out     0.568     2.759 r     -         
Z\$8_342                        Net         -        -       -         -           2         
soc.spi0_phy.\$8_502            LUT4        C        In      0.000     2.759 r     -         
soc.spi0_phy.\$8_502            LUT4        Z        Out     0.523     3.281 r     -         
Z\$8_502                        Net         -        -       -         -           1         
soc.spi0_phy.\$8_982            LUT4        D        In      0.000     3.281 r     -         
soc.spi0_phy.\$8_982            LUT4        Z        Out     0.523     3.804 r     -         
Z\$8[20]                        Net         -        -       -         -           1         
soc.spi0_phy.\$20_i_3[20]       LUT4        A        In      0.000     3.804 r     -         
soc.spi0_phy.\$20_i_3[20]       LUT4        Z        Out     0.523     4.327 f     -         
Z\$20_i_3[20]                   Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO[20]     LUT4        B        In      0.000     4.327 f     -         
soc.spi0_phy.sr_out_RNO[20]     LUT4        Z        Out     0.343     4.670 r     -         
N_34_i                          Net         -        -       -         -           1         
soc.spi0_phy.sr_out[20]         FD1P3IX     D        In      0.000     4.670 r     -         
=============================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      4.670
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.119

    Number of logic level(s):                7
    Starting point:                          soc.spi0.tx_fifo._0_[32] / Q
    Ending point:                            soc.spi0_phy.sr_out[20] / D
    The start point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            _top_pll_|fast_clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
soc.spi0.tx_fifo._0_[32]        FD1P3IX     Q        Out     1.014     1.014 r     -         
dsp_join_kb_240[0]              Net         -        -       -         -           73        
soc.spi0_phy.\$8_18             LUT4        A        In      0.000     1.014 r     -         
soc.spi0_phy.\$8_18             LUT4        Z        Out     0.608     1.623 r     -         
Z\$8_18                         Net         -        -       -         -           3         
soc.spi0_phy.\$8_178            LUT4        D        In      0.000     1.623 r     -         
soc.spi0_phy.\$8_178            LUT4        Z        Out     0.568     2.191 r     -         
Z\$8_178                        Net         -        -       -         -           2         
soc.spi0_phy.\$8_342            LUT4        B        In      0.000     2.191 r     -         
soc.spi0_phy.\$8_342            LUT4        Z        Out     0.568     2.759 r     -         
Z\$8_342                        Net         -        -       -         -           2         
soc.spi0_phy.\$8_502            LUT4        C        In      0.000     2.759 r     -         
soc.spi0_phy.\$8_502            LUT4        Z        Out     0.523     3.281 r     -         
Z\$8_502                        Net         -        -       -         -           1         
soc.spi0_phy.\$8_982            LUT4        D        In      0.000     3.281 r     -         
soc.spi0_phy.\$8_982            LUT4        Z        Out     0.523     3.804 r     -         
Z\$8[20]                        Net         -        -       -         -           1         
soc.spi0_phy.\$20_i_3[20]       LUT4        A        In      0.000     3.804 r     -         
soc.spi0_phy.\$20_i_3[20]       LUT4        Z        Out     0.523     4.327 f     -         
Z\$20_i_3[20]                   Net         -        -       -         -           1         
soc.spi0_phy.sr_out_RNO[20]     LUT4        B        In      0.000     4.327 f     -         
soc.spi0_phy.sr_out_RNO[20]     LUT4        Z        Out     0.343     4.670 r     -         
N_34_i                          Net         -        -       -         -           1         
soc.spi0_phy.sr_out[20]         FD1P3IX     D        In      0.000     4.670 r     -         
=============================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                          Arrival           
Instance                                                                Reference     Type         Pin       Net                          Time        Slack 
                                                                        Clock                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[1]     _zz_ways_0_tags_port1[2]     0.000       -2.297
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[1]     _zz_ways_0_tags_port1[2]     0.000       -2.297
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[2]     _zz_ways_0_tags_port1[3]     0.000       -2.297
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[2]     _zz_ways_0_tags_port1[3]     0.000       -2.297
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[3]     _zz_ways_0_tags_port1[4]     0.000       -2.239
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[3]     _zz_ways_0_tags_port1[4]     0.000       -2.239
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[4]     _zz_ways_0_tags_port1[5]     0.000       -2.239
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[4]     _zz_ways_0_tags_port1[5]     0.000       -2.239
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[5]     _zz_ways_0_tags_port1[6]     0.000       -2.239
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0     System        PDPSC16K     DO[5]     _zz_ways_0_tags_port1[6]     0.000       -2.239
============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                                    Required           
Instance                                                                                Reference     Type         Pin        Net                                                                   Time         Slack 
                                                                                        Clock                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]      System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]     4.789        -2.297
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_2[28]     System        FD1P3IX      D          N_51685                                                               4.789        -2.279
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_2[29]     System        FD1P3IX      D          N_51681                                                               4.789        -2.279
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[2]      System        FD1P3IX      D          IBusCachedPlugin_decompressor_output_payload_rsp_inst_1_iv[23]        4.789        -2.208
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                    System        PDPSC16K     ADR[5]     decode_INSTRUCTION_ANTICIPATED[15]                                    5.000        -1.996
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                    System        PDPSC16K     ADR[5]     decode_INSTRUCTION_ANTICIPATED[15]                                    5.000        -1.996
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                    System        PDPSC16K     ADR[6]     decode_INSTRUCTION_ANTICIPATED[16]                                    5.000        -1.996
soc.cpu.vexriscv.RegFilePlugin_regFile_1_RegFilePlugin_regFile_1_0_0                    System        PDPSC16K     ADR[6]     decode_INSTRUCTION_ANTICIPATED[16]                                    5.000        -1.996
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[0]      System        FD1P3IX      D          N_11712                                                               4.789        -1.990
soc.cpu.vexriscv.RegFilePlugin_regFile_RegFilePlugin_regFile_0_0                        System        PDPSC16K     ADR[9]     decode_INSTRUCTION_ANTICIPATED_i_m2[5]                                5.000        -1.954
=======================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.298

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.708     3.002 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           17        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         C         In      0.000     3.002 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         Z         Out     0.168     3.171 r     -         
un7_IBusCachedPlugin_decompressor_raw[5]                                                              Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         C         In      0.000     3.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         Z         Out     0.693     3.864 r     -         
IBusCachedPlugin_decompressor_raw[5]                                                                  Net          -         -       -         -           12        
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         B         In      0.000     3.864 r     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         Z         Out     0.523     4.386 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6_1                                                  Net          -         -       -         -           1         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         D         In      0.000     4.386 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         Z         Out     0.568     4.955 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6                                                    Net          -         -       -         -           2         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         D         In      0.000     4.955 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         Z         Out     0.653     5.607 f     -         
IBusCachedPlugin_decompressor_decompressed_0_sqmuxa_126_s16                                           Net          -         -       -         -           5         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         B         In      0.000     5.607 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         Z         Out     0.568     6.176 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         A         In      0.000     6.176 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         Z         Out     0.568     6.744 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         A         In      0.000     6.744 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         Z         Out     0.343     7.087 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                                     Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]                    FD1P3IX      D         In      0.000     7.087 f     -         
=====================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.298

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.708     3.002 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           17        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         C         In      0.000     3.002 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         Z         Out     0.168     3.171 r     -         
un7_IBusCachedPlugin_decompressor_raw[5]                                                              Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         C         In      0.000     3.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         Z         Out     0.693     3.864 r     -         
IBusCachedPlugin_decompressor_raw[5]                                                                  Net          -         -       -         -           12        
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         B         In      0.000     3.864 r     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         Z         Out     0.523     4.386 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6_1                                                  Net          -         -       -         -           1         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         D         In      0.000     4.386 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         Z         Out     0.568     4.955 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6                                                    Net          -         -       -         -           2         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         D         In      0.000     4.955 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         Z         Out     0.653     5.607 f     -         
IBusCachedPlugin_decompressor_decompressed_0_sqmuxa_126_s16                                           Net          -         -       -         -           5         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         B         In      0.000     5.607 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         Z         Out     0.568     6.176 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         A         In      0.000     6.176 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         Z         Out     0.568     6.744 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         A         In      0.000     6.744 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         Z         Out     0.343     7.087 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                                     Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]                    FD1P3IX      D         In      0.000     7.087 f     -         
=====================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.298

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[2]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[2]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[3]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         B         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.708     3.002 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           17        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         C         In      0.000     3.002 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         Z         Out     0.168     3.171 r     -         
un7_IBusCachedPlugin_decompressor_raw[5]                                                              Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         C         In      0.000     3.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         Z         Out     0.693     3.864 r     -         
IBusCachedPlugin_decompressor_raw[5]                                                                  Net          -         -       -         -           12        
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         B         In      0.000     3.864 r     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         Z         Out     0.523     4.386 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6_1                                                  Net          -         -       -         -           1         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         D         In      0.000     4.386 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         Z         Out     0.568     4.955 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6                                                    Net          -         -       -         -           2         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         D         In      0.000     4.955 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         Z         Out     0.653     5.607 f     -         
IBusCachedPlugin_decompressor_decompressed_0_sqmuxa_126_s16                                           Net          -         -       -         -           5         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         B         In      0.000     5.607 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         Z         Out     0.568     6.176 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         A         In      0.000     6.176 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         Z         Out     0.568     6.744 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         A         In      0.000     6.744 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         Z         Out     0.343     7.087 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                                     Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]                    FD1P3IX      D         In      0.000     7.087 f     -         
=====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.298

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[2]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[2]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[3]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         B         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.708     3.002 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           17        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         C         In      0.000     3.002 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         Z         Out     0.168     3.171 r     -         
un7_IBusCachedPlugin_decompressor_raw[5]                                                              Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         C         In      0.000     3.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         Z         Out     0.693     3.864 r     -         
IBusCachedPlugin_decompressor_raw[5]                                                                  Net          -         -       -         -           12        
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         B         In      0.000     3.864 r     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         Z         Out     0.523     4.386 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6_1                                                  Net          -         -       -         -           1         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         D         In      0.000     4.386 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         Z         Out     0.568     4.955 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6                                                    Net          -         -       -         -           2         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         D         In      0.000     4.955 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         Z         Out     0.653     5.607 f     -         
IBusCachedPlugin_decompressor_decompressed_0_sqmuxa_126_s16                                           Net          -         -       -         -           5         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         B         In      0.000     5.607 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         Z         Out     0.568     6.176 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         A         In      0.000     6.176 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                     LUT4         Z         Out     0.568     6.744 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_3[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         A         In      0.000     6.744 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         Z         Out     0.343     7.087 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                                     Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]                    FD1P3IX      D         In      0.000     7.087 f     -         
=====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.789

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.298

    Number of logic level(s):                16
    Starting point:                          soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0 / DO[1]
    Ending point:                            soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _top_pll_|clk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                     Pin       Pin               Arrival     No. of    
Name                                                                                                  Type         Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
soc.cpu.vexriscv.IBusCachedPlugin_cache.ways_0_tags_ways_0_tags_0_0                                   PDPSC16K     DO[1]     Out     0.000     0.000 r     -         
_zz_ways_0_tags_port1[2]                                                                              Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         A         In      0.000     0.000 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_N_62_i_0                          LUT4         Z         Out     0.523     0.523 r     -         
un2_fetchStage_hit_hits_0_0_N_62_i                                                                    Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         A1        In      0.000     0.523 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_1_0                             CCU2         COUT      Out     0.784     1.307 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[0]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         CIN       In      0.000     1.307 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_33_0                            CCU2         COUT      Out     0.059     1.366 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[2]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         CIN       In      0.000     1.366 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_43_0                            CCU2         COUT      Out     0.059     1.425 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[4]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         CIN       In      0.000     1.425 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_13_0                            CCU2         COUT      Out     0.059     1.484 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[6]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         CIN       In      0.000     1.484 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_23_0                            CCU2         COUT      Out     0.059     1.543 r     -         
un2_fetchStage_hit_hits_0_0_data_tmp[8]                                                               Net          -         -       -         -           1         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         CIN       In      0.000     1.543 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.un2_fetchStage_hit_hits_0_0_I_8_0                             CCU2         S1        Out     0.751     2.295 r     -         
un2_fetchStage_hit_hits_0_0_I_8_0_S1                                                                  Net          -         -       -         -           7         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         C         In      0.000     2.295 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_output_valid_s_RNIO3VBM     LUT4         Z         Out     0.708     3.002 r     -         
IBusCachedPlugin_decompressor_throw2BytesLatch_3                                                      Net          -         -       -         -           17        
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         C         In      0.000     3.002 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_cache.banks_0_banks_0_0_RNI3CT7O_2                                  LUT4         Z         Out     0.168     3.171 r     -         
un7_IBusCachedPlugin_decompressor_raw[5]                                                              Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         C         In      0.000     3.171 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferData_RNIQA2CL1[5]                                LUT4         Z         Out     0.693     3.864 r     -         
IBusCachedPlugin_decompressor_raw[5]                                                                  Net          -         -       -         -           12        
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         B         In      0.000     3.864 r     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_1                                 LUT4         Z         Out     0.523     4.386 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6_1                                                  Net          -         -       -         -           1         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         D         In      0.000     4.386 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6                                   LUT4         Z         Out     0.568     4.955 f     -         
un199_IBusCachedPlugin_decompressor_decompressed_6                                                    Net          -         -       -         -           2         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         D         In      0.000     4.955 f     -         
soc.cpu.vexriscv.un199_IBusCachedPlugin_decompressor_decompressed_6_RNIEUFVUD                         LUT4         Z         Out     0.653     5.607 f     -         
IBusCachedPlugin_decompressor_decompressed_0_sqmuxa_126_s16                                           Net          -         -       -         -           5         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         B         In      0.000     5.607 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                     LUT4         Z         Out     0.568     6.176 f     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_1[20]                                      Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_sn[20]                    LUT4         A         In      0.000     6.176 f     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_sn[20]                    LUT4         Z         Out     0.568     6.744 r     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_sn[20]                                     Net          -         -       -         -           2         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         B         In      0.000     6.744 r     -         
soc.cpu.vexriscv.IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                    LUT4         Z         Out     0.343     7.087 r     -         
IBusCachedPlugin_decompressor_output_payload_rsp_inst_2_iv_mb[20]                                     Net          -         -       -         -           1         
soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_0_0[4]                    FD1P3IX      D         In      0.000     7.087 r     -         
=====================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2205MB peak: 2206MB)


Finished timing report (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2205MB peak: 2206MB)

---------------------------------------
Resource Usage Report
Part: lifcl_17-8

Register bits: 7896 of 13824 (57%)
PIC Latch:       0
I/O cells:       20
Block Rams : 11 of 24 (45%)

DSP primitives:       18 of 72 (25%)

Details:
BB:             3
BFD1P3KX:       2
CCU2:           1273
DPR16X4:        11
FD1P3IX:        7817
FD1P3JX:        77
GSR:            1
I2CFIFO:        1
IB:             4
IFD1P3IX:       1
IFD1P3JX:       1
INV:            60
LUT4:           9125
MULT18X18:      16
MULT18X36:      2
MULTIBOOT:      1
OBZ:            13
PDPSC16K:       10
PLL:            1
SP16K:          1
SP512K:         4
SPR16X4:        4
VHI:            204
VLO:            204
WIDEFN9:        656

Resource Usage inside macros:
Registers: 0
LUTs: 0
EBRs: 0
LRAMs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 7896 + 0 = 7896 of 13824 (57.12%)
Total number of LUTs: 9125 + 0 = 9125 
Total number of EBRs: 11 + 0 = 11 of 24 (45.83%)
Total number of LRAMs: 4 + 0 = 4 of 5 (80.00%)
Total number of DSPs: 18 + 0 = 18 of 24 (75.00%)
Total number of Distributed RAMs: 15 + 0 = 15 
Total number of Carry Chains: 1273 + 0 = 1273 
Total number of BlackBoxes: 412 + 0 = 412 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:45s; Memory used current: 2117MB peak: 2206MB)

Process took 0h:01m:45s realtime, 0h:01m:45s cputime
# Thu Jan  1 09:26:16 2026

###########################################################]


Synthesis exit by 0.



postsyn -a LIFCL -p LIFCL-17 -t QFN72 -sp 8_High-Performance_1.0V -oc Commercial -top -w -o top_impl_syn.udb top_impl.vm -ldc top_impl.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2025.1.0.39.0
Command Line: postsyn -a LIFCL -p LIFCL-17 -t QFN72 -sp 8_High-Performance_1.0V -oc Commercial -top -w -o top_impl_syn.udb -ldc top_impl.ldc -msgset /build/promote.xml top_impl.vm 
   Architecture:     LIFCL
   Device:           LIFCL-17
   Package:          QFN72
   Performance:      8_High-Performance_1.0V
Reading input file 'top_impl.vm' ...
CPU Time to convert: 2.61672
REAL Time to convert: 2
convert PEAK Memory Usage: 1118 MB
convert CURRENT Memory Usage: 1118 MB
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[32]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[31]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[30]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[29]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[28]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[27]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[26]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[25]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[24]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[23]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[22]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[21]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[20]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[19]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[18]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[17]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41797[16]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[31]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[30]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[29]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[28]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[27]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[26]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[25]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[24]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[23]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[22]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[21]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[20]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[19]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[18]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[17]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[16]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[15]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[14]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[13]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[12]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[11]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[10]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[9]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[8]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[7]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[6]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[5]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[4]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[3]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[2]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[1]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_47486[0]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[15]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[14]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[13]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[12]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[11]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[10]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[9]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41830_0[8]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[32]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[31]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[30]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[29]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[28]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[27]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[26]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[25]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[24]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[23]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[22]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[21]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[20]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[19]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[18]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[17]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41846[16]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[15]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[14]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[13]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[12]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[11]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[10]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[9]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[8]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[7]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[6]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[5]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[4]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[3]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[2]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[1]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'N_41879_0[0]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[31]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[30]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[29]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[28]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[27]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[26]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[25]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[24]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[23]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[22]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[21]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[20]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[19]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[18]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[17]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[16]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[15]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[14]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[13]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[12]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[11]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[10]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[9]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[8]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[7]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[6]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[5]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[4]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[3]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[2]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[1]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'IBusCachedPlugin_predictionJumpInterface_payload[0]' in Module 'VexRiscv' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_address_4[4]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_address_4[3]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_address_4[2]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_address_4[1]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_address_4[0]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_wordIndex_5[2]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_wordIndex_5[1]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Wire 'lineLoader_wordIndex_5[0]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_wordIndex_reg[0]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_wordIndex_reg[1]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_wordIndex_reg[2]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[0]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[1]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[2]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[3]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[4]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[5]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[6]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[7]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[8]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[9]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[10]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[11]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[12]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[13]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[14]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[15]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[16]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[17]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[18]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[19]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[20]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[21]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[22]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[23]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[24]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[25]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[26]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[27]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[28]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[29]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[30]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'keep' on Instance 'lineLoader_address_reg[31]' in Module 'InstructionCache' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_11' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_10' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_01' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_00' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_base_type' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_11' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_10' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_01' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_00' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_base_type' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_11' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_10' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_01' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_00' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_base_type' on Instance '_storage[0]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_11' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_10' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_01' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_00' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_base_type' on Instance '_storage[1]' in Module 'Z\top.soc.gpo1.bridge.Mode.pin__1_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_11' on Instance '_storage[0]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_10' on Instance '_storage[0]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_01' on Instance '_storage[0]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_00' on Instance '_storage[0]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_base_type' on Instance '_storage[0]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_11' on Instance '_storage[1]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_10' on Instance '_storage[1]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_01' on Instance '_storage[1]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_value_00' on Instance '_storage[1]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
WARNING <35811117> - Attribute 'enum_base_type' on Instance '_storage[1]' in Module 'Z\top.soc.led0.bridge.Mode.pin__0_' cannot be supported. It will be ignored.
Reading constraint file 'top_impl.ldc' ...
CRITICAL <35811124> - In constraint 'ldc_set_attribute {USE_PRIMARY=FALSE} [get_ports i2c_0__scl__io]', attribute 'USE_PRIMARY' cannot be supported on the specified object. It will be ignored.
Removing unused logic ...
INFO <35811145> - Instance pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_in is optimized away.
INFO <35811145> - Instance pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_tristate is optimized away.
INFO <35811145> - Instance pin_uart_0__tx/buf_cZ/buf_cZ/buf0.PIC_inst_in is optimized away.
INFO <35811145> - Instance pin_uart_0__tx/buf_cZ/buf_cZ/buf0.PIC_inst_tristate is optimized away.
INFO <35811145> - Instance soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_RNO[0] is optimized away.
INFO <35811145> - Instance soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_RNO[1] is optimized away.
INFO <35811145> - Instance soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_RNO[4] is optimized away.
INFO <35811145> - Instance soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_RNO[3] is optimized away.
INFO <35811145> - Instance soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_RNO[2] is optimized away.
INFO <35811145> - Instance soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_reg[0].ff_inst is optimized away.
INFO <35811148> - ... More instances are optimized away.
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_4[4] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_4[3] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_4[2] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_4[1] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_4[0] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_3[4] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_3[3] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_3[2] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_3[1] undriven or does not drive anything - clipped
INFO <35811146> - Signal soc/cpu/vexriscv/IBusCachedPlugin_cache/lineLoader_address_3[0] undriven or does not drive anything - clipped
INFO <35811149> - ... More signals are undriven or does not drive anything - clipped
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 7
   Total number of constraints dropped: 0
   Total number of constraints duplicated: 1
 
Writing output file 'top_impl_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 1151 MB
Checksum -- postsyn: a3c1a6e63f180de4cee17b164ca42ce8d61728dd



pnmainc -log pnmain "top_impl_map.tcl"
map:  version Radiant Software (64-bit) 2025.1.0.39.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -pdc /build/top.pdc -i top_impl_syn.udb -o top_impl_map.udb -mp top_impl.mrp -hierrpt -gui -msgset /build/promote.xml 

Loading device for application GENERIC from file 'je5d15.nph' in environment: /home/dev/lscc/radiant/ispfpga.
Package Status:                     Final          Version 23.



Design:  top
Family:  LIFCL
Device:  LIFCL-17
Package: QFN72
Performance Grade:  8_High-Performance_1.0V

Running general design DRC...

CRITICAL <52281053> - There is no set_clock_uncertainty constraint on the PLL clock output 'CLKOP' of instance 'pll/U$0.PLL_inst', or a generate_uncertainty constraint for the entire design. Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for further details.
CRITICAL <52281053> - There is no set_clock_uncertainty constraint on the PLL clock output 'CLKOS' of instance 'pll/U$0.PLL_inst', or a generate_uncertainty constraint for the entire design. Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for further details.
CRITICAL <52281053> - There is no set_clock_uncertainty constraint on the PLL clock output 'CLKOS5' of instance 'pll/U$0.PLL_inst', or a generate_uncertainty constraint for the entire design. Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for further details.



Design Summary:
   Number of registers:        7893 out of 13941 (57%)
      Number of SLICE         registers: 7889 out of 13824 (57%)
      Number of PIO Input     registers:    2 out of    39 (5%)
      Number of PIO Output    registers:    2 out of    39 (5%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            13097 out of 13824 (95%)
      Number used as logic LUT4s:                       10461
      Number used as distributed RAM:                     90 (6 per 16X4 RAM)
      Number used as ripple logic:                      2546 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (59%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        20
        Number of PIO pairs used for differential IO:    0

        Number allocated to regular speed PIOs:     8 out of   17 (47%)
        Number allocated to high speed PIOs:       12 out of   22 (55%)
   Number of Dedicated IO used for ADC/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      0 out of   100 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Number of Block RAMs:          11 out of 24 (46%)
   Number of Large RAMs:          4 out of 5 (80%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 48 (0%)
      Number of Multipliers (18x18): 20 out of 24 (83%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     16 (1 18x18 = 1 18x18)
         Number of 18x36:      2 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 12 (0%)
      Number of 18-bit Registers:    2 out of 48 (4%)
   Number of Physical DSP Components:
      Number of PREADD9:             40 out of 48 (83%)
         Used PREADD9:               0
         Bypassed PREADD9:           40
      Number of MULT9:               40 out of 48 (83%)
         Used MULT9:                 40
         Bypassed MULT9:             0
      Number of MULT18:              20 out of 24 (83%)
         Used MULT18:                20
         Disabled MULT18:            0
      Number of MULT18X36:           2 out of 12 (17%)
         Used MULT18X36:             2
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 6 (0%)
      Number of ACC54:               0 out of 12 (0%)
      Number of REG18:               38 out of 48 (79%)
         Used REG18:                 2
         Bypassed REG18:             36
   Number of PLLs:                1 out of 2 (50%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 7 (0%)
   Number of DQSs:                0 out of 3 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 2 (0%)
   Number of I2CFIFOs:            1 out of 1 (100%)
   Number of DPHYs:               0 out of 1 (0%)
   Number of Oscillator:          0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of Config LMMI:         0 out of 1 (0%)
   Number of Config MULTIBOOT:    1 out of 1 (100%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of Clocks:  3
      Net clk12_clk: 1 loads, 1 rising, 0 falling (Driver: Port clk12_0__io)
      Net fast_clk[0]: 113 loads, 113 rising, 0 falling (Driver: Pin pll.U$0.PLL_inst/CLKOP)
      Net clk[0]: 7827 loads, 7827 rising, 0 falling (Driver: Pin pll.U$0.PLL_inst/CLKOS)
   Number of Clock Enables:  252
      Net VCC: 14 loads, 0 SLICEs
      Net $4_20_RNIEQNTE_0: 1 loads, 0 SLICEs
      Net soc.N_242_i: 15 loads, 15 SLICEs
      Net soc.cpu.vexriscv.memory_arbitration_isStuck_i: 358 loads, 354 SLICEs
      Net soc.cpu.vexriscv.toplevel_dataCache_1_io_mem_cmd_rValidN: 70 loads, 70 SLICEs
      Net soc.cpu.vexriscv.memory_DivPlugin_div_result_0_sqmuxa: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv._zz_when_CsrPlugin_l1302_2_RNILFP59: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.when_Pipeline_l151_2: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_cache.lineLoader_valid_RNO: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_cache.lineLoader_flushPending_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.memory_DivPlugin_accumulator_2_sqmuxa_i: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_pipelineLiberator_pcValids_0_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_pipelineLiberator_pcValids_2_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.when_Fetcher_l133: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_fetchPc_pcReg_1_sqmuxa_i: 49 loads, 49 SLICEs
      Net soc.cpu.vexriscv._zz_iBus_rsp_valid: 2 loads, 0 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_cache.IBusCachedPlugin_iBusRsp_stages_1_input_ready: 3 loads, 0 SLICEs
      Net soc.cpu.vexriscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_iBusRsp_stages_1_output_valid: 2 loads, 2 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_decompressor_throw2BytesReg_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.when_Fetcher_l288: 16 loads, 16 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_decompressor_bufferValid_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_pipelineLiberator_pcValids_1_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv._zz_IBusCachedPlugin_injector_decodeInput_valid_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_sqmuxa_i: 36 loads, 36 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mstatus_MPP_2_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mstatus_MIE_2_sqmuxa_i: 2 loads, 2 SLICEs
      Net soc.cpu.vexriscv.lastStageRegFileWrite_valid: 2 loads, 0 SLICEs
      Net soc.cpu.vexriscv.when_Pipeline_l151: 2 loads, 2 SLICEs
      Net soc.cpu.vexriscv.decode_arbitration_isStuckByOthers_i: 34 loads, 34 SLICEs
      Net soc.cpu.vexriscv.when_Pipeline_l151_1: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.when_Pipeline_l124_2: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready: 71 loads, 71 SLICEs
      Net soc.cpu.vexriscv.toplevel_dataCache_1_io_mem_cmd_rValidN_1_sqmuxa_i: 3 loads, 3 SLICEs
      Net soc.cpu.vexriscv.when_DBusCachedPlugin_l554_i: 210 loads, 210 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_cache.lineLoader_cmdSent_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_valid: 1 loads, 0 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mie_MSIE_0_sqmuxa: 3 loads, 3 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mscratch_0_sqmuxa: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mtvec_base_0_sqmuxa: 30 loads, 30 SLICEs
      Net soc.cpu.vexriscv._zz_CsrPlugin_csrMapping_readDataInit_0_sqmuxa: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.loader_valid_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.ways_0_data_symbol3_ways_0_data_symbol3_0_RNO_7: 1 loads, 0 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.ways_0_data_symbol2_ways_0_data_symbol2_0_RNO_7: 1 loads, 0 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.ways_0_data_symbol1_ways_0_data_symbol1_0_RNO_7: 1 loads, 0 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.ways_0_data_symbol0_ways_0_data_symbol0_0_RNO_7: 1 loads, 0 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.stageB_flusher_counter_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mcause_interrupt_1_sqmuxa_i: 5 loads, 5 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mtval_1_sqmuxa_i: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mepc_1_sqmuxa_i: 32 loads, 32 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.memCmdSent_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.execute_arbitration_isStuck_i: 193 loads, 193 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.when_DataCache_l829: 3 loads, 3 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.when_DataCache_l667: 5 loads, 0 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.tagsWriteCmd_valid: 1 loads, 0 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.stageB_flusher_waitDone_en: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.dataCache_1.un1_tagsWriteCmd_valid_0_sqmuxa_3_i: 1 loads, 1 SLICEs
      Net soc.gpo1.bridge.element__w_stb: 4 loads, 4 SLICEs
      Net soc.gpo1.bridge.Output.pin__0.un1_port__w_stb: 1 loads, 1 SLICEs
      Net soc.gpo1.bridge.Output.pin__1.un1_port__w_stb_0: 1 loads, 1 SLICEs
      Net soc.gpo1.bridge.mux.w_shadow__0__w_en: 4 loads, 4 SLICEs
      Net soc.gpo1.bridge.mux.Z$10: 4 loads, 4 SLICEs
      Net soc.Z$11: 576 loads, 576 SLICEs
      Net soc.i2s_rx.bit_count_RNI9HF6B[4]: 16 loads, 16 SLICEs
      Net soc.i2s_rx.N_980_i: 5 loads, 5 SLICEs
      Net soc.i2s_tx.N_1209_i: 5 loads, 5 SLICEs
      Net soc.i2s_tx.N_46: 16 loads, 16 SLICEs
      Net soc.led0.bridge.element__w_stb: 2 loads, 2 SLICEs
      Net soc.led0.bridge.Output.pin__0.un1_port__w_stb_1: 1 loads, 1 SLICEs
      Net soc.led0.bridge.mux.w_shadow__0__w_en: 2 loads, 2 SLICEs
      Net soc.led0.bridge.mux.Z$10: 2 loads, 2 SLICEs
      Net soc.spi0.bridge.mux.Z$31: 10 loads, 10 SLICEs
      Net soc.spi0.bridge.mux.w_shadow__3__w_en: 8 loads, 8 SLICEs
      Net soc.spi0.bridge.mux.w_shadow__1__w_en: 8 loads, 8 SLICEs
      Net soc.spi0.bridge.mux.w_shadow__2__w_en: 8 loads, 8 SLICEs
      Net soc.spi0.bridge.mux.r_shadow__1__w_en: 8 loads, 8 SLICEs
      Net soc.spi0.bridge.mux.w_shadow__0__w_en: 8 loads, 8 SLICEs
      Net soc.spi0.bridge.element__w_stb: 18 loads, 18 SLICEs
      Net soc.Z$23_1_3_1: 1 loads, 1 SLICEs
      Net soc.fsm_state[1]: 8 loads, 8 SLICEs
      Net soc.timer0.N_32: 1 loads, 1 SLICEs
      Net soc.timer0.U$0.element__w_stb: 1 loads, 1 SLICEs
      Net soc.timer0.N_755_i: 32 loads, 32 SLICEs
      Net soc.timer0.U$0.element__w_stb$20: 1 loads, 1 SLICEs
      Net soc.timer0.U$0.mux.w_shadow__2__w_en: 8 loads, 8 SLICEs
      Net soc.timer0.U$0.mux.w_shadow__1__w_en: 8 loads, 8 SLICEs
      Net soc.timer0.U$0.mux.Z$47: 8 loads, 8 SLICEs
      Net soc.timer0.U$0.mux.Z$34: 8 loads, 8 SLICEs
      Net soc.timer0.U$0.mux.r_shadow__2__w_en: 16 loads, 16 SLICEs
      Net soc.timer0.U$0.mux.r_shadow__1__w_en: 8 loads, 8 SLICEs
      Net soc.timer0.U$0.mux.w_shadow__0__w_en: 8 loads, 8 SLICEs
      Net soc.timer0.U$0.element__w_stb$25: 32 loads, 32 SLICEs
      Net soc.timer0.bus__w_stb$28: 1 loads, 1 SLICEs
      Net soc.timer0.bus__r_stb$27: 1 loads, 1 SLICEs
      Net soc.timer0.U$1.element__w_stb$23: 1 loads, 1 SLICEs
      Net soc.uart0.rdy$32: 8 loads, 8 SLICEs
      Net soc.uart0.rx_avail: 1 loads, 1 SLICEs
      Net soc.uart0.bridge.element__w_stb$29: 24 loads, 24 SLICEs
      Net soc.uart0.bridge.mux.w_shadow__0__w_en: 8 loads, 8 SLICEs
      Net soc.uart0.bridge.mux.Z$25: 8 loads, 8 SLICEs
      Net soc.uart0.bridge.mux.element__r_stb$13: 16 loads, 16 SLICEs
      Net soc.uart0.bridge.mux.w_shadow__1__w_en: 8 loads, 8 SLICEs
      Net soc.uart0.bridge.mux.w_shadow__2__w_en: 8 loads, 8 SLICEs
      Net soc.uart0.rx.fsm_state[1]: 24 loads, 24 SLICEs
      Net soc.uart0.rx.N_59_i: 4 loads, 4 SLICEs
      Net soc.uart0.rx.fsm_state_RNI36J49_0[1]: 9 loads, 8 SLICEs
      Net soc.uart0.rx.un1_$17_0_0: 2 loads, 2 SLICEs
      Net soc.uart0.rx.fsm_state_RNIAACFB[1]: 8 loads, 8 SLICEs
      Net soc.uart0.tx.bitnoe: 4 loads, 4 SLICEs
      Net soc.vocoder.U$10.bandpass.un1_source__valid7_1_0: 28 loads, 28 SLICEs
      Net soc.vocoder.U$10.bandpass.fsm_state_RNI5038C[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$10.bandpass.sink__valid$10_i: 37 loads, 37 SLICEs
      Net soc.vocoder.U$10.envelope.fsm_state_RNIF50EF[0]: 4 loads, 4 SLICEs
      Net soc.vocoder.U$10.fsm_state: 31 loads, 31 SLICEs
      Net soc.vocoder.U$10.envelope.un1_$2513_1_0: 35 loads, 35 SLICEs
      Net soc.vocoder.source_7__ready: 41 loads, 41 SLICEs
      Net soc.vocoder.U$10.vga.fsm_state_RNIOPJP6: 16 loads, 16 SLICEs
      Net soc.vocoder.U$11.N_319: 34 loads, 34 SLICEs
      Net soc.vocoder.U$11.bandpass.N_360_i: 27 loads, 27 SLICEs
      Net soc.vocoder.U$11.bandpass.fsm_state_RNICBMHL[1]: 1 loads, 1 SLICEs
      Net soc.vocoder.U$11.N_1413: 32 loads, 32 SLICEs
      Net soc.vocoder.U$11.envelope.N_177: 4 loads, 4 SLICEs
      Net soc.vocoder.fsm_state: 32 loads, 32 SLICEs
      Net soc.vocoder.U$11.envelope.un1_$2513_1_0_0: 54 loads, 54 SLICEs
      Net soc.vocoder.U$11.source_8__ready: 31 loads, 31 SLICEs
      Net soc.vocoder.U$11.vga.fsm_state_RNIQKT87: 16 loads, 16 SLICEs
      Net soc.vocoder.U$12.bandpass.fsm_state_RNICDRE1_0[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$12.bandpass.N_332_i: 28 loads, 28 SLICEs
      Net soc.vocoder.U$12.N_74: 39 loads, 39 SLICEs
      Net soc.vocoder.U$12.envelope.N_833_i: 4 loads, 4 SLICEs
      Net soc.vocoder.fsm_state_0: 33 loads, 33 SLICEs
      Net soc.vocoder.U$12.envelope.N_830_i: 33 loads, 33 SLICEs
      Net soc.vocoder.U$12.source_9__ready: 31 loads, 31 SLICEs
      Net soc.vocoder.U$12.vga.fsm_state_RNISF7O7: 16 loads, 16 SLICEs
      Net soc.vocoder.U$13.bandpass.N_63_i: 28 loads, 28 SLICEs
      Net soc.vocoder.U$13.bandpass.fsm_state_RNI2L5OJ[1]: 2 loads, 2 SLICEs
      Net soc.vocoder.U$13.bandpass.fsm_state_RNI0K6CD[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$13.sink__valid$10_i: 48 loads, 48 SLICEs
      Net soc.vocoder.U$13.envelope.Z$23_sn_N_3_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$13.fsm_state: 32 loads, 32 SLICEs
      Net soc.vocoder.U$13.envelope.un1_$2513_1_0_1: 55 loads, 55 SLICEs
      Net soc.vocoder.source_10__ready: 43 loads, 43 SLICEs
      Net soc.vocoder.U$13.vga.N_981: 16 loads, 16 SLICEs
      Net soc.vocoder.U$14.bandpass.N_415: 38 loads, 38 SLICEs
      Net soc.vocoder.U$14.bandpass.fsm_state_RNIS7F6K_0[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$14.bandpass.N_265_i: 28 loads, 28 SLICEs
      Net soc.vocoder.U$14.bandpass.N_1073: 48 loads, 48 SLICEs
      Net soc.vocoder.U$14.envelope.N_821_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$14.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$14.envelope.N_913_i: 43 loads, 43 SLICEs
      Net soc.vocoder.source_11__ready: 31 loads, 31 SLICEs
      Net soc.vocoder.U$14.vga.fsm_state_RNI06RM8: 16 loads, 16 SLICEs
      Net soc.vocoder.U$15.bandpass.fsm_state_RNI087A9_0[1]: 3 loads, 3 SLICEs
      Net soc.vocoder.U$15.bandpass.fsm_state_RNI24Q6K[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$15.bandpass.sink__valid$10_i: 41 loads, 41 SLICEs
      Net soc.vocoder.U$15.bandpass.N_39735[0]: 25 loads, 25 SLICEs
      Net soc.vocoder.U$15.envelope.N_852_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$15.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$15.envelope.un1_$2513_1: 58 loads, 58 SLICEs
      Net soc.vocoder.source_12__ready: 38 loads, 38 SLICEs
      Net soc.vocoder.U$15.vga.fsm_state_RNI21569: 16 loads, 16 SLICEs
      Net soc.vocoder.U$16.bandpass.N_66_i: 32 loads, 32 SLICEs
      Net soc.vocoder.U$16.bandpass.fsm_state_RNI9666G[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$16.bandpass.N_609: 48 loads, 48 SLICEs
      Net soc.vocoder.U$16.N_267: 46 loads, 46 SLICEs
      Net soc.vocoder.U$16.envelope.Z$23_sn_N_3_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$16.fsm_state: 32 loads, 32 SLICEs
      Net soc.vocoder.U$16.envelope.un1_$2513_1_0_0_0: 53 loads, 53 SLICEs
      Net soc.vocoder.source_13__ready: 15 loads, 15 SLICEs
      Net soc.vocoder.U$16.vga.Z$3_0_o2_RNIISLKC: 31 loads, 31 SLICEs
      Net soc.vocoder.U$16.vga.fsm_state_RNI4SEL1: 16 loads, 16 SLICEs
      Net soc.vocoder.U$3.bandpass.N_300_i: 19 loads, 19 SLICEs
      Net soc.vocoder.U$3.bandpass.fsm_state_RNIIH3J61[1]: 1 loads, 1 SLICEs
      Net soc.vocoder.U$3.N_61_i_0_a2okb: 32 loads, 32 SLICEs
      Net soc.vocoder.U$3.N_327: 36 loads, 36 SLICEs
      Net soc.vocoder.U$3.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$3.envelope.N_121_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$3.envelope.un1_$2513_1_0_2: 49 loads, 49 SLICEs
      Net soc.vocoder.source_0__ready: 32 loads, 32 SLICEs
      Net soc.vocoder.U$3.vga.N_858: 16 loads, 16 SLICEs
      Net soc.vocoder.U$4.bandpass.fsm_state_RNIAAFL9_0[1]: 3 loads, 3 SLICEs
      Net soc.vocoder.U$4.bandpass.fsm_state_RNII1E6C[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$4.bandpass.un1_source__valid7_1: 25 loads, 25 SLICEs
      Net soc.vocoder.U$4.bandpass.sink__valid$10_i: 35 loads, 35 SLICEs
      Net soc.vocoder.U$4.envelope.N_585_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$4.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$4.envelope.un1_$2513_1_0_0_1: 43 loads, 43 SLICEs
      Net soc.vocoder.source_1__ready: 15 loads, 15 SLICEs
      Net soc.vocoder.U$4.vga.Z$3_0_o2_RNIPTQAA: 31 loads, 31 SLICEs
      Net soc.vocoder.U$4.vga.fsm_state_RNIUTT55: 16 loads, 16 SLICEs
      Net soc.vocoder.U$5.bandpass.N_52_i: 23 loads, 23 SLICEs
      Net soc.vocoder.U$5.bandpass.sink__ready_0_o2_i_o2_i_o2_i_o2_i_o2_RNID2L9M: 2 loads, 2 SLICEs
      Net soc.vocoder.U$5.N_255: 39 loads, 39 SLICEs
      Net soc.vocoder.U$5.bandpass.fsm_state_RNIS2RFK_0[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$5.envelope.Z$23_sn_N_3_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$5.envelope.un1_$2513_1_0_3: 40 loads, 40 SLICEs
      Net soc.vocoder.source_2__ready: 15 loads, 15 SLICEs
      Net soc.vocoder.U$5.vga.fsm_state: 32 loads, 32 SLICEs
      Net soc.vocoder.U$5.vga.Z$3_0_o2_RNIM2IIH: 31 loads, 31 SLICEs
      Net soc.vocoder.U$5.vga.fsm_state_RNI0P7LD: 16 loads, 16 SLICEs
      Net soc.vocoder.U$6.bandpass.N_131_i: 26 loads, 26 SLICEs
      Net soc.vocoder.U$6.bandpass.sink_b_0_RNO_0[6]: 1 loads, 1 SLICEs
      Net soc.vocoder.U$6.bandpass.fsm_state_RNI2D0KH[1]: 32 loads, 32 SLICEs
      Net soc.vocoder.U$6.bandpass.N_279: 37 loads, 37 SLICEs
      Net soc.vocoder.U$6.fsm_state_scalar: 34 loads, 34 SLICEs
      Net soc.vocoder.U$6.envelope.un1_$2513_1_0_0_2: 33 loads, 33 SLICEs
      Net soc.vocoder.U$6.envelope.Z$23_sn_N_3_i: 4 loads, 4 SLICEs
      Net soc.vocoder.source_3__ready: 34 loads, 34 SLICEs
      Net soc.vocoder.U$6.vga.fsm_state_RNI2KH46: 16 loads, 16 SLICEs
      Net soc.vocoder.U$7.bandpass.sink_b_0_RNO[10]: 1 loads, 1 SLICEs
      Net soc.vocoder.U$7.Z$6_0_a2okb: 32 loads, 32 SLICEs
      Net soc.vocoder.U$7.bandpass.N_15_i_0_i: 34 loads, 34 SLICEs
      Net soc.vocoder.U$7.bandpass.N_12296[0]: 27 loads, 27 SLICEs
      Net soc.vocoder.U$7.envelope.Z$23_sn_N_3_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$7.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$7.envelope.un1_$2513_1_0_4: 57 loads, 57 SLICEs
      Net soc.vocoder.source_4__ready: 44 loads, 44 SLICEs
      Net soc.vocoder.U$7.vga.fsm_state_RNI4FRJE: 16 loads, 16 SLICEs
      Net soc.vocoder.U$8.bandpass.fsm_state_RNI4N1O8[1]: 3 loads, 3 SLICEs
      Net soc.vocoder.U$8.Z$6okb: 32 loads, 32 SLICEs
      Net soc.vocoder.U$8.bandpass.sink__valid$10_i: 32 loads, 32 SLICEs
      Net soc.vocoder.U$8.bandpass.un1_source__valid7_1_0_x3: 25 loads, 25 SLICEs
      Net soc.vocoder.U$8.envelope.Z$23_sn_N_3_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$8.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$8.envelope.un1_$2513_1_1: 44 loads, 44 SLICEs
      Net soc.vocoder.source_5__ready: 45 loads, 45 SLICEs
      Net soc.vocoder.U$8.vga.fsm_state_RNI6A537: 16 loads, 16 SLICEs
      Net soc.vocoder.U$9.bandpass.sink_b_0_RNO[4]: 1 loads, 1 SLICEs
      Net soc.vocoder.U$9.source__valid_i_o2: 36 loads, 36 SLICEs
      Net soc.vocoder.U$9.bandpass.source__valid_i_o2_RNI9NFGH: 32 loads, 32 SLICEs
      Net soc.vocoder.U$9.bandpass.un1_source__valid7_1_1: 22 loads, 22 SLICEs
      Net soc.vocoder.U$9.fsm_state_scalar: 32 loads, 32 SLICEs
      Net soc.vocoder.U$9.envelope.N_622_i: 4 loads, 4 SLICEs
      Net soc.vocoder.U$9.envelope.un1_$2513_1_0_5: 39 loads, 39 SLICEs
      Net soc.vocoder.source_6__ready: 33 loads, 33 SLICEs
      Net soc.vocoder.U$9.vga.fsm_state_RNI85FI7: 16 loads, 16 SLICEs
      Net soc.vocoder.mux.fsm_state_Z[1]: 17 loads, 17 SLICEs
      Net soc.vocoder.mux.N_327_i: 2 loads, 2 SLICEs
      Net soc.vocoder.mux.N_39727[0]: 17 loads, 17 SLICEs
      Net soc.vocoder.mux.N_336: 4 loads, 4 SLICEs
      Net soc.vocoder.synth.N_43459[0]: 14 loads, 14 SLICEs
      Net soc.vocoder.synth.Z$194: 17 loads, 16 SLICEs
      Net soc.wb_arbiter.bus__cyc_i: 1 loads, 1 SLICEs
      Net soc.Z$6_scalar: 1 loads, 1 SLICEs
      Net soc.wb_to_csr.cycle_RNIFBTMC[0]: 8 loads, 8 SLICEs
      Net soc.wb_to_csr.cycle_RNIFBTMC_1[0]: 8 loads, 8 SLICEs
      Net soc.wb_to_csr.cycle_RNIFBTMC_0[0]: 8 loads, 8 SLICEs
      Net soc.wb_to_csr.cycle_RNIL2MV9[2]: 8 loads, 8 SLICEs
      Net soc.wb_to_lmmi.cycle_RNII3KSQ[2]: 7 loads, 7 SLICEs
      Net soc.wb_to_lmmi.lmmi__request_i_o3_1_i_a3_RNIUHJRL: 8 loads, 8 SLICEs
      Net soc.wb_to_lmmi.lmmi__request_i_o3_0_RNIUR3H21: 8 loads, 8 SLICEs
      Net soc.wb_to_lmmi.cycle_RNINQMLA1[0]: 8 loads, 8 SLICEs
   Number of LSRs:  30
      Net VCC: 73 loads, 0 SLICEs
      Net soc.N_242_13: 1 loads, 1 SLICEs
      Net soc.N_10431[0]: 134 loads, 134 SLICEs
      Net soc.cpu.vexriscv.fb: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.Z$1lto31_6_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_mip_MSIPc_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.memory_arbitration_isStuck_i: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.CsrPlugin_interrupt_code_0_sqmuxa: 1 loads, 1 SLICEs
      Net soc.cpu.vexriscv.IBusCachedPlugin_cache.when_InstructionCache_l351: 8 loads, 8 SLICEs
      Net soc.cpu.vexriscv.when_DBusCachedPlugin_l554_RNI4TNR8: 6 loads, 6 SLICEs
      Net soc.i2s_rx.dsp_split_kb_1108_i: 1 loads, 1 SLICEs
      Net soc.i2s_tx.dsp_split_kb_1109_i: 1 loads, 1 SLICEs
      Net soc.spi0.tx_fifo.N_39741[0]: 11 loads, 11 SLICEs
      Net soc.vocoder.U$10.mult.input_a_ring0s: 1 loads, 1 SLICEs
      Net soc.vocoder.U$10.mult.N_1102: 4 loads, 4 SLICEs
      Net soc.vocoder.U$11.mult.N_1180: 4 loads, 4 SLICEs
      Net soc.vocoder.U$12.mult.input_a_ring0s: 1 loads, 1 SLICEs
      Net soc.vocoder.U$12.mult.N_436: 2 loads, 2 SLICEs
      Net soc.vocoder.U$14.mult.N_804: 3 loads, 3 SLICEs
      Net soc.vocoder.U$15.mult.N_196: 2 loads, 2 SLICEs
      Net soc.vocoder.U$3.mult.input_a_ring0s: 1 loads, 1 SLICEs
      Net soc.vocoder.U$5.mult.N_384: 2 loads, 2 SLICEs
      Net soc.vocoder.U$6.mult.N_794: 3 loads, 3 SLICEs
      Net soc.vocoder.U$7.mult.sink_idxokb: 1 loads, 1 SLICEs
      Net soc.vocoder.U$7.mult.N_47: 5 loads, 5 SLICEs
      Net soc.vocoder.U$9.mult.N_319: 3 loads, 3 SLICEs
      Net soc.vocoder.synth.N_43459[0]: 4 loads, 4 SLICEs
      Net soc.vocoder.synth.valid_regs_RNIV7PLH[13]: 13 loads, 13 SLICEs
      Net soc.vocoder.synth.ram._1__1[0]: 15 loads, 15 SLICEs
      Net soc.wb_bus__ack$142: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC: 1005 loads
      Net soc.Z$11: 924 loads
      Net soc.cpu.vexriscv.memory_arbitration_isStuck_i: 454 loads
      Net soc.N_10431[0]: 264 loads
      Net soc.cpu.vexriscv.when_DBusCachedPlugin_l554_i: 210 loads
      Net soc.vocoder.idx[3]: 207 loads
      Net soc.cpu.vexriscv.execute_arbitration_isStuck_i: 193 loads
      Net soc.vocoder.CO0: 143 loads
      Net soc.cpu.vexriscv.N_39732[0]: 139 loads
      Net soc.grant: 132 loads
Running physical design DRC...

 


   Number of warnings:  0
   Number of criticals: 3
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 44
   Total number of constraints dropped: 0


Total CPU Time: 6 secs  
Total REAL Time: 7 secs  
Peak Memory Usage: 1399 MB

Checksum -- map: f821fbd07b4c723115ac56103ca7a882148d94b
**** CMD map_run - CPU/Elapsed: 0 secs / 7 secs , MEM/Increased: 1247.515 Mb/ 0.061 Mb, DATE: Thu Jan 01 09:26:37 UTC 2026
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /7 secs 

pnmainc -log pnmain "top_impl_par.tcl"

PAR: Place And Route Radiant Software (64-bit) 2025.1.0.39.0.
PARed on: Thu Jan  1 09:26:44 2026

Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=OFF \
	top_impl_map.udb top_impl_par.dir/5_1.udb 

Loading top_impl_map.udb ...
Loading device for application GENERIC from file 'je5d15.nph' in environment: /home/dev/lscc/radiant/ispfpga.
Package Status:                     Final          Version 23.
Performance Hardware Data Status:   Final          Version 118.1.



Design:  top
Family:  LIFCL
Device:  LIFCL-17
Package: QFN72
Performance Grade:   8_High-Performance_1.0V

Constraint Summary
   Total number of constraints: 27
   Total number of constraints dropped: 0


Device SLICE utilization summary after final SLICE packing:
   SLICE           6843/6912         99% used

Number of Signals: 25519
Number of Connections: 64760
Device utilization summary:

   VHI                   1/1           100% used
   SIOLOGIC              3/72            4% used
   EBR                  11/24           46% used
   MULT9                40/48           83% used
   MULT18               20/24           83% used
   MULT18X36             2/12           17% used
   REG18                38/48           79% used
   PREADD9              40/48           83% used
   LRAM                  4/5            80% used
   IOLOGIC               1/48            2% used
   SEIO18               12/48           25% used
                        12/22           54% bonded
   SEIO33                8/39           21% used
                         8/17           47% bonded
   I2CFIFO               1/1           100% used
   PLL                   1/2            50% used
   CONFIG_MULTIBOOT      1/1           100% used
   SLICE              6843/6912         99% used
     LUT             13097/13824        95% used
     REG              7889/13824        57% used


Pin Constraint Summary:
   20 out of 20 pins locked (100% locked).

Starting Placer Phase 0 (HIER). CPU time: 13 secs , REAL time: 14 secs 
..........
Finished Placer Phase 0 (HIER). CPU time: 17 secs , REAL time: 17 secs 


Starting Placer Phase 1. CPU time: 17 secs , REAL time: 17 secs 
..  ..
................

Placer score = 5402279.
Finished Placer Phase 1. CPU time: 1 mins 1 secs , REAL time: 1 mins 2 secs 

Starting Placer Phase 2.
.

Placer score =  5334394
Finished Placer Phase 2.  CPU time: 1 mins 2 secs , REAL time: 1 mins 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 13 (0%)
  PLL        : 1 out of 2 (50%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk[0]" from CLKOS on comp "pll.U$0.PLL_inst" on PLL site "PLL_LLC", clk load = 4130, ce load = 0, sr load = 0
  PRIMARY "fast_clk[0]" from CLKOP on comp "pll.U$0.PLL_inst" on PLL site "PLL_LLC", clk load = 67, ce load = 0, sr load = 0
  PRIMARY "pll.Z$2" from CLKOS5 on comp "pll.U$0.PLL_inst" on PLL site "PLL_LLC", clk load = 1, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 16 (18%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   8 out of 39 (20.5%) SEIO33 sites used.
   8 out of 17 (47.1%) bonded SEIO33 sites used.
   Number of SEIO33 components: 8; differential: 0
   Number of Vref pins used: 0
   12 out of 48 (25.0%) SEIO18 sites used.
   12 out of 22 (54.5%) bonded SEIO18 sites used.
   Number of SEIO18 components: 12; differential: 0
   0 out of 24 (0.0%) DIFFIO18 sites used.
   0 out of 11 (0.0%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 0; differential: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 1 / 10 ( 10%)  | 3.3V       | -          | -          |
| 1        | 7 / 7 (100%)   | 3.3V       | -          | -          |
| 3        | 10 / 12 ( 83%) | 1.8V       | -          | -          |
| 5        | 2 / 10 ( 20%)  | 1.8V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 1 mins 3 secs , REAL time: 1 mins 3 secs 


Checksum -- place: f45efa7e52d0d8856fa5a89e52049249d7e691
Writing design to file top_impl_par.dir/5_1.udb ...


Start NBR router at Thu Jan 01 09:27:50 UTC 2026

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
WARNING <62243001> - The external feedback signal pll.Z$2 for PLL_CORE instance pll.U$0.PLL_inst drives neither primary nor edge clock loads. Please review this PLL feedback connection in your design.
INFO <62244000> - The external feedback signal pll.Z$2 for PLL_CORE instance pll.U$0.PLL_inst will use the primary clock network.
Preassignment Summary:
--------------------------------------------------------------------------------
4982 connections routed with dedicated routing resources
3 global clock signals routed
14513 connections routed (of 64760 total) (22.41%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (6 used out of 32 available):
    Signal "fast_clk[0]" (3, 19)
       Clock   loads: 67    out of    67 routed (100.00%)
    Signal "clk[0]" (2, 18)
       Clock   loads: 4130  out of  4130 routed (100.00%)
    Signal "pll.Z$2" (8, 24)
       Clock   loads: 1     out of     1 routed (100.00%)
Other clocks:
    Signal "clk12_clk"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
Mixed mode activated
    TimerIf::skewscore 0

Start NBR section for initial routing at Thu Jan 01 09:27:57 UTC 2026
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
14632(1.90%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.746ns/0.000ns; real time: 22 secs 

Info: Initial congestion level at 75.00% usage is 4
Info: Initial congestion area  at 75.00% usage is 233 (11.82%)

Start NBR section for normal routing at Thu Jan 01 09:28:11 UTC 2026
Level 4, iteration 1
5737(0.75%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.726ns/0.000ns; real time: 30 secs 
Level 4, iteration 2
2916(0.38%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.723ns/0.000ns; real time: 34 secs 
Level 4, iteration 3
1601(0.21%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.723ns/0.000ns; real time: 37 secs 
Level 4, iteration 4
1006(0.13%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.723ns/0.000ns; real time: 40 secs 
Level 4, iteration 5
667(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.723ns/0.000ns; real time: 41 secs 
Level 4, iteration 6
444(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 43 secs 
Level 4, iteration 7
290(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 44 secs 
Level 4, iteration 8
194(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 45 secs 
Level 4, iteration 9
160(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 46 secs 
Level 4, iteration 10
103(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 47 secs 
Level 4, iteration 11
70(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 47 secs 
Level 4, iteration 12
52(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 48 secs 
Level 4, iteration 13
42(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 49 secs 
Level 4, iteration 14
27(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 50 secs 
Level 4, iteration 15
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 50 secs 
Level 4, iteration 16
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 51 secs 
Level 4, iteration 17
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 51 secs 
Level 4, iteration 18
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 52 secs 
Level 4, iteration 19
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 53 secs 
Level 4, iteration 20
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 53 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 54 secs 
Level 4, iteration 22
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.771ns/0.000ns; real time: 55 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Thu Jan 01 09:28:44 UTC 2026
Changing speed to m;   changing temperature to 0
Changing speed to 11;   changing temperature to 85

Start NBR section for post-routing at Thu Jan 01 09:28:48 UTC 2026

End NBR router with 0 unrouted connection(s)

Checksum -- route: 91a3561ba5979d0fecbc33681a2b6ead21aee8

Total CPU time 1 mins 2 secs 
Total REAL time: 1 mins 2 secs 
Completely routed.
End of route.  64760 routed (100.00%); 0 unrouted.

Writing design to file top_impl_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = 2.771
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = 0.083
PAR_SUMMARY::Timing score<hold/<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 2 mins 10 secs 
Total REAL Time: 2 mins 10 secs 
Peak Memory Usage: 1699.64 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.
**** CMD par_run - CPU/Elapsed: 0 secs / 2 mins 10 secs , MEM/Increased: 1314.656 Mb/ 67.203 Mb, DATE: Thu Jan 01 09:28:54 UTC 2026
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 mins 10 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m   -pwrprd -html -rpt "top_impl.twr" "top_impl.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m -pwrprd -html -rpt top_impl.twr top_impl.udb -gui -msgset /build/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'je5d15.nph' in environment: /home/dev/lscc/radiant/ispfpga.
Package Status:                     Final          Version 23.
Performance Hardware Data Status:   Final          Version 118.1.
Loading udb::Database ...
Design:  top
Family:  LIFCL
Device:  LIFCL-17
Package: QFN72
Performance Grade:   8_High-Performance_1.0V



Successfully loading udb, 1.03 seconds

Initializing timer
Starting design annotation....
8_High-Performance_1.0V

Starting full timing analysis...
Performance Hardware Data Status:   Final          Version 118.1.
Connections ignored  4239  counted  57918  covered  57838
Changing speed to 8_High-Performance_1.0V;   changing temperature to 0
Changing speed to m;   changing temperature to 0

STA Runtime and Peak Memory Usage :
Total CPU Time: 9 secs 
Total REAL Time: 9 secs 
Peak Memory Usage: 1494 MB

 9.402597s wall, 8.900000s user + 0.210000s system = 9.110000s CPU (96.9%)


tmcheck -twr "top_impl.twr" -stop_if_error 

pnmainc -log pnmain "top_impl_bit.tcl"
Loading top_impl.udb ...
Loading device for application GENERIC from file 'je5d15.nph' in environment: /home/dev/lscc/radiant/ispfpga.
Package Status:                     Final          Version 23.
Performance Hardware Data Status:   Final          Version 118.1.



Design:  top
Family:  LIFCL
Device:  LIFCL-17
Package: QFN72
Performance Grade:   8_High-Performance_1.0V

Constraint Summary
   Total number of constraints: 27
   Total number of constraints dropped: 0

Successfully loading design udb and device data from disks and to up-layer in CPU time: 3 secs , REAL time: 3 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2025.1.0.39.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                          DUAL*  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                            3.3  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                            3.3  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.2.
 
Saving bit stream in "/build/impl/top_impl.bit".
Bitstream generation complete!

Total CPU Time: 7 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 1474 MB

**** CMD bit_generate - CPU/Elapsed: 0 secs / 10 secs , MEM/Increased: 1247.527 Mb/ 0.074 Mb, DATE: Thu Jan 01 09:29:21 UTC 2026
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /10 secs 
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /5 mins 6 secs 
