0,FETCH,,MAR <- PC,000100000001000000001000
1,FETCH,,INC PC,000000000000011000000000
2,FETCH,,MDR WE,000000000000001000000000
3,FETCH,,IR <- MDR,010000000000000001000000
4,FETCH,,NOP,000000000000000000000000
5,ADD B,80,TMP <- B; OP=ADD,011000000010000000000001
6,ADD B,80,ACC <- ALU,001100010000000000000000
7,ADD B,80,NOP,000000000000000000000000
8,ADD C,81,TMP <- C; op=ADD,011100000010000000000001
9,ADD C,81,ACC <- ALU,001100010000000000000000
10,ADD C,81,NOP,000000000000000000000000
11,ANA B,A0,TMP <- B; OP=AND,011010000010000000000001
12,ANA B,A0,ACC <- ALU,001100010000000000000000
13,ANA B,A0,NOP,000000000000000000000000
14,ANA C,A1,TMP <- C; OP=AND,011110000010000000000001
15,ANA C,A1,ACC <- ALU,001100010000000000000000
16,ANA C,A1,NOP,000000000000000000000000
17,ANI byte,E6,MAR <- PC,000100000001000000000000
18,ANI byte,E6,INC PC,000000000000010000000000
19,ANI byte,E6,TMP <- MDR; OP=AND,010010000010000000000001
20,ANI byte,E6,ACC <- ALU,001100010000000000000000
21,ANI byte,E6,NOP,000000000000000000000000
22,DCR A,3D,TMP <- ACC; OP=DEC,010101100010000000000001
23,DCR A,3D,ACC <- ALU,001100010000000000000000
24,DCR A,3D,NOP,000000000000000000000000
25,DCR B,05,TMP <- B; OP=DEC,011001100010000000000001
26,DCR B,05,B <- ALU,001100001000000000000000
27,DCR B,05,NOP,000000000000000000000000
28,DCR C,0D,TMP <- C; OP=DEC,011101100010000000000001
29,DCR C,0D,C <- ALU,001100000100000000000000
30,DCR C,0D,NOP,000000000000000000000000
31,HLT,76,NOP,000000000000000000000000
32,INR A,3C,TMP <- ACC; OP=INC,010101000010000000000001
33,INR A,3C,ACC <- ALU,001100010000000000000000
34,INR A,3C,NOP,000000000000000000000000
35,INR B,04,TMP <- B; OP=INC,011001000010000000000001
36,INR B,04,B <- ALU,001100001000000000000000
37,INR B,04,NOP,000000000000000000000000
38,INR C,0C,TMP <- C; OP=INC,011101000010000000000001
39,INR C,0C,C <- TMP,001100000100000000000000
40,INR C,0C,NOP,000000000000000000000000
41,LDA address,3A,MAR <- PC,000100000001000000000000
42,LDA address,3A,INC PC,000000000000011000000000
43,LDA address,3A,MDR WE,000000000000001000000000
44,LDA address,3A,OperandLow <- MDR,010000000000000000100000
45,LDA address,3A,MAR <- PC,000100000001000000000000
46,LDA address ,3A,INC PC,000000000000011000000000
47,LDA address,3A,MDR WE,000000000000001000000000
48,LDA address,3A,OperandHigh <- MDR,010000000000000000010000
49,LDA address,3A,MAR <- OperandFull,001000000001000000000000
50,LDA Address,3A,MDR WE,000000000000001000000000
51,LDA Address,3A,MDR WE,000000000000001000000000
52,LDA address,3A,ACC <- MDR,010000010000000000000000
53,LDA address,3A,NOP,000000000000000000000000
54,"MOV A,B",78,A <- B,011000010000000000000000
55,"MOV A,B",78,NOP,000000000000000000000000
56,"MOV A,C",79,A <- C,011100010000000000000000
57,"MOV A,C",79,NOP,000000000000000000000000
58,"MOV B,A",47,B <- A,010100001000000000000000
59,"MOV B,A",47,NOP,000000000000000000000000
60,"MOV B,C",41,B <- C,011100001000000000000000
61,"MOV B,C",41,NOP,000000000000000000000000
62,"MOV C,A",4F,C <- A,010100000100000000000000
63,"MOV C,A",4F,NOP,000000000000000000000000
64,"MOV C,B",48,C <- B,011000000100000000000000
65,"MOV C,B",48,NOP,000000000000000000000000
66,"MVI A, byte",3E,MAR <- PC,000100000001000000000000
67,"MVI A, byte",3E,INC PC,000000000000011000000000
68,"MVI A, byte",3E,MDR <- RAM,000000000000000000000000
69,"MVI A, byte",3E,ACC <- MDR,010000010000000000000000
70,"MVI A, byte",3E,NOP,000000000000000000000000
71,"MVI B, byte",06,MAR <- PC,000100000001000000000000
72,"MVI B, byte",06,INC PC,000000000000011000000000
73,"MVI B, byte",06,B <- MDR,010000001000000000000000
74,"MVI B, byte",06,NOP,000000000000000000000000
75,"MVI C, byte",0E,MAR <- PC,000100000001000000000000
76,"MVI C, byte",0E,INC PC,000000000000011000000000
77,"MVI C, byte",0E,C <- MDR,010000000100000000000000
78,"MVI C, byte",0E,NOP,000000000000000000000000
79,NOP,00,NOP,000000000000000000000000
80,ORA B,B0,TMP <- B; OP=OR,011010100010000000000001
81,ORA B,B0,ACC <- ALU,001100010000000000000000
82,ORA B,B0,NOP,000000000000000000000000
83,ORA C,B1,TMP <- C; OP=OR,011110100010000000000001
84,ORA C,B1,ACC <- ALU,001100010000000000000000
85,ORA C,B1,NOP,000000000000000000000000
86,ORI byte,F6,MAR <- PC,000100000001000000000000
87,ORI byte,F6,INC PC,000000000000010000000000
88,ORI byte,F6,TMP <- MDR; OP=OR,010010100010000000000001
89,ORI byte,F6,ACC <- ALU,001100010000000000000000
90,ORI byte,F6,NOP,000000000000000000000000
91,STA address,32,MAR <- PC,000100000001000000000000
92,STA address,32,INC PC,000000000000011000000000
93,STA address,32,MDR WE,000000000000001000000000
94,STA address,32,OperandLow <- MDR,010000000000000000100000
95,STA address,32,MAR <- PC,000100000001000000000000
96,STA address,32,INC PC,000000000000011000000000
97,STA address,32,MDR WE,000000000000001000000000
98,STA address,32,OperandHigh <- MDR,010000000000000000010000
99,STA address,32,MDR <- ACC; RAM WE; MDR WE; MDR DIR,010100000000001110000000
100,STA address,32,MAR <- OperandFull,001000000001000010000000
101,STA address,32,RAM WE,000000000001000010000000
102,STA address,32,NOP,000000000000000000000000
103,SUB B,90,TMP <- B; OP=SUB,011000100010000000000001
104,SUB B,90,ACC <- ALU,001100010000000000000000
105,SUB B ,90,NOP,000000000000000000000000
106,SUB C,91,TMP <- B; OP=SUB,011100100010000000000001
107,SUB C,91,ACC <- ALU,001100010000000000000000
108,SUB C,91,NOP,000000000000000000000000
109,XRA B,A8,TMP <- B; OP=OR,011011000010000000000001
110,XRA B,A8,ACC <- ALU,001100010000000000000000
111,XRA B,A8,NOP,000000000000000000000000
112,XRA C,A9,TMP <- C; OP=OR,011111000010000000000001
113,XRA C,A9,ACC <- ALU,001100010000000000000000
114,XRA C,A9,NOP,000000000000000000000000
115,XRI byte,EE,MAR <- PC,000100000001000000000000
116,XRI byte,EE,INC PC,000000000000010000000000
117,XRI byte,EE,TMP <- MDR; OP=XOR,010011000010000000000001
118,XRI byte,EE,ACC <- ALU,001100010000000000000000
119,XRI byte,EE,NOP,000000000000000000000000
