{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524187807023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524187807023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 10:30:06 2018 " "Processing started: Fri Apr 20 10:30:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524187807023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1524187807023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off dmb1test -c dmb1test --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1524187807023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1524187807179 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187807539 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187807695 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1524187807757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 2 0 0 " "Adding 18 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524187807867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187807867 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1524187808070 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1524187808070 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance SYS_PLL:A1\|SYS_PLL_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1524187808086 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1524187808086 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_CKO1 " "No output dependent on input pin \"IF_SAD_CKO1\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_CKO1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[0\] " "No output dependent on input pin \"IF_SAD_D2\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[1\] " "No output dependent on input pin \"IF_SAD_D2\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[2\] " "No output dependent on input pin \"IF_SAD_D2\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[3\] " "No output dependent on input pin \"IF_SAD_D2\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[4\] " "No output dependent on input pin \"IF_SAD_D2\[4\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[5\] " "No output dependent on input pin \"IF_SAD_D2\[5\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[6\] " "No output dependent on input pin \"IF_SAD_D2\[6\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[7\] " "No output dependent on input pin \"IF_SAD_D2\[7\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[8\] " "No output dependent on input pin \"IF_SAD_D2\[8\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[9\] " "No output dependent on input pin \"IF_SAD_D2\[9\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[10\] " "No output dependent on input pin \"IF_SAD_D2\[10\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[11\] " "No output dependent on input pin \"IF_SAD_D2\[11\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[12\] " "No output dependent on input pin \"IF_SAD_D2\[12\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_D2\[13\] " "No output dependent on input pin \"IF_SAD_D2\[13\]\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_D2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_CKO2 " "No output dependent on input pin \"IF_SAD_CKO2\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_CKO2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IF_SAD_SDOUT2 " "No output dependent on input pin \"IF_SAD_SDOUT2\"" {  } { { "top.v" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_Fujii_verilog_dev/top.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524187808148 "|top|IF_SAD_SDOUT2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1524187808148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3205 " "Implemented 3205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524187808148 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524187808148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2607 " "Implemented 2607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524187808148 ""} { "Info" "ICUT_CUT_TM_RAMS" "542 " "Implemented 542 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524187808148 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1524187808148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1524187808148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 21 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524187808382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 10:30:08 2018 " "Processing ended: Fri Apr 20 10:30:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524187808382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524187808382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524187808382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1524187808382 ""}
