#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 19 12:04:58 2020
# Process ID: 13712
# Current directory: P:/ENEL373/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1088 P:\ENEL373\project_1\project_1.xpr
# Log file: P:/ENEL373/project_1/vivado.log
# Journal file: P:/ENEL373/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/ENEL373/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 786.820 ; gain = 127.969
update_compile_order -fileset sources_1
close [ open P:/ENEL373/project_1/project_1.srcs/sources_1/new/new_top.vhd w ]
add_files P:/ENEL373/project_1/project_1.srcs/sources_1/new/new_top.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 19 12:33:58 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 12:35:03 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 12:40:09 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 12:40:09 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 12:43:25 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 12:43:25 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 12:53:29 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property top new_top [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 12:54:13 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 12:54:13 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property is_enabled false [get_files  P:/ENEL373/project_1/project_1.srcs/sources_1/new/new_top.vhd]
close [ open P:/ENEL373/project_1/project_1.srcs/sources_1/new/button_toggle.vhd w ]
add_files P:/ENEL373/project_1/project_1.srcs/sources_1/new/button_toggle.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 13:07:55 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 13:07:55 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 19 13:16:17 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 19 13:17:28 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar 19 13:24:05 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 13:24:05 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar 19 13:26:05 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 13:26:05 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar 19 13:28:00 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 13:28:00 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 13:29:55 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2027.316 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646046A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Mar 19 14:00:10 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.164 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646046A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 14:31:27 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 14:31:27 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646046A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 14:41:36 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 14:41:36 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 14:45:04 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 14:45:04 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2551.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3213.254 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 3213.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3213.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3331.590 ; gain = 1014.238
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 14:49:05 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 19 14:51:36 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 19 14:52:49 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3368.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3371.887 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3371.887 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3413.484 ; gain = 57.664
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 14:55:35 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open P:/ENEL373/project_1/project_1.srcs/sources_1/new/State_source.vhd w ]
add_files P:/ENEL373/project_1/project_1.srcs/sources_1/new/State_source.vhd
update_compile_order -fileset sources_1
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:11:53 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:11:54 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:13:08 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:13:08 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:15:02 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:15:02 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:15:31 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:15:31 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:21:08 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:21:08 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:24:25 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:24:25 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3577.980 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646046A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:30:12 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:30:12 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:34:38 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:34:38 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:39:41 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:39:41 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:44:47 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:44:47 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:50:25 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:50:25 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:55:18 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:55:18 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3677.074 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646046A
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 15:59:46 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 15:59:46 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Mar 19 16:03:56 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:03:56 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:05:57 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:05:57 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:07:40 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:07:40 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:14:13 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:14:13 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:18:13 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:18:13 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:24:17 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:24:17 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/ENEL373/project_1/project_1.runs/impl_1/ctr_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:27:16 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 19 16:28:41 2020] Launched synth_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 19 16:28:41 2020] Launched impl_1...
Run output will be captured here: P:/ENEL373/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 16:32:24 2020...
