$date
	Sat Dec 27 09:31:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_piso $end
$var wire 1 ! serial_out $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 4 % parallel_in [3:0] $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 4 ' parallel_in [3:0] $end
$var wire 1 & rst $end
$var wire 1 ! serial_out $end
$var parameter 32 ( N $end
$var reg 4 ) shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b100 "
$end
#0
$dumpvars
bx )
b0 '
1&
b0 %
0$
0#
x!
$end
#5000
0!
b0 )
1#
#10000
0#
#15000
1#
#20000
b1010 %
b1010 '
1$
0&
0#
#25000
b1010 )
1#
#30000
0$
0#
#35000
1!
b101 )
1#
#40000
0#
#45000
0!
b10 )
1#
#50000
0#
#55000
1!
b1 )
1#
#60000
0#
#65000
0!
b0 )
1#
#70000
0#
