{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509929360272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509929360272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 08:49:20 2017 " "Processing started: Mon Nov 06 08:49:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509929360272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509929360272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU4bit -c ALU4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU4bit -c ALU4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509929360272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1509929360613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 2 2 " "Found 2 design units, including 2 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360670 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "add.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/add.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 5 5 " "Found 5 design units, including 5 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360675 ""} { "Info" "ISGN_ENTITY_NAME" "2 part3 " "Found entity 2: part3" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360675 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2to1 " "Found entity 3: mux2to1" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360675 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4bit2to1 " "Found entity 4: mux4bit2to1" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360675 ""} { "Info" "ISGN_ENTITY_NAME" "5 twoscompl " "Found entity 5: twoscompl" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "increment.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrement.v 1 1 " "Found 1 design units, including 1 entities, in source file decrement.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrement " "Found entity 1: decrement" {  } { { "decrement.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/decrement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply2.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply2 " "Found entity 1: multiply2" {  } { { "multiply2.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/multiply2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide2.v 1 1 " "Found 1 design units, including 1 entities, in source file divide2.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide2 " "Found entity 1: divide2" {  } { { "divide2.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/divide2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseAND " "Found entity 1: bitwiseAND" {  } { { "bitwiseAND.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/bitwiseAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseor.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseOR " "Found entity 1: bitwiseOR" {  } { { "bitwiseOR.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/bitwiseOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU4bit " "Found entity 1: ALU4bit" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509929360721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509929360721 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub sub.v(29) " "Verilog HDL Implicit Net warning at sub.v(29): created implicit net for \"sub\"" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509929360722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B sub.v(29) " "Verilog HDL Implicit Net warning at sub.v(29): created implicit net for \"B\"" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509929360722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ci ALU4bit.v(11) " "Verilog HDL Implicit Net warning at ALU4bit.v(11): created implicit net for \"ci\"" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509929360722 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR ALU4bit.v(12) " "Verilog HDL Implicit Net warning at ALU4bit.v(12): created implicit net for \"LEDR\"" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509929360722 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sub.v(60) " "Verilog HDL Instantiation warning at sub.v(60): instance has no name" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360722 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sub.v(29) " "Verilog HDL Instantiation warning at sub.v(29): instance has no name" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360722 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sub.v(9) " "Verilog HDL Instantiation warning at sub.v(9): instance has no name" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(11) " "Verilog HDL Instantiation warning at ALU4bit.v(11): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(12) " "Verilog HDL Instantiation warning at ALU4bit.v(12): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(13) " "Verilog HDL Instantiation warning at ALU4bit.v(13): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(14) " "Verilog HDL Instantiation warning at ALU4bit.v(14): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(15) " "Verilog HDL Instantiation warning at ALU4bit.v(15): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(16) " "Verilog HDL Instantiation warning at ALU4bit.v(16): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360723 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(17) " "Verilog HDL Instantiation warning at ALU4bit.v(17): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360724 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU4bit.v(18) " "Verilog HDL Instantiation warning at ALU4bit.v(18): instance has no name" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509929360724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU4bit " "Elaborating entity \"ALU4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509929360802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:comb_3 " "Elaborating entity \"add\" for hierarchy \"add:comb_3\"" {  } { { "ALU4bit.v" "comb_3" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder add:comb_3\|fulladder:FA1 " "Elaborating entity \"fulladder\" for hierarchy \"add:comb_3\|fulladder:FA1\"" {  } { { "add.v" "FA1" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/add.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:comb_4 " "Elaborating entity \"sub\" for hierarchy \"sub:comb_4\"" {  } { { "ALU4bit.v" "comb_4" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360877 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B sub.v(12) " "Verilog HDL Always Construct warning at sub.v(12): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1509929360884 "|ALU4bit|sub:comb_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A sub.v(12) " "Verilog HDL Always Construct warning at sub.v(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1509929360884 "|ALU4bit|sub:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sub.v(13) " "Verilog HDL assignment warning at sub.v(13): truncated value with size 32 to match size of target (5)" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509929360884 "|ALU4bit|sub:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part3 sub:comb_4\|part3:comb_3 " "Elaborating entity \"part3\" for hierarchy \"sub:comb_4\|part3:comb_3\"" {  } { { "sub.v" "comb_3" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit2to1 sub:comb_4\|part3:comb_3\|mux4bit2to1:comb_3 " "Elaborating entity \"mux4bit2to1\" for hierarchy \"sub:comb_4\|part3:comb_3\|mux4bit2to1:comb_3\"" {  } { { "sub.v" "comb_3" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoscompl sub:comb_4\|part3:comb_3\|mux4bit2to1:comb_3\|twoscompl:comb_3 " "Elaborating entity \"twoscompl\" for hierarchy \"sub:comb_4\|part3:comb_3\|mux4bit2to1:comb_3\|twoscompl:comb_3\"" {  } { { "sub.v" "comb_3" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sub.v(76) " "Verilog HDL assignment warning at sub.v(76): truncated value with size 32 to match size of target (4)" {  } { { "sub.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509929360915 "|ALU4bit|sub:comb_4|part3:comb_3|mux4bit2to1:comb_3|twoscompl:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 sub:comb_4\|part3:comb_3\|mux4bit2to1:comb_3\|mux2to1:m0 " "Elaborating entity \"mux2to1\" for hierarchy \"sub:comb_4\|part3:comb_3\|mux4bit2to1:comb_3\|mux2to1:m0\"" {  } { { "sub.v" "m0" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/sub.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment increment:comb_5 " "Elaborating entity \"increment\" for hierarchy \"increment:comb_5\"" {  } { { "ALU4bit.v" "comb_5" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrement decrement:comb_6 " "Elaborating entity \"decrement\" for hierarchy \"decrement:comb_6\"" {  } { { "ALU4bit.v" "comb_6" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929360983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply2 multiply2:comb_7 " "Elaborating entity \"multiply2\" for hierarchy \"multiply2:comb_7\"" {  } { { "ALU4bit.v" "comb_7" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929361010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply2.v(6) " "Verilog HDL assignment warning at multiply2.v(6): truncated value with size 32 to match size of target (8)" {  } { { "multiply2.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/multiply2.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509929361063 "|ALU4bit|multiply2:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide2 divide2:comb_8 " "Elaborating entity \"divide2\" for hierarchy \"divide2:comb_8\"" {  } { { "ALU4bit.v" "comb_8" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929361064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divide2.v(6) " "Verilog HDL assignment warning at divide2.v(6): truncated value with size 32 to match size of target (4)" {  } { { "divide2.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/divide2.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509929361086 "|ALU4bit|divide2:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAND bitwiseAND:comb_9 " "Elaborating entity \"bitwiseAND\" for hierarchy \"bitwiseAND:comb_9\"" {  } { { "ALU4bit.v" "comb_9" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929361088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOR bitwiseOR:comb_10 " "Elaborating entity \"bitwiseOR\" for hierarchy \"bitwiseOR:comb_10\"" {  } { { "ALU4bit.v" "comb_10" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509929361119 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1509929361821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "F\[5\] GND " "Pin \"F\[5\]\" is stuck at GND" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509929361909 "|ALU4bit|F[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[6\] GND " "Pin \"F\[6\]\" is stuck at GND" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509929361909 "|ALU4bit|F[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[7\] GND " "Pin \"F\[7\]\" is stuck at GND" {  } { { "ALU4bit.v" "" { Text "G:/MJIIT sem 3/Digital Signal Design/assigment/ALU4bit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1509929361909 "|ALU4bit|F[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1509929361909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1509929362043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1509929362842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1509929362842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1509929362960 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1509929362960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1509929362960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1509929362960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509929363004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 08:49:23 2017 " "Processing ended: Mon Nov 06 08:49:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509929363004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509929363004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509929363004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509929363004 ""}
