

Implementation tool: Xilinx Vivado v.2018.2
Project:             result
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Thu Aug 23 12:27:29 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           44
LUT:            104
FF:             136
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    1.728
CP achieved post-implementation:    1.722
Timing met
