/*****************************************************************************
 * Copyright (C) 2008-2022 Advanced Micro Devices, Inc. All rights reserved.
 *
*****************************************************************************
*/
/* $NoKeywords:$ */
/**
 * @file
 *
 * AmdNbioIOMMUZPPei Driver
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  AmdNbioIOMMUZPPei
 * @e \$Revision: 312065 $   @e \$Date: 2015-01-30 04:23:05 -0600 (Fri, 30 Jan 2015) $
 *
 */
#include <AMD.h>
#include <Filecode.h>
#include <PiPei.h>
#include <GnbDxio.h>
#include <Library/PeiServicesLib.h>
#include <Library/AmdBaseLib.h>
#include <Library/PcdLib.h>
#include <Library/HobLib.h>
#include <Library/BaseMemoryLib.h>
#include <Library/NbioRegisterAccLib.h>
#include <Library/IdsLib.h>
#include <Library/GnbHeapLib.h>
#include <Library/NbioHandleLib.h>
#include <Library/PcieConfigLib.h>
#include <Library/FabricResourceManagerLib.h>
#include <Library/GnbPciLib.h>
#include <Library/GnbLib.h>
#include <Guid/GnbPcieInfoHob.h>
#include <Guid/GnbNbioBaseZPInfoHob.h>
#include <Ppi/NbioPcieServicesPpi.h>

#define FILECODE   NBIO_IOAPIC_RMB_PEI_AMDNBIOIOAPIC_FILECODE

/*----------------------------------------------------------------------------------------
 *                         E X T E R N   D E F I N I T I O N S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U  R E S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U  N C T I O N S
 *----------------------------------------------------------------------------------------
 */



/*----------------------------------------------------------------------------------------
 *                    P P I   N O T I F Y   D E S C R I P T O R S
 *----------------------------------------------------------------------------------------
 */



/*----------------------------------------------------------------------------------------*/
/**
 * AmdNbio IOAPIC PEI driver entry point
 *
 *
 *
 * @param[in]  FileHandle  Standard configuration header
 * @param[in]  PeiServices Pointer to EFI_PEI_SERVICES pointer
 * @retval     EFI_STATUS
 */

EFI_STATUS
EFIAPI
AmdNbioIOAPICPeiEntry (
  IN       EFI_PEI_FILE_HANDLE  FileHandle,
  IN CONST EFI_PEI_SERVICES     **PeiServices
  )
{

  PEI_AMD_NBIO_PCIE_SERVICES_PPI     *PcieServicesPpi;
  GNB_PCIE_INFORMATION_DATA_HOB      *PciePlatformConfigHob;
  FABRIC_TARGET                      MmioTarget;
  FABRIC_MMIO_ATTRIBUTE              MmioAttr;
  UINT64                             IoapicMmioSize;
  UINT64                             IoapicMmioBase;
  GNB_HANDLE                         *GnbHandle;
  EFI_STATUS                         Status;
  PCIe_PLATFORM_CONFIG               *Pcie;
  UINT32                             Value;


  if (PcdGetBool (PcdCfgIoApicMMIOAddressReservedEnable) == 0x00) {
    IDS_HDT_CONSOLE (MAIN_FLOW, "We don't need reserved IOAPIC MMIO space from GNB PEIM \n");
    return EFI_SUCCESS;
  }

  AGESA_TESTPOINT (TpNbioIoapicPEIEntry, NULL);
  IDS_HDT_CONSOLE (MAIN_FLOW, "%a Entry\n", __FUNCTION__);

  // Need topology structure
  Status = (*PeiServices)->LocatePpi (
                             PeiServices,
                             &gAmdNbioPcieServicesPpiGuid,
                             0,
                             NULL,
                             (VOID **)&PcieServicesPpi
                             );

  if (Status == EFI_SUCCESS) {
    PcieServicesPpi->PcieGetTopology (PcieServicesPpi, &PciePlatformConfigHob);
    Pcie = &(PciePlatformConfigHob->PciePlatformConfigHob);
    GnbHandle = NbioGetHandle (Pcie);
    while (GnbHandle != NULL) {

      MmioTarget.TgtType = TARGET_RB;
      MmioTarget.SocketNum = GnbHandle->SocketId;
      MmioTarget.RbNum = GnbHandle->DieNumber;
      IoapicMmioSize = SIZE_1KB / 4;
      MmioAttr.MmioType = NON_PCI_DEVICE_BELOW_4G;
      FabricAllocateMmio (&IoapicMmioBase, &IoapicMmioSize, ALIGN_64K, MmioTarget, &MmioAttr);
      IDS_HDT_CONSOLE (MAIN_FLOW, "IOAPIC MMIO at address 0x%x for Socket 0x%x Silicon 0x%x\n", IoapicMmioBase, GnbHandle->SocketId, GnbHandle->DieNumber);

      Value = (UINT32)IoapicMmioBase;
      SmnRegisterWrite (GnbHandle->Address.Address.Bus, NBIO_SPACE(GnbHandle, SMN_IOAPIC_BASE_ADDR_LO_ADDRESS), &Value, 0);
      GnbHandle = GnbGetNextHandle (GnbHandle);
    }
  }

  IDS_HDT_CONSOLE (MAIN_FLOW, "%a Exit\n", __FUNCTION__);

  AGESA_TESTPOINT (TpNbioIoapicPEIExit, NULL);
  return EFI_SUCCESS;
}


