# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"action_ram_tb_time_synth.v" \
"../../../../../intelight.srcs/sources_1/new/register_file.v" \
"../../../../../intelight.srcs/sources_1/new/enable_file.v" \
"../../../../../intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v" \
"../../../../../intelight.srcs/sim_1/new/action_ram_tb.v" \

# Do not sort compile order
nosort
