<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>Bert_layer</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>85681622</Best-caseLatency>
            <Average-caseLatency>85681622</Average-caseLatency>
            <Worst-caseLatency>85681622</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.857 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.857 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.857 sec</Worst-caseRealTimeLatency>
            <Interval-min>85681623</Interval-min>
            <Interval-max>85681623</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <l_bias_i5>
                <TripCount>12</TripCount>
                <Latency>7105932</Latency>
                <AbsoluteTimeLatency>71059320</AbsoluteTimeLatency>
                <IterationLatency>592161</IterationLatency>
                <InstanceList/>
            </l_bias_i5>
            <l_bias_i9>
                <TripCount>12</TripCount>
                <Latency>28422540</Latency>
                <AbsoluteTimeLatency>284225400</AbsoluteTimeLatency>
                <IterationLatency>2368545</IterationLatency>
                <InstanceList/>
            </l_bias_i9>
            <l_bias_i11>
                <TripCount>12</TripCount>
                <Latency>28339596</Latency>
                <AbsoluteTimeLatency>283395960</AbsoluteTimeLatency>
                <IterationLatency>2361633</IterationLatency>
                <InstanceList/>
            </l_bias_i11>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>606</BRAM_18K>
            <DSP>142</DSP>
            <FF>36697</FF>
            <LUT>33732</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Bert_layer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v220_address0</name>
            <Object>v220</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v220_ce0</name>
            <Object>v220</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v220_q0</name>
            <Object>v220</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v221_address0</name>
            <Object>v221</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v221_ce0</name>
            <Object>v221</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v221_q0</name>
            <Object>v221</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v222_address0</name>
            <Object>v222</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v222_ce0</name>
            <Object>v222</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v222_q0</name>
            <Object>v222</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v223_address0</name>
            <Object>v223</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v223_ce0</name>
            <Object>v223</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v223_q0</name>
            <Object>v223</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v224_address0</name>
            <Object>v224</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v224_ce0</name>
            <Object>v224</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v224_q0</name>
            <Object>v224</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v225_address0</name>
            <Object>v225</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v225_ce0</name>
            <Object>v225</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v225_q0</name>
            <Object>v225</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v226_address0</name>
            <Object>v226</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v226_ce0</name>
            <Object>v226</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v226_q0</name>
            <Object>v226</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v227_address0</name>
            <Object>v227</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v227_ce0</name>
            <Object>v227</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v227_q0</name>
            <Object>v227</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v228_address0</name>
            <Object>v228</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v228_ce0</name>
            <Object>v228</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v228_q0</name>
            <Object>v228</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v229_address0</name>
            <Object>v229</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v229_ce0</name>
            <Object>v229</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v229_q0</name>
            <Object>v229</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v230_address0</name>
            <Object>v230</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v230_ce0</name>
            <Object>v230</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v230_q0</name>
            <Object>v230</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v231_address0</name>
            <Object>v231</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>22</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v231_ce0</name>
            <Object>v231</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v231_q0</name>
            <Object>v231</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v232_address0</name>
            <Object>v232</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v232_ce0</name>
            <Object>v232</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v232_q0</name>
            <Object>v232</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v233_address0</name>
            <Object>v233</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v233_ce0</name>
            <Object>v233</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v233_q0</name>
            <Object>v233</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v234_address0</name>
            <Object>v234</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v234_ce0</name>
            <Object>v234</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v234_q0</name>
            <Object>v234</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v235_address0</name>
            <Object>v235</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v235_ce0</name>
            <Object>v235</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v235_q0</name>
            <Object>v235</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v236_address0</name>
            <Object>v236</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v236_ce0</name>
            <Object>v236</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v236_q0</name>
            <Object>v236</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v237_address0</name>
            <Object>v237</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v237_ce0</name>
            <Object>v237</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v237_we0</name>
            <Object>v237</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v237_d0</name>
            <Object>v237</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Bert_layer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Linear_layer_qkv_fu_228</InstName>
                    <ModuleName>Linear_layer_qkv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>228</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>add_ln22_1_fu_98_p2 add_ln22_fu_110_p2 add_ln23_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_j_init</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>68</ID>
                            <BindInstances>add_ln29_fu_60_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>73</ID>
                            <BindInstances>add_ln33_2_fu_147_p2 add_ln33_fu_159_p2 add_ln33_1_fu_214_p2 fmul_32ns_32ns_32_4_max_dsp_1_U4 add_ln34_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_j_back</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>83</ID>
                            <BindInstances>add_ln44_fu_83_p2 add_ln47_fu_98_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_layer_qkv_Pipeline_l_j1_fu_91</InstName>
                            <ModuleName>Linear_layer_qkv_Pipeline_l_j1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>91</ID>
                            <BindInstances>add_ln49_fu_96_p2 add_ln52_fu_111_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v7_U add_ln27_fu_114_p2 empty_378_fu_143_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>244</ID>
                    <BindInstances>add_ln209_1_fu_98_p2 add_ln209_fu_110_p2 add_ln210_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Self_attention_fu_250</InstName>
                    <ModuleName>Self_attention</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_separate_i_s_l_j_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>160</ID>
                            <BindInstances>add_ln176_1_fu_185_p2 add_ln176_fu_197_p2 add_ln180_fu_287_p2 add_ln179_fu_229_p2 add_ln177_fu_235_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>add_ln64_1_fu_94_p2 add_ln64_fu_106_p2 add_ln65_fu_134_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_j_init1_fu_179</InstName>
                            <ModuleName>Self_attention_Pipeline_l_j_init1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>add_ln71_fu_60_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_105_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>184</ID>
                            <BindInstances>add_ln105_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189</InstName>
                            <ModuleName>Self_attention_Pipeline_l_S_k_0_k1_l_j2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>189</ID>
                            <BindInstances>add_ln75_2_fu_143_p2 add_ln75_fu_155_p2 add_ln75_1_fu_207_p2 add_ln79_fu_224_p2 add_ln76_fu_183_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_j_back1_fu_197</InstName>
                            <ModuleName>Self_attention_Pipeline_l_j_back1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>add_ln86_fu_83_p2 add_ln89_fu_102_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_j3_fu_204</InstName>
                            <ModuleName>Self_attention_Pipeline_l_j3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>204</ID>
                            <BindInstances>add_ln91_fu_78_p2 add_ln93_fu_88_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210</InstName>
                            <ModuleName>Self_attention_Pipeline_l_update_i3_l_j5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>210</ID>
                            <BindInstances>add_ln120_1_fu_123_p2 add_ln120_fu_135_p2 add_ln121_fu_163_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217</InstName>
                            <ModuleName>Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>217</ID>
                            <BindInstances>add_ln136_1_fu_96_p2 add_ln136_fu_108_p2 add_ln138_fu_167_p2 add_ln137_fu_136_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_j4_fu_222</InstName>
                            <ModuleName>Self_attention_Pipeline_l_j4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>222</ID>
                            <BindInstances>add_ln109_fu_130_p2 add_ln111_fu_140_p2 fexp_32ns_32ns_32_10_full_dsp_1_U47</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_j_init2_fu_232</InstName>
                            <ModuleName>Self_attention_Pipeline_l_j_init2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln143_fu_60_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237</InstName>
                            <ModuleName>Self_attention_Pipeline_l_mh_merge_i_m_l_j_m</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>237</ID>
                            <BindInstances>add_ln193_1_fu_123_p2 add_ln193_fu_135_p2 add_ln196_fu_194_p2 add_ln197_fu_205_p2 add_ln194_fu_163_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245</InstName>
                            <ModuleName>Self_attention_Pipeline_l_S_k_0_k2_l_j6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>245</ID>
                            <BindInstances>add_ln147_2_fu_142_p2 add_ln147_fu_154_p2 add_ln147_1_fu_213_p2 add_ln151_fu_230_p2 add_ln148_fu_182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Self_attention_Pipeline_l_j_back2_fu_253</InstName>
                            <ModuleName>Self_attention_Pipeline_l_j_back2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>253</ID>
                            <BindInstances>add_ln158_fu_83_p2 add_ln161_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v64_U inp_sumRow_U v28_U Q_h_U K_h_U V_h_U v88_U v89_U v90_U add_ln172_fu_274_p2 add_ln69_fu_295_p2 sub_ln89_fu_330_p2 add_ln108_fu_343_p2 sub_ln111_fu_374_p2 add_ln141_fu_387_p2 empty_374_fu_417_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j_init3_fu_258</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j_init3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>258</ID>
                    <BindInstances>add_ln216_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>263</ID>
                    <BindInstances>add_ln251_2_fu_133_p2 add_ln251_fu_145_p2 add_ln252_fu_173_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>271</ID>
                    <BindInstances>add_ln327_1_fu_98_p2 add_ln327_fu_110_p2 add_ln328_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k3_l_j7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>276</ID>
                    <BindInstances>add_ln220_2_fu_147_p2 add_ln220_fu_159_p2 add_ln220_1_fu_214_p2 add_ln221_fu_187_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j_back3_fu_285</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j_back3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>285</ID>
                    <BindInstances>add_ln231_fu_83_p2 add_ln234_fu_98_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j8_fu_292</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <BindInstances>add_ln236_fu_96_p2 add_ln239_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_fu_300</InstName>
                    <ModuleName>Layer_norm</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>300</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_269_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <BindInstances>add_ln269_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129</InstName>
                            <ModuleName>Layer_norm_Pipeline_VITIS_LOOP_273_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>129</ID>
                            <BindInstances>add_ln273_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j10_fu_135</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <BindInstances>add_ln278_fu_178_p2 add_ln280_fu_188_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_Pipeline_l_j11_fu_148</InstName>
                            <ModuleName>Layer_norm_Pipeline_l_j11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>add_ln303_fu_152_p2 add_ln306_fu_162_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln277_fu_200_p2 sub_ln280_fu_240_p2 add_ln302_fu_256_p2 sub_ln306_fu_291_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j_init4_fu_310</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j_init4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>310</ID>
                    <BindInstances>add_ln334_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>315</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_126</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>126</ID>
                            <BindInstances>b_exp_fu_636_p2 b_exp_1_fu_713_p2 mul_12s_80ns_90_5_1_U163 mul_54s_6ns_54_5_1_U155 mul_71ns_4ns_75_5_1_U156 mul_73ns_6ns_79_5_1_U157 mul_83ns_6ns_89_5_1_U158 mul_92ns_6ns_98_5_1_U159 mul_87ns_6ns_93_5_1_U160 mul_82ns_6ns_88_5_1_U161 mul_77ns_6ns_83_5_1_U162 add_ln813_fu_1520_p2 add_ln813_1_fu_1525_p2 add_ln813_4_fu_1490_p2 mul_40ns_40ns_80_2_1_U164 ret_V_fu_1587_p2 mul_77s_54ns_130_5_1_U165 mul_77s_55ns_130_5_1_U166 mac_muladd_16s_15ns_19s_31_4_1_U171 mac_muladd_16s_15ns_19s_31_4_1_U171 ret_V_18_fu_1746_p2 mul_13s_71s_71_5_1_U167 m_diff_V_fu_1787_p2 ret_V_33_fu_1862_p2 mul_43ns_36ns_79_3_1_U168 add_ln813_7_fu_1909_p2 exp_Z2P_m_1_V_fu_1918_p2 mul_49ns_44ns_93_5_1_U169 add_ln813_9_fu_1986_p2 exp_Z1P_m_1_l_V_fu_1995_p2 ret_V_35_fu_2033_p2 mul_50ns_50ns_100_5_1_U170 ret_V_23_fu_2076_p2 add_ln1347_1_fu_2082_p2 add_ln1347_2_fu_2088_p2 r_exp_V_fu_2102_p2 out_exp_V_fu_2201_p2 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U pow_reduce_anonymous_namespace_log0_lut_table_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_tanh_float_s_fu_155</InstName>
                            <ModuleName>generic_tanh_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>155</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                    <ModuleName>exp_generic_double_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>89</ID>
                                    <BindInstances>m_exp_fu_301_p2 e_frac_V_1_fu_323_p2 sub_ln1512_fu_345_p2 mac_muladd_16s_15ns_19s_31_4_1_U206 mac_muladd_16s_15ns_19s_31_4_1_U206 ret_V_fu_511_p2 mul_13s_71s_71_5_1_U202 m_diff_V_fu_559_p2 ret_V_44_fu_635_p2 mul_43ns_36ns_79_3_1_U203 add_ln813_fu_682_p2 exp_Z2P_m_1_V_fu_691_p2 mul_49ns_44ns_93_5_1_U204 add_ln813_12_fu_759_p2 exp_Z1P_m_1_l_V_fu_768_p2 ret_V_46_fu_806_p2 mul_50ns_50ns_100_5_1_U205 ret_V_41_fu_849_p2 add_ln1347_3_fu_855_p2 add_ln1347_4_fu_861_p2 r_exp_V_fu_875_p2 out_exp_V_fu_978_p2 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fsub_32ns_32ns_32_5_full_dsp_1_U209 fadd_32ns_32ns_32_5_full_dsp_1_x_U210 dadd_64ns_64ns_64_7_full_dsp_1_x_U218 fadd_32ns_32ns_32_5_full_dsp_1_x_U211 fdiv_32ns_32ns_32_16_no_dsp_1_x_U214 fsub_32ns_32ns_32_5_full_dsp_1_U212 fdiv_32ns_32ns_32_16_no_dsp_1_x_U214 fadd_32ns_32ns_32_5_full_dsp_1_x_U208 fmul_32ns_32ns_32_4_max_dsp_1_x_U213</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln368_1_fu_236_p2 add_ln368_fu_248_p2 dmul_64ns_64ns_64_7_max_dsp_1_U238 dmul_64ns_64ns_64_7_max_dsp_1_U239 fmul_32ns_32ns_32_4_max_dsp_1_U231 add_ln369_fu_276_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351</InstName>
                    <ModuleName>Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>351</ID>
                    <BindInstances>add_ln391_1_fu_98_p2 add_ln391_fu_110_p2 add_ln392_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k4_l_j12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>356</ID>
                    <BindInstances>add_ln338_2_fu_151_p2 add_ln338_fu_163_p2 add_ln338_1_fu_251_p2 add_ln339_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j_back4_fu_365</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j_back4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>365</ID>
                    <BindInstances>add_ln349_fu_83_p2 add_ln352_fu_98_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j13_fu_372</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>372</ID>
                    <BindInstances>add_ln354_fu_96_p2 add_ln357_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j_init5_fu_380</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j_init5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>380</ID>
                    <BindInstances>add_ln398_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>385</ID>
                    <BindInstances>add_ln251_fu_127_p2 add_ln251_1_fu_139_p2 add_ln252_fu_167_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_S_k_0_k5_l_j15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>392</ID>
                    <BindInstances>add_ln402_2_fu_149_p2 add_ln402_fu_161_p2 add_ln402_1_fu_249_p2 add_ln403_fu_225_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j_back5_fu_401</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j_back5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>401</ID>
                    <BindInstances>add_ln413_fu_83_p2 add_ln416_fu_98_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Bert_layer_Pipeline_l_j16_fu_408</InstName>
                    <ModuleName>Bert_layer_Pipeline_l_j16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>408</ID>
                    <BindInstances>add_ln418_fu_96_p2 add_ln421_fu_111_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Layer_norm_1_fu_416</InstName>
                    <ModuleName>Layer_norm_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>416</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_269_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <BindInstances>add_ln269_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_VITIS_LOOP_273_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>129</ID>
                            <BindInstances>add_ln273_fu_62_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j10_fu_135</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <BindInstances>add_ln278_fu_178_p2 add_ln280_fu_188_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Layer_norm_1_Pipeline_l_j11_fu_148</InstName>
                            <ModuleName>Layer_norm_1_Pipeline_l_j11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>add_ln303_fu_152_p2 add_ln306_fu_162_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mean_U mean2_U var_U add_ln277_fu_200_p2 sub_ln280_fu_240_p2 add_ln302_fu_256_p2 sub_ln306_fu_291_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v205_U v170_U v101_U v238_U v239_U v240_U v241_U v242_U v243_U v244_U v245_U v246_U v247_U v248_U add_ln214_fu_441_p2 empty_386_fu_475_p2 add_ln332_fu_491_p2 empty_388_fu_529_p2 sub_ln352_fu_543_p2 add_ln396_fu_558_p2 empty_390_fu_587_p2 sub_ln416_fu_605_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2</Name>
            <Loops>
                <VITIS_LOOP_22_1_VITIS_LOOP_23_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1_VITIS_LOOP_23_2>
                        <Name>VITIS_LOOP_22_1_VITIS_LOOP_23_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1_VITIS_LOOP_23_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_98_p2" SOURCE="kernel.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_110_p2" SOURCE="kernel.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1_VITIS_LOOP_23_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_174_p2" SOURCE="kernel.cpp:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_j_init</Name>
            <Loops>
                <l_j_init/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_init>
                        <Name>l_j_init</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_init>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_60_p2" SOURCE="kernel.cpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j</Name>
            <Loops>
                <l_S_k_0_k_l_j/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589837</Best-caseLatency>
                    <Average-caseLatency>589837</Average-caseLatency>
                    <Worst-caseLatency>589837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.898 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.898 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.898 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k_l_j>
                        <Name>l_S_k_0_k_l_j</Name>
                        <TripCount>589824</TripCount>
                        <Latency>589835</Latency>
                        <AbsoluteTimeLatency>5.898 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k_l_j>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>527</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>596</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_147_p2" SOURCE="kernel.cpp:33" URAM="0" VARIABLE="add_ln33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_159_p2" SOURCE="kernel.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_214_p2" SOURCE="kernel.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k_0_k_l_j" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="kernel.cpp:38" URAM="0" VARIABLE="v13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k_l_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_187_p2" SOURCE="kernel.cpp:34" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_j_back</Name>
            <Loops>
                <l_j_back/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_back>
                        <Name>l_j_back</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_back>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_83_p2" SOURCE="kernel.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_98_p2" SOURCE="kernel.cpp:47" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv_Pipeline_l_j1</Name>
            <Loops>
                <l_j1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>776</Best-caseLatency>
                    <Average-caseLatency>776</Average-caseLatency>
                    <Worst-caseLatency>776</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>776</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j1>
                        <Name>l_j1</Name>
                        <TripCount>768</TripCount>
                        <Latency>774</Latency>
                        <AbsoluteTimeLatency>7.740 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_96_p2" SOURCE="kernel.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_111_p2" SOURCE="kernel.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_layer_qkv</Name>
            <Loops>
                <l_bias_i/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7115152</Best-caseLatency>
                    <Average-caseLatency>7115152</Average-caseLatency>
                    <Worst-caseLatency>7115152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.152 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.152 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7115152</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i>
                        <Name>l_bias_i</Name>
                        <TripCount>12</TripCount>
                        <Latency>7105932</Latency>
                        <AbsoluteTimeLatency>71.059 ms</AbsoluteTimeLatency>
                        <IterationLatency>592161</IterationLatency>
                        <PipelineDepth>592161</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68</Instance>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73</Instance>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83</Instance>
                            <Instance>grp_Linear_layer_qkv_Pipeline_l_j1_fu_91</Instance>
                        </InstanceList>
                    </l_bias_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1044</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1724</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v7_U" SOURCE="kernel.cpp:28" URAM="0" VARIABLE="v7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_114_p2" SOURCE="kernel.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i" OPTYPE="sub" PRAGMA="" RTLNAME="empty_378_fu_143_p2" SOURCE="kernel.cpp:27" URAM="0" VARIABLE="empty_378"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_separate_i_s_l_j_s</Name>
            <Loops>
                <l_mh_separate_i_s_l_j_s/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_separate_i_s_l_j_s>
                        <Name>l_mh_separate_i_s_l_j_s</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_separate_i_s_l_j_s>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i_s_l_j_s" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_185_p2" SOURCE="kernel.cpp:176" URAM="0" VARIABLE="add_ln176_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i_s_l_j_s" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_197_p2" SOURCE="kernel.cpp:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i_s_l_j_s" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_287_p2" SOURCE="kernel.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i_s_l_j_s" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_229_p2" SOURCE="kernel.cpp:179" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_separate_i_s_l_j_s" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_235_p2" SOURCE="kernel.cpp:177" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2</Name>
            <Loops>
                <VITIS_LOOP_64_1_VITIS_LOOP_65_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1_VITIS_LOOP_65_2>
                        <Name>VITIS_LOOP_64_1_VITIS_LOOP_65_2</Name>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1_VITIS_LOOP_65_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_94_p2" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_106_p2" SOURCE="kernel.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_134_p2" SOURCE="kernel.cpp:65" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_j_init1</Name>
            <Loops>
                <l_j_init1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_init1>
                        <Name>l_j_init1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_init1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_init1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_60_p2" SOURCE="kernel.cpp:71" URAM="0" VARIABLE="add_ln71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_S_k_0_k1_l_j2</Name>
            <Loops>
                <l_S_k_0_k1_l_j2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>781</Best-caseLatency>
                    <Average-caseLatency>781</Average-caseLatency>
                    <Worst-caseLatency>781</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.810 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.810 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>781</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k1_l_j2>
                        <Name>l_S_k_0_k1_l_j2</Name>
                        <TripCount>768</TripCount>
                        <Latency>779</Latency>
                        <AbsoluteTimeLatency>7.790 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k1_l_j2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>349</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k1_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_143_p2" SOURCE="kernel.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k1_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_155_p2" SOURCE="kernel.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k1_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_207_p2" SOURCE="kernel.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k1_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_224_p2" SOURCE="kernel.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k1_l_j2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_183_p2" SOURCE="kernel.cpp:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_j_back1</Name>
            <Loops>
                <l_j_back1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_back1>
                        <Name>l_j_back1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_back1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_83_p2" SOURCE="kernel.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_102_p2" SOURCE="kernel.cpp:89" URAM="0" VARIABLE="add_ln89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_j3</Name>
            <Loops>
                <l_j3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j3>
                        <Name>l_j3</Name>
                        <TripCount>12</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>153</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_78_p2" SOURCE="kernel.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_88_p2" SOURCE="kernel.cpp:93" URAM="0" VARIABLE="add_ln93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_105_1</Name>
            <Loops>
                <VITIS_LOOP_105_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1>
                        <Name>VITIS_LOOP_105_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_62_p2" SOURCE="kernel.cpp:105" URAM="0" VARIABLE="add_ln105"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_j4</Name>
            <Loops>
                <l_j4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>63</Best-caseLatency>
                    <Average-caseLatency>63</Average-caseLatency>
                    <Worst-caseLatency>63</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>63</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j4>
                        <Name>l_j4</Name>
                        <TripCount>12</TripCount>
                        <Latency>61</Latency>
                        <AbsoluteTimeLatency>0.610 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>732</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1218</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_130_p2" SOURCE="kernel.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_140_p2" SOURCE="kernel.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="l_j4" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U47" SOURCE="/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223" URAM="0" VARIABLE="v49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_update_i3_l_j5</Name>
            <Loops>
                <l_update_i3_l_j5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.923</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>164</Best-caseLatency>
                    <Average-caseLatency>164</Average-caseLatency>
                    <Worst-caseLatency>164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>164</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_update_i3_l_j5>
                        <Name>l_update_i3_l_j5</Name>
                        <TripCount>144</TripCount>
                        <Latency>162</Latency>
                        <AbsoluteTimeLatency>1.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_update_i3_l_j5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>231</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i3_l_j5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_123_p2" SOURCE="kernel.cpp:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i3_l_j5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_135_p2" SOURCE="kernel.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_update_i3_l_j5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_163_p2" SOURCE="kernel.cpp:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2</Name>
            <Loops>
                <VITIS_LOOP_136_1_VITIS_LOOP_137_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.940</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_1_VITIS_LOOP_137_2>
                        <Name>VITIS_LOOP_136_1_VITIS_LOOP_137_2</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_1_VITIS_LOOP_137_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_96_p2" SOURCE="kernel.cpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_108_p2" SOURCE="kernel.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_167_p2" SOURCE="kernel.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_137_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_136_p2" SOURCE="kernel.cpp:137" URAM="0" VARIABLE="add_ln137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_j_init2</Name>
            <Loops>
                <l_j_init2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.743</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_init2>
                        <Name>l_j_init2</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_init2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_init2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_60_p2" SOURCE="kernel.cpp:143" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_S_k_0_k2_l_j6</Name>
            <Loops>
                <l_S_k_0_k2_l_j6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>781</Best-caseLatency>
                    <Average-caseLatency>781</Average-caseLatency>
                    <Worst-caseLatency>781</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.810 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.810 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.810 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>781</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k2_l_j6>
                        <Name>l_S_k_0_k2_l_j6</Name>
                        <TripCount>768</TripCount>
                        <Latency>779</Latency>
                        <AbsoluteTimeLatency>7.790 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k2_l_j6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>287</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>207</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k2_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_142_p2" SOURCE="kernel.cpp:147" URAM="0" VARIABLE="add_ln147_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k2_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_154_p2" SOURCE="kernel.cpp:147" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k2_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_213_p2" SOURCE="kernel.cpp:147" URAM="0" VARIABLE="add_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k2_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_230_p2" SOURCE="kernel.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k2_l_j6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_182_p2" SOURCE="kernel.cpp:148" URAM="0" VARIABLE="add_ln148"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_j_back2</Name>
            <Loops>
                <l_j_back2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_back2>
                        <Name>l_j_back2</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_back2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_83_p2" SOURCE="kernel.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_98_p2" SOURCE="kernel.cpp:161" URAM="0" VARIABLE="add_ln161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention_Pipeline_l_mh_merge_i_m_l_j_m</Name>
            <Loops>
                <l_mh_merge_i_m_l_j_m/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.098</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>771</Best-caseLatency>
                    <Average-caseLatency>771</Average-caseLatency>
                    <Worst-caseLatency>771</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mh_merge_i_m_l_j_m>
                        <Name>l_mh_merge_i_m_l_j_m</Name>
                        <TripCount>768</TripCount>
                        <Latency>769</Latency>
                        <AbsoluteTimeLatency>7.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_mh_merge_i_m_l_j_m>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i_m_l_j_m" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_123_p2" SOURCE="kernel.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i_m_l_j_m" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_135_p2" SOURCE="kernel.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i_m_l_j_m" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_194_p2" SOURCE="kernel.cpp:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i_m_l_j_m" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_205_p2" SOURCE="kernel.cpp:197" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mh_merge_i_m_l_j_m" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_163_p2" SOURCE="kernel.cpp:194" URAM="0" VARIABLE="add_ln194"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Self_attention</Name>
            <Loops>
                <l_S_h_0_h>
                    <l_norm_i1/>
                    <l_exp_sum_i2/>
                    <l_gemm_i4/>
                </l_S_h_0_h>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290377</Best-caseLatency>
                    <Average-caseLatency>290377</Average-caseLatency>
                    <Worst-caseLatency>290377</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.904 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.904 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.904 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>290377</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_h_0_h>
                        <Name>l_S_h_0_h</Name>
                        <TripCount>12</TripCount>
                        <Latency>290376</Latency>
                        <AbsoluteTimeLatency>2.904 ms</AbsoluteTimeLatency>
                        <IterationLatency>24198</IterationLatency>
                        <PipelineDepth>24198</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210</Instance>
                            <Instance>grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217</Instance>
                            <Instance>grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237</Instance>
                        </InstanceList>
                        <l_norm_i1>
                            <Name>l_norm_i1</Name>
                            <TripCount>12</TripCount>
                            <Latency>10032</Latency>
                            <AbsoluteTimeLatency>0.100 ms</AbsoluteTimeLatency>
                            <IterationLatency>836</IterationLatency>
                            <PipelineDepth>836</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Self_attention_Pipeline_l_j_init1_fu_179</Instance>
                                <Instance>grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189</Instance>
                                <Instance>grp_Self_attention_Pipeline_l_j_back1_fu_197</Instance>
                                <Instance>grp_Self_attention_Pipeline_l_j3_fu_204</Instance>
                            </InstanceList>
                        </l_norm_i1>
                        <l_exp_sum_i2>
                            <Name>l_exp_sum_i2</Name>
                            <TripCount>12</TripCount>
                            <Latency>804</Latency>
                            <AbsoluteTimeLatency>8.040 us</AbsoluteTimeLatency>
                            <IterationLatency>67</IterationLatency>
                            <PipelineDepth>67</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Self_attention_Pipeline_l_j4_fu_222</Instance>
                            </InstanceList>
                        </l_exp_sum_i2>
                        <l_gemm_i4>
                            <Name>l_gemm_i4</Name>
                            <TripCount>12</TripCount>
                            <Latency>11028</Latency>
                            <AbsoluteTimeLatency>0.110 ms</AbsoluteTimeLatency>
                            <IterationLatency>919</IterationLatency>
                            <PipelineDepth>919</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Self_attention_Pipeline_l_j_init2_fu_232</Instance>
                                <Instance>grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245</Instance>
                                <Instance>grp_Self_attention_Pipeline_l_j_back2_fu_253</Instance>
                            </InstanceList>
                        </l_gemm_i4>
                    </l_S_h_0_h>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>13</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2202</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4015</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v64_U" SOURCE="kernel.cpp:142" URAM="0" VARIABLE="v64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_sumRow_U" SOURCE="kernel.cpp:104" URAM="0" VARIABLE="inp_sumRow"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v28_U" SOURCE="kernel.cpp:70" URAM="0" VARIABLE="v28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Q_h_U" SOURCE="kernel.cpp:173" URAM="0" VARIABLE="Q_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="K_h_U" SOURCE="kernel.cpp:174" URAM="0" VARIABLE="K_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="V_h_U" SOURCE="kernel.cpp:175" URAM="0" VARIABLE="V_h"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v88_U" SOURCE="kernel.cpp:187" URAM="0" VARIABLE="v88"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v89_U" SOURCE="kernel.cpp:189" URAM="0" VARIABLE="v89"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v90_U" SOURCE="kernel.cpp:191" URAM="0" VARIABLE="v90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_h_0_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_274_p2" SOURCE="kernel.cpp:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_295_p2" SOURCE="kernel.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln89_fu_330_p2" SOURCE="kernel.cpp:89" URAM="0" VARIABLE="sub_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_343_p2" SOURCE="kernel.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_exp_sum_i2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_fu_374_p2" SOURCE="kernel.cpp:111" URAM="0" VARIABLE="sub_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_387_p2" SOURCE="kernel.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_gemm_i4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_374_fu_417_p2" SOURCE="kernel.cpp:141" URAM="0" VARIABLE="empty_374"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2</Name>
            <Loops>
                <VITIS_LOOP_209_1_VITIS_LOOP_210_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_209_1_VITIS_LOOP_210_2>
                        <Name>VITIS_LOOP_209_1_VITIS_LOOP_210_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_209_1_VITIS_LOOP_210_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_209_1_VITIS_LOOP_210_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_1_fu_98_p2" SOURCE="kernel.cpp:209" URAM="0" VARIABLE="add_ln209_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_209_1_VITIS_LOOP_210_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_110_p2" SOURCE="kernel.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_209_1_VITIS_LOOP_210_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_174_p2" SOURCE="kernel.cpp:210" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j_init3</Name>
            <Loops>
                <l_j_init3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_init3>
                        <Name>l_j_init3</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_init3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_init3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_60_p2" SOURCE="kernel.cpp:216" URAM="0" VARIABLE="add_ln216"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k3_l_j7</Name>
            <Loops>
                <l_S_k_0_k3_l_j7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589837</Best-caseLatency>
                    <Average-caseLatency>589837</Average-caseLatency>
                    <Worst-caseLatency>589837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.898 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.898 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.898 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589837</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k3_l_j7>
                        <Name>l_S_k_0_k3_l_j7</Name>
                        <TripCount>589824</TripCount>
                        <Latency>589835</Latency>
                        <AbsoluteTimeLatency>5.898 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k3_l_j7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>384</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>275</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_2_fu_147_p2" SOURCE="kernel.cpp:220" URAM="0" VARIABLE="add_ln220_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_159_p2" SOURCE="kernel.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_1_fu_214_p2" SOURCE="kernel.cpp:220" URAM="0" VARIABLE="add_ln220_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k3_l_j7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_187_p2" SOURCE="kernel.cpp:221" URAM="0" VARIABLE="add_ln221"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j_back3</Name>
            <Loops>
                <l_j_back3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_back3>
                        <Name>l_j_back3</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_back3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_83_p2" SOURCE="kernel.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_98_p2" SOURCE="kernel.cpp:234" URAM="0" VARIABLE="add_ln234"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j8</Name>
            <Loops>
                <l_j8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>776</Best-caseLatency>
                    <Average-caseLatency>776</Average-caseLatency>
                    <Worst-caseLatency>776</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>776</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j8>
                        <Name>l_j8</Name>
                        <TripCount>768</TripCount>
                        <Latency>774</Latency>
                        <AbsoluteTimeLatency>7.740 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_96_p2" SOURCE="kernel.cpp:236" URAM="0" VARIABLE="add_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_111_p2" SOURCE="kernel.cpp:239" URAM="0" VARIABLE="add_ln239"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9</Name>
            <Loops>
                <l_S_i_j_0_i6_l_j9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i6_l_j9>
                        <Name>l_S_i_j_0_i6_l_j9</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i6_l_j9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i6_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_2_fu_133_p2" SOURCE="kernel.cpp:251" URAM="0" VARIABLE="add_ln251_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i6_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_145_p2" SOURCE="kernel.cpp:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i6_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_173_p2" SOURCE="kernel.cpp:252" URAM="0" VARIABLE="add_ln252"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_269_1</Name>
            <Loops>
                <VITIS_LOOP_269_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_1>
                        <Name>VITIS_LOOP_269_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_269_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_62_p2" SOURCE="kernel.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_VITIS_LOOP_273_2</Name>
            <Loops>
                <VITIS_LOOP_273_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_273_2>
                        <Name>VITIS_LOOP_273_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_273_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_62_p2" SOURCE="kernel.cpp:273" URAM="0" VARIABLE="add_ln273"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j10</Name>
            <Loops>
                <l_j10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3103</Best-caseLatency>
                    <Average-caseLatency>3103</Average-caseLatency>
                    <Worst-caseLatency>3103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j10>
                        <Name>l_j10</Name>
                        <TripCount>768</TripCount>
                        <Latency>3101</Latency>
                        <AbsoluteTimeLatency>31.010 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>493</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>392</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_178_p2" SOURCE="kernel.cpp:278" URAM="0" VARIABLE="add_ln278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_188_p2" SOURCE="kernel.cpp:280" URAM="0" VARIABLE="add_ln280"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_Pipeline_l_j11</Name>
            <Loops>
                <l_j11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>801</Best-caseLatency>
                    <Average-caseLatency>801</Average-caseLatency>
                    <Worst-caseLatency>801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j11>
                        <Name>l_j11</Name>
                        <TripCount>768</TripCount>
                        <Latency>799</Latency>
                        <AbsoluteTimeLatency>7.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_152_p2" SOURCE="kernel.cpp:303" URAM="0" VARIABLE="add_ln303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_162_p2" SOURCE="kernel.cpp:306" URAM="0" VARIABLE="add_ln306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm</Name>
            <Loops>
                <l_mean_var_i7/>
                <l_norm_i8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47273</Best-caseLatency>
                    <Average-caseLatency>47273</Average-caseLatency>
                    <Worst-caseLatency>47273</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.473 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.473 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.473 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47273</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i7>
                        <Name>l_mean_var_i7</Name>
                        <TripCount>12</TripCount>
                        <Latency>37284</Latency>
                        <AbsoluteTimeLatency>0.373 ms</AbsoluteTimeLatency>
                        <IterationLatency>3107</IterationLatency>
                        <PipelineDepth>3107</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j10_fu_135</Instance>
                        </InstanceList>
                    </l_mean_var_i7>
                    <l_norm_i8>
                        <Name>l_norm_i8</Name>
                        <TripCount>12</TripCount>
                        <Latency>9972</Latency>
                        <AbsoluteTimeLatency>99.720 us</AbsoluteTimeLatency>
                        <IterationLatency>831</IterationLatency>
                        <PipelineDepth>831</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_Pipeline_l_j11_fu_148</Instance>
                        </InstanceList>
                    </l_norm_i8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1450</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1300</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:268" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:272" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:276" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_200_p2" SOURCE="kernel.cpp:277" URAM="0" VARIABLE="add_ln277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln280_fu_240_p2" SOURCE="kernel.cpp:280" URAM="0" VARIABLE="sub_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_256_p2" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln306_fu_291_p2" SOURCE="kernel.cpp:306" URAM="0" VARIABLE="sub_ln306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2</Name>
            <Loops>
                <VITIS_LOOP_327_1_VITIS_LOOP_328_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.917</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36866</Best-caseLatency>
                    <Average-caseLatency>36866</Average-caseLatency>
                    <Worst-caseLatency>36866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36866</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_327_1_VITIS_LOOP_328_2>
                        <Name>VITIS_LOOP_327_1_VITIS_LOOP_328_2</Name>
                        <TripCount>36864</TripCount>
                        <Latency>36864</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_327_1_VITIS_LOOP_328_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_1_VITIS_LOOP_328_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_1_fu_98_p2" SOURCE="kernel.cpp:327" URAM="0" VARIABLE="add_ln327_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_1_VITIS_LOOP_328_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_fu_110_p2" SOURCE="kernel.cpp:327" URAM="0" VARIABLE="add_ln327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_1_VITIS_LOOP_328_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_174_p2" SOURCE="kernel.cpp:328" URAM="0" VARIABLE="add_ln328"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j_init4</Name>
            <Loops>
                <l_j_init4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3074</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_init4>
                        <Name>l_j_init4</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>30.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_init4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_init4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_60_p2" SOURCE="kernel.cpp:334" URAM="0" VARIABLE="add_ln334"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k4_l_j12</Name>
            <Loops>
                <l_S_k_0_k4_l_j12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359309</Best-caseLatency>
                    <Average-caseLatency>2359309</Average-caseLatency>
                    <Worst-caseLatency>2359309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.593 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.593 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.593 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359309</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k4_l_j12>
                        <Name>l_S_k_0_k4_l_j12</Name>
                        <TripCount>2359296</TripCount>
                        <Latency>2359307</Latency>
                        <AbsoluteTimeLatency>23.593 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k4_l_j12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>414</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4_l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_2_fu_151_p2" SOURCE="kernel.cpp:338" URAM="0" VARIABLE="add_ln338_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4_l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_163_p2" SOURCE="kernel.cpp:338" URAM="0" VARIABLE="add_ln338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4_l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_1_fu_251_p2" SOURCE="kernel.cpp:338" URAM="0" VARIABLE="add_ln338_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k4_l_j12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_227_p2" SOURCE="kernel.cpp:339" URAM="0" VARIABLE="add_ln339"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j_back4</Name>
            <Loops>
                <l_j_back4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3074</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_back4>
                        <Name>l_j_back4</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>30.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_back4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_fu_83_p2" SOURCE="kernel.cpp:349" URAM="0" VARIABLE="add_ln349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_98_p2" SOURCE="kernel.cpp:352" URAM="0" VARIABLE="add_ln352"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j13</Name>
            <Loops>
                <l_j13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3080</Best-caseLatency>
                    <Average-caseLatency>3080</Average-caseLatency>
                    <Worst-caseLatency>3080</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3080</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j13>
                        <Name>l_j13</Name>
                        <TripCount>3072</TripCount>
                        <Latency>3078</Latency>
                        <AbsoluteTimeLatency>30.780 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>203</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>117</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_96_p2" SOURCE="kernel.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_fu_111_p2" SOURCE="kernel.cpp:357" URAM="0" VARIABLE="add_ln357"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>86</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>63</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>28</UTIL_DSP>
                    <FF>14035</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>9091</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_636_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="b_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_713_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515" URAM="0" VARIABLE="b_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_5_1_U163" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="Elog2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_5_1_U155" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838" URAM="0" VARIABLE="mul_ln838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_5_1_U156" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_73ns_6ns_79_5_1_U157" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_5_1_U158" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_92ns_6ns_98_5_1_U159" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_87ns_6ns_93_5_1_U160" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_82ns_6ns_88_5_1_U161" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77ns_6ns_83_5_1_U162" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1520_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1525_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1490_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_80_2_1_U164" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1587_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_54ns_130_5_1_U165" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_frac_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77s_55ns_130_5_1_U166" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U171" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U171" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1746_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U167" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_1787_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_1862_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U168" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1909_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_1918_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U169" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1986_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_1995_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_2033_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U170" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_2076_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_2082_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_2_fu_2088_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_2102_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_2201_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.080</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>3668</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3506</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_301_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="m_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_V_1_fu_323_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="e_frac_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_345_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U206" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U206" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_511_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_1_U202" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_559_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_635_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_1_U203" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_682_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_691_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_1_U204" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_759_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_768_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_806_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_5_1_U205" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_849_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_3_fu_855_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_4_fu_861_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_875_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_978_p2" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U" SOURCE="" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>72</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>72</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>73</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>10579</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U209" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U210" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_x_U218" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U211" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U214" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U212" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100" URAM="0" VARIABLE="resultf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_x_U214" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95" URAM="0" VARIABLE="resultf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U208" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U213" SOURCE="/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78" URAM="0" VARIABLE="resultf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14</Name>
            <Loops>
                <l_S_i_j_0_i10_l_j14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.421</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37067</Best-caseLatency>
                    <Average-caseLatency>37067</Average-caseLatency>
                    <Worst-caseLatency>37067</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.371 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.371 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.371 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37067</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i10_l_j14>
                        <Name>l_S_i_j_0_i10_l_j14</Name>
                        <TripCount>36864</TripCount>
                        <Latency>37065</Latency>
                        <AbsoluteTimeLatency>0.371 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>203</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_126</Instance>
                            <Instance>grp_generic_tanh_float_s_fu_155</Instance>
                        </InstanceList>
                    </l_S_i_j_0_i10_l_j14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>35</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>54</UTIL_DSP>
                    <FF>26712</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>18535</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i10_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_1_fu_236_p2" SOURCE="kernel.cpp:368" URAM="0" VARIABLE="add_ln368_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i10_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_248_p2" SOURCE="kernel.cpp:368" URAM="0" VARIABLE="add_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i10_l_j14" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U238" SOURCE="kernel.cpp:374" URAM="0" VARIABLE="mul10_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="l_S_i_j_0_i10_l_j14" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U239" SOURCE="kernel.cpp:376" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_i_j_0_i10_l_j14" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U231" SOURCE="kernel.cpp:379" URAM="0" VARIABLE="v197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i10_l_j14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_276_p2" SOURCE="kernel.cpp:369" URAM="0" VARIABLE="add_ln369"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2</Name>
            <Loops>
                <VITIS_LOOP_391_1_VITIS_LOOP_392_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_391_1_VITIS_LOOP_392_2>
                        <Name>VITIS_LOOP_391_1_VITIS_LOOP_392_2</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_391_1_VITIS_LOOP_392_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_391_1_VITIS_LOOP_392_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_1_fu_98_p2" SOURCE="kernel.cpp:391" URAM="0" VARIABLE="add_ln391_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_391_1_VITIS_LOOP_392_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_110_p2" SOURCE="kernel.cpp:391" URAM="0" VARIABLE="add_ln391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_391_1_VITIS_LOOP_392_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln392_fu_174_p2" SOURCE="kernel.cpp:392" URAM="0" VARIABLE="add_ln392"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j_init5</Name>
            <Loops>
                <l_j_init5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_init5>
                        <Name>l_j_init5</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_init5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_init5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_60_p2" SOURCE="kernel.cpp:398" URAM="0" VARIABLE="add_ln398"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_k_0_k5_l_j15</Name>
            <Loops>
                <l_S_k_0_k5_l_j15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359309</Best-caseLatency>
                    <Average-caseLatency>2359309</Average-caseLatency>
                    <Worst-caseLatency>2359309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.593 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.593 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.593 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359309</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k_0_k5_l_j15>
                        <Name>l_S_k_0_k5_l_j15</Name>
                        <TripCount>2359296</TripCount>
                        <Latency>2359307</Latency>
                        <AbsoluteTimeLatency>23.593 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k_0_k5_l_j15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>412</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>288</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_2_fu_149_p2" SOURCE="kernel.cpp:402" URAM="0" VARIABLE="add_ln402_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_161_p2" SOURCE="kernel.cpp:402" URAM="0" VARIABLE="add_ln402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_1_fu_249_p2" SOURCE="kernel.cpp:402" URAM="0" VARIABLE="add_ln402_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k_0_k5_l_j15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln403_fu_225_p2" SOURCE="kernel.cpp:403" URAM="0" VARIABLE="add_ln403"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j_back5</Name>
            <Loops>
                <l_j_back5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j_back5>
                        <Name>l_j_back5</Name>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j_back5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_83_p2" SOURCE="kernel.cpp:413" URAM="0" VARIABLE="add_ln413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j_back5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_fu_98_p2" SOURCE="kernel.cpp:416" URAM="0" VARIABLE="add_ln416"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_j16</Name>
            <Loops>
                <l_j16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>776</Best-caseLatency>
                    <Average-caseLatency>776</Average-caseLatency>
                    <Worst-caseLatency>776</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>776</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j16>
                        <Name>l_j16</Name>
                        <TripCount>768</TripCount>
                        <Latency>774</Latency>
                        <AbsoluteTimeLatency>7.740 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_96_p2" SOURCE="kernel.cpp:418" URAM="0" VARIABLE="add_ln418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_111_p2" SOURCE="kernel.cpp:421" URAM="0" VARIABLE="add_ln421"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97</Name>
            <Loops>
                <l_S_i_j_0_i6_l_j9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9225</Best-caseLatency>
                    <Average-caseLatency>9225</Average-caseLatency>
                    <Worst-caseLatency>9225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9225</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_i_j_0_i6_l_j9>
                        <Name>l_S_i_j_0_i6_l_j9</Name>
                        <TripCount>9216</TripCount>
                        <Latency>9223</Latency>
                        <AbsoluteTimeLatency>92.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_i_j_0_i6_l_j9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>233</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i6_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_127_p2" SOURCE="kernel.cpp:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i6_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_1_fu_139_p2" SOURCE="kernel.cpp:251" URAM="0" VARIABLE="add_ln251_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_i_j_0_i6_l_j9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_167_p2" SOURCE="kernel.cpp:252" URAM="0" VARIABLE="add_ln252"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_269_1</Name>
            <Loops>
                <VITIS_LOOP_269_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_1>
                        <Name>VITIS_LOOP_269_1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_269_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_62_p2" SOURCE="kernel.cpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_VITIS_LOOP_273_2</Name>
            <Loops>
                <VITIS_LOOP_273_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_273_2>
                        <Name>VITIS_LOOP_273_2</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_273_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_62_p2" SOURCE="kernel.cpp:273" URAM="0" VARIABLE="add_ln273"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j10</Name>
            <Loops>
                <l_j10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3103</Best-caseLatency>
                    <Average-caseLatency>3103</Average-caseLatency>
                    <Worst-caseLatency>3103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j10>
                        <Name>l_j10</Name>
                        <TripCount>768</TripCount>
                        <Latency>3101</Latency>
                        <AbsoluteTimeLatency>31.010 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>493</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>392</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_178_p2" SOURCE="kernel.cpp:278" URAM="0" VARIABLE="add_ln278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_188_p2" SOURCE="kernel.cpp:280" URAM="0" VARIABLE="add_ln280"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1_Pipeline_l_j11</Name>
            <Loops>
                <l_j11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>801</Best-caseLatency>
                    <Average-caseLatency>801</Average-caseLatency>
                    <Worst-caseLatency>801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j11>
                        <Name>l_j11</Name>
                        <TripCount>768</TripCount>
                        <Latency>799</Latency>
                        <AbsoluteTimeLatency>7.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_152_p2" SOURCE="kernel.cpp:303" URAM="0" VARIABLE="add_ln303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln306_fu_162_p2" SOURCE="kernel.cpp:306" URAM="0" VARIABLE="add_ln306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Layer_norm_1</Name>
            <Loops>
                <l_mean_var_i7/>
                <l_norm_i8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>47273</Best-caseLatency>
                    <Average-caseLatency>47273</Average-caseLatency>
                    <Worst-caseLatency>47273</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.473 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.473 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.473 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>47273</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mean_var_i7>
                        <Name>l_mean_var_i7</Name>
                        <TripCount>12</TripCount>
                        <Latency>37284</Latency>
                        <AbsoluteTimeLatency>0.373 ms</AbsoluteTimeLatency>
                        <IterationLatency>3107</IterationLatency>
                        <PipelineDepth>3107</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j10_fu_135</Instance>
                        </InstanceList>
                    </l_mean_var_i7>
                    <l_norm_i8>
                        <Name>l_norm_i8</Name>
                        <TripCount>12</TripCount>
                        <Latency>9972</Latency>
                        <AbsoluteTimeLatency>99.720 us</AbsoluteTimeLatency>
                        <IterationLatency>831</IterationLatency>
                        <PipelineDepth>831</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Layer_norm_1_Pipeline_l_j11_fu_148</Instance>
                        </InstanceList>
                    </l_norm_i8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1450</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1300</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mean_U" SOURCE="kernel.cpp:268" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="mean2_U" SOURCE="kernel.cpp:272" URAM="0" VARIABLE="mean2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_U" SOURCE="kernel.cpp:276" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_200_p2" SOURCE="kernel.cpp:277" URAM="0" VARIABLE="add_ln277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mean_var_i7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln280_fu_240_p2" SOURCE="kernel.cpp:280" URAM="0" VARIABLE="sub_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_256_p2" SOURCE="kernel.cpp:302" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_norm_i8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln306_fu_291_p2" SOURCE="kernel.cpp:306" URAM="0" VARIABLE="sub_ln306"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Bert_layer</Name>
            <Loops>
                <l_bias_i5/>
                <l_bias_i9/>
                <l_bias_i11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85681622</Best-caseLatency>
                    <Average-caseLatency>85681622</Average-caseLatency>
                    <Worst-caseLatency>85681622</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.857 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.857 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.857 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85681623</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_bias_i5>
                        <Name>l_bias_i5</Name>
                        <TripCount>12</TripCount>
                        <Latency>7105932</Latency>
                        <AbsoluteTimeLatency>71.059 ms</AbsoluteTimeLatency>
                        <IterationLatency>592161</IterationLatency>
                        <PipelineDepth>592161</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_j_init3_fu_258</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_j_back3_fu_285</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_j8_fu_292</Instance>
                        </InstanceList>
                    </l_bias_i5>
                    <l_bias_i9>
                        <Name>l_bias_i9</Name>
                        <TripCount>12</TripCount>
                        <Latency>28422540</Latency>
                        <AbsoluteTimeLatency>0.284 sec</AbsoluteTimeLatency>
                        <IterationLatency>2368545</IterationLatency>
                        <PipelineDepth>2368545</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_j_init4_fu_310</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_j_back4_fu_365</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_j13_fu_372</Instance>
                        </InstanceList>
                    </l_bias_i9>
                    <l_bias_i11>
                        <Name>l_bias_i11</Name>
                        <TripCount>12</TripCount>
                        <Latency>28339596</Latency>
                        <AbsoluteTimeLatency>0.283 sec</AbsoluteTimeLatency>
                        <IterationLatency>2361633</IterationLatency>
                        <PipelineDepth>2361633</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Bert_layer_Pipeline_l_j_init5_fu_380</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_j_back5_fu_401</Instance>
                            <Instance>grp_Bert_layer_Pipeline_l_j16_fu_408</Instance>
                        </InstanceList>
                    </l_bias_i11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>606</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>216</UTIL_BRAM>
                    <DSP>142</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>64</UTIL_DSP>
                    <FF>36697</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>34</UTIL_FF>
                    <LUT>33732</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>63</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v205_U" SOURCE="kernel.cpp:397" URAM="0" VARIABLE="v205"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v170_U" SOURCE="kernel.cpp:333" URAM="0" VARIABLE="v170"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v101_U" SOURCE="kernel.cpp:215" URAM="0" VARIABLE="v101"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v238_U" SOURCE="kernel.cpp:448" URAM="0" VARIABLE="v238"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v239_U" SOURCE="kernel.cpp:450" URAM="0" VARIABLE="v239"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v240_U" SOURCE="kernel.cpp:452" URAM="0" VARIABLE="v240"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v241_U" SOURCE="" URAM="0" VARIABLE="v241"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v242_U" SOURCE="kernel.cpp:456" URAM="0" VARIABLE="v242"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v243_U" SOURCE="kernel.cpp:458" URAM="0" VARIABLE="v243"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v244_U" SOURCE="" URAM="0" VARIABLE="v244"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v245_U" SOURCE="kernel.cpp:462" URAM="0" VARIABLE="v245"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v246_U" SOURCE="kernel.cpp:464" URAM="0" VARIABLE="v246"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v247_U" SOURCE="kernel.cpp:466" URAM="0" VARIABLE="v247"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v248_U" SOURCE="kernel.cpp:468" URAM="0" VARIABLE="v248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_441_p2" SOURCE="kernel.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_386_fu_475_p2" SOURCE="kernel.cpp:214" URAM="0" VARIABLE="empty_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_491_p2" SOURCE="kernel.cpp:332" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i9" OPTYPE="sub" PRAGMA="" RTLNAME="empty_388_fu_529_p2" SOURCE="kernel.cpp:332" URAM="0" VARIABLE="empty_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln352_fu_543_p2" SOURCE="kernel.cpp:352" URAM="0" VARIABLE="sub_ln352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_fu_558_p2" SOURCE="kernel.cpp:396" URAM="0" VARIABLE="add_ln396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i11" OPTYPE="sub" PRAGMA="" RTLNAME="empty_390_fu_587_p2" SOURCE="kernel.cpp:396" URAM="0" VARIABLE="empty_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_bias_i11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln416_fu_605_p2" SOURCE="kernel.cpp:416" URAM="0" VARIABLE="sub_ln416"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v220" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v220_address0" name="v220_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v220_ce0" name="v220_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v220_q0" name="v220_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v221" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v221_address0" name="v221_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v221_ce0" name="v221_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v221_q0" name="v221_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v222" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v222_address0" name="v222_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v222_ce0" name="v222_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v222_q0" name="v222_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v223" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v223_address0" name="v223_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v223_ce0" name="v223_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v223_q0" name="v223_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v224" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v224_address0" name="v224_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v224_ce0" name="v224_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v224_q0" name="v224_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v225" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v225_address0" name="v225_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v225_ce0" name="v225_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v225_q0" name="v225_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v226" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v226_address0" name="v226_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v226_ce0" name="v226_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v226_q0" name="v226_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v227" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v227_address0" name="v227_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v227_ce0" name="v227_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v227_q0" name="v227_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v228" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v228_address0" name="v228_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v228_ce0" name="v228_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v228_q0" name="v228_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v229" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v229_address0" name="v229_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v229_ce0" name="v229_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v229_q0" name="v229_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v230" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v230_address0" name="v230_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v230_ce0" name="v230_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v230_q0" name="v230_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v231" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v231_address0" name="v231_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v231_ce0" name="v231_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v231_q0" name="v231_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v232" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v232_address0" name="v232_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v232_ce0" name="v232_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v232_q0" name="v232_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v233" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v233_address0" name="v233_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v233_ce0" name="v233_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v233_q0" name="v233_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v234" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v234_address0" name="v234_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v234_ce0" name="v234_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v234_q0" name="v234_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v235" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v235_address0" name="v235_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v235_ce0" name="v235_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v235_q0" name="v235_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v236" index="16" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v236_address0" name="v236_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v236_ce0" name="v236_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v236_q0" name="v236_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v237" index="17" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v237_address0" name="v237_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v237_ce0" name="v237_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v237_we0" name="v237_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v237_d0" name="v237_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v220_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v220_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v220_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v220"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v220_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v220_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v220_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v220"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v221_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v221_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v221_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v221"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v221_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v221_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v221_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v221"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v222_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v222_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v222_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v222"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v222_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v222_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v222_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v222"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v223_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v223_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v223_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v223"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v223_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v223_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v223_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v223"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v224_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v224_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v224_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v224"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v224_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v224_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v224_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v224"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v225_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v225_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v225_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v225"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v225_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v225_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v225_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v225"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v226_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v226_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v226_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v226"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v226_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v226_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v226_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v226"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v227_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="v227_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v227_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v227"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v227_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v227_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v227_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v227"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v228_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v228_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v228_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v228"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v228_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v228_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v228_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v228"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v229_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v229_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v229_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v229"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v229_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v229_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v229_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v229"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v230_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v230_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v230_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v230"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v230_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v230_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v230_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v230"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v231_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="22">
            <portMaps>
                <portMap portMapName="v231_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v231_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v231"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v231_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v231_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v231_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v231"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v232_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v232_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v232_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v232"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v232_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v232_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v232_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v232"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v233_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v233_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v233_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v233"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v233_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v233_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v233_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v233"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v234_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v234_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v234_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v234"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v234_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v234_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v234_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v234"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v235_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v235_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v235_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v235"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v235_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v235_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v235_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v235"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v236_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="v236_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v236_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v236"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v236_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v236_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v236_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v236"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v237_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="v237_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v237_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v237"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v237_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v237_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v237_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v237"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="v220_address0">14, , </column>
                    <column name="v220_q0">32, , </column>
                    <column name="v221_address0">20, , </column>
                    <column name="v221_q0">32, , </column>
                    <column name="v222_address0">10, , </column>
                    <column name="v222_q0">32, , </column>
                    <column name="v223_address0">20, , </column>
                    <column name="v223_q0">32, , </column>
                    <column name="v224_address0">10, , </column>
                    <column name="v224_q0">32, , </column>
                    <column name="v225_address0">20, , </column>
                    <column name="v225_q0">32, , </column>
                    <column name="v226_address0">10, , </column>
                    <column name="v226_q0">32, , </column>
                    <column name="v227_address0">20, , </column>
                    <column name="v227_q0">32, , </column>
                    <column name="v228_address0">10, , </column>
                    <column name="v228_q0">32, , </column>
                    <column name="v229_address0">22, , </column>
                    <column name="v229_q0">32, , </column>
                    <column name="v230_address0">12, , </column>
                    <column name="v230_q0">32, , </column>
                    <column name="v231_address0">22, , </column>
                    <column name="v231_q0">32, , </column>
                    <column name="v232_address0">10, , </column>
                    <column name="v232_q0">32, , </column>
                    <column name="v233_address0">10, , </column>
                    <column name="v233_q0">32, , </column>
                    <column name="v234_address0">10, , </column>
                    <column name="v234_q0">32, , </column>
                    <column name="v235_address0">10, , </column>
                    <column name="v235_q0">32, , </column>
                    <column name="v236_address0">10, , </column>
                    <column name="v236_q0">32, , </column>
                    <column name="v237_address0">14, , </column>
                    <column name="v237_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v220">in, float*</column>
                    <column name="v221">in, float*</column>
                    <column name="v222">in, float*</column>
                    <column name="v223">in, float*</column>
                    <column name="v224">in, float*</column>
                    <column name="v225">in, float*</column>
                    <column name="v226">in, float*</column>
                    <column name="v227">in, float*</column>
                    <column name="v228">in, float*</column>
                    <column name="v229">in, float*</column>
                    <column name="v230">in, float*</column>
                    <column name="v231">in, float*</column>
                    <column name="v232">in, float*</column>
                    <column name="v233">in, float*</column>
                    <column name="v234">in, float*</column>
                    <column name="v235">in, float*</column>
                    <column name="v236">in, float*</column>
                    <column name="v237">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v220">v220_address0, port, offset, </column>
                    <column name="v220">v220_ce0, port, , </column>
                    <column name="v220">v220_q0, port, , </column>
                    <column name="v221">v221_address0, port, offset, </column>
                    <column name="v221">v221_ce0, port, , </column>
                    <column name="v221">v221_q0, port, , </column>
                    <column name="v222">v222_address0, port, offset, </column>
                    <column name="v222">v222_ce0, port, , </column>
                    <column name="v222">v222_q0, port, , </column>
                    <column name="v223">v223_address0, port, offset, </column>
                    <column name="v223">v223_ce0, port, , </column>
                    <column name="v223">v223_q0, port, , </column>
                    <column name="v224">v224_address0, port, offset, </column>
                    <column name="v224">v224_ce0, port, , </column>
                    <column name="v224">v224_q0, port, , </column>
                    <column name="v225">v225_address0, port, offset, </column>
                    <column name="v225">v225_ce0, port, , </column>
                    <column name="v225">v225_q0, port, , </column>
                    <column name="v226">v226_address0, port, offset, </column>
                    <column name="v226">v226_ce0, port, , </column>
                    <column name="v226">v226_q0, port, , </column>
                    <column name="v227">v227_address0, port, offset, </column>
                    <column name="v227">v227_ce0, port, , </column>
                    <column name="v227">v227_q0, port, , </column>
                    <column name="v228">v228_address0, port, offset, </column>
                    <column name="v228">v228_ce0, port, , </column>
                    <column name="v228">v228_q0, port, , </column>
                    <column name="v229">v229_address0, port, offset, </column>
                    <column name="v229">v229_ce0, port, , </column>
                    <column name="v229">v229_q0, port, , </column>
                    <column name="v230">v230_address0, port, offset, </column>
                    <column name="v230">v230_ce0, port, , </column>
                    <column name="v230">v230_q0, port, , </column>
                    <column name="v231">v231_address0, port, offset, </column>
                    <column name="v231">v231_ce0, port, , </column>
                    <column name="v231">v231_q0, port, , </column>
                    <column name="v232">v232_address0, port, offset, </column>
                    <column name="v232">v232_ce0, port, , </column>
                    <column name="v232">v232_q0, port, , </column>
                    <column name="v233">v233_address0, port, offset, </column>
                    <column name="v233">v233_ce0, port, , </column>
                    <column name="v233">v233_q0, port, , </column>
                    <column name="v234">v234_address0, port, offset, </column>
                    <column name="v234">v234_ce0, port, , </column>
                    <column name="v234">v234_q0, port, , </column>
                    <column name="v235">v235_address0, port, offset, </column>
                    <column name="v235">v235_ce0, port, , </column>
                    <column name="v235">v235_q0, port, , </column>
                    <column name="v236">v236_address0, port, offset, </column>
                    <column name="v236">v236_ce0, port, , </column>
                    <column name="v236">v236_q0, port, , </column>
                    <column name="v237">v237_address0, port, offset, </column>
                    <column name="v237">v237_ce0, port, , </column>
                    <column name="v237">v237_we0, port, , </column>
                    <column name="v237">v237_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="kernel.cpp:30" status="valid" parentFunction="linear_layer_qkv" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:35" status="valid" parentFunction="linear_layer_qkv" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:45" status="valid" parentFunction="linear_layer_qkv" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:50" status="valid" parentFunction="linear_layer_qkv" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:72" status="valid" parentFunction="attention_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:77" status="valid" parentFunction="attention_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:87" status="valid" parentFunction="attention_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:92" status="valid" parentFunction="attention_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:110" status="valid" parentFunction="softmax_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:122" status="valid" parentFunction="softmax_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:144" status="valid" parentFunction="context_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:149" status="valid" parentFunction="context_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:159" status="valid" parentFunction="context_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:178" status="valid" parentFunction="self_attention" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:195" status="valid" parentFunction="self_attention" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:217" status="valid" parentFunction="linear_layer_ds0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:222" status="valid" parentFunction="linear_layer_ds0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:232" status="valid" parentFunction="linear_layer_ds0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:237" status="valid" parentFunction="linear_layer_ds0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:253" status="valid" parentFunction="res_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:279" status="valid" parentFunction="layer_norm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:304" status="valid" parentFunction="layer_norm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:335" status="valid" parentFunction="linear_layer_ds1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:340" status="valid" parentFunction="linear_layer_ds1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:350" status="valid" parentFunction="linear_layer_ds1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:355" status="valid" parentFunction="linear_layer_ds1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:370" status="valid" parentFunction="gelu_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:399" status="valid" parentFunction="linear_layer_ds2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:404" status="valid" parentFunction="linear_layer_ds2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:414" status="valid" parentFunction="linear_layer_ds2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernel.cpp:419" status="valid" parentFunction="linear_layer_ds2" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

