

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Sun Oct 12 10:40:38 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+----------+------------+-------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |            |          |            |             |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |    DSP   |     FF     |     LUT     | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+----------+------------+-------------+-----+
    |+ activation_accelerator                              |     -|  0.00|        -|          -|         -|        -|      -|        no|  394 (136%)|  122 (9%)|  23233 (9%)|  49667 (42%)|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_18  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_17  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_16  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_15  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_13  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_14  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    35 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_12  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_1   |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_11  |     -|  4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|    35 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |     -|  7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_465_4   |     -|  0.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|         -|    41 (~0%)|    150 (~0%)|    -|
    |  o VITIS_LOOP_465_4                                  |     -|  7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_186_1   |     -|  0.44|    98308|  9.831e+05|         -|    98308|      -|        no|           -|         -|   103 (~0%)|    186 (~0%)|    -|
    |  o VITIS_LOOP_186_1                                  |    II|  7.30|    98306|  9.831e+05|         6|        3|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_191_2   |     -|  0.28|    98315|  9.832e+05|         -|    98315|      -|        no|           -|         -|   237 (~0%)|    296 (~0%)|    -|
    |  o VITIS_LOOP_191_2                                  |    II|  7.30|    98313|  9.831e+05|        13|        3|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_197_3   |     -|  0.24|    32784|  3.278e+05|         -|    32784|      -|        no|           -|         -|   270 (~0%)|    203 (~0%)|    -|
    |  o VITIS_LOOP_197_3                                  |     -|  7.30|    32782|  3.278e+05|        16|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_171_1   |     -|  0.28|    98311|  9.831e+05|         -|    98311|      -|        no|           -|         -|   126 (~0%)|    186 (~0%)|    -|
    |  o VITIS_LOOP_171_1                                  |    II|  7.30|    98309|  9.831e+05|         9|        3|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_176_2   |     -|  0.24|    32780|  3.278e+05|         -|    32780|      -|        no|           -|         -|   230 (~0%)|    203 (~0%)|    -|
    |  o VITIS_LOOP_176_2                                  |     -|  7.30|    32778|  3.278e+05|        12|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_160_1   |     -|  0.24|    32794|  3.279e+05|         -|    32794|      -|        no|           -|         -|   418 (~0%)|    268 (~0%)|    -|
    |  o VITIS_LOOP_160_1                                  |     -|  7.30|    32792|  3.279e+05|        26|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_152_1   |     -|  0.24|    32791|  3.279e+05|         -|    32791|      -|        no|           -|         -|   284 (~0%)|    236 (~0%)|    -|
    |  o VITIS_LOOP_152_1                                  |     -|  7.30|    32789|  3.279e+05|        23|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_380_1   |     -|  0.28|    32774|  3.277e+05|         -|    32774|      -|        no|           -|         -|   207 (~0%)|    171 (~0%)|    -|
    |  o VITIS_LOOP_380_1                                  |     -|  7.30|    32772|  3.277e+05|         6|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_382_2   |     -|  3.28|    32770|  3.277e+05|         -|    32770|      -|        no|           -|         -|   118 (~0%)|    186 (~0%)|    -|
    |  o VITIS_LOOP_382_2                                  |     -|  7.30|    32768|  3.277e+05|         3|        1|  32767|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_385_3   |     -|  0.44|    98321|  9.832e+05|         -|    98321|      -|        no|           -|         -|   305 (~0%)|    346 (~0%)|    -|
    |  o VITIS_LOOP_385_3                                  |    II|  7.30|    98319|  9.832e+05|        19|        3|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_389_4   |     -|  0.24|    32780|  3.278e+05|         -|    32780|      -|        no|           -|         -|   230 (~0%)|    138 (~0%)|    -|
    |  o VITIS_LOOP_389_4                                  |     -|  7.30|    32778|  3.278e+05|        12|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + float_safe_softmax                                 |     -|  0.11|     5314|  5.314e+04|         -|     5314|      -|        no|    64 (22%)|  101 (8%)|  15514 (6%)|  28221 (24%)|    -|
    |  + float_safe_softmax_Pipeline_find_max_blocks       |     -|  0.11|     1041|  1.041e+04|         -|     1041|      -|        no|           -|         -|  1943 (~0%)|    9488 (8%)|    -|
    |   o find_max_blocks                                  |     -|  7.30|     1039|  1.039e+04|        17|        1|   1024|       yes|           -|         -|           -|            -|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |    + fmaxf                                           |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |  + fmaxf                                             |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |  + fmaxf                                             |     -|  4.33|        0|      0.000|         -|        1|      -|       yes|           -|         -|           -|    294 (~0%)|    -|
    |  + float_safe_softmax_Pipeline_exp_and_bucket        |     -|  0.44|     3090|  3.090e+04|         -|     3090|      -|        no|           -|  101 (8%)|  11674 (4%)|  14722 (12%)|    -|
    |   o exp_and_bucket                                   |    II|  7.30|     3088|  3.088e+04|        20|        3|   1024|       yes|           -|         -|           -|            -|    -|
    |  + float_safe_softmax_Pipeline_normalize_blocks      |     -|  0.24|     1036|  1.036e+04|         -|     1036|      -|        no|           -|         -|  1650 (~0%)|    104 (~0%)|    -|
    |   o normalize_blocks                                 |     -|  7.30|     1034|  1.034e+04|        12|        1|   1024|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_206_1   |     -|  0.86|    32775|  3.278e+05|         -|    32775|      -|        no|           -|         -|   252 (~0%)|    203 (~0%)|    -|
    |  o VITIS_LOOP_206_1                                  |     -|  7.30|    32773|  3.277e+05|         7|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_424_3   |     -|  0.47|        -|          -|         -|        -|      -|        no|           -|         -|   173 (~0%)|    979 (~0%)|    -|
    |  o VITIS_LOOP_424_3                                  |     -|  7.30|        -|          -|         -|        -|      -|        no|           -|         -|           -|            -|    -|
    |   + bf16add                                          |     -|  0.47|        -|          -|         -|        -|      -|        no|           -|         -|    88 (~0%)|    903 (~0%)|    -|
    |    o VITIS_LOOP_87_1                                 |     -|  7.30|        -|          -|         1|        -|      -|        no|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_411_1   |     -|  0.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|         -|    69 (~0%)|     85 (~0%)|    -|
    |  o VITIS_LOOP_411_1                                  |     -|  7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|           -|         -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_414_2   |     -|  0.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|         -|    69 (~0%)|     85 (~0%)|    -|
    |  o VITIS_LOOP_414_2                                  |     -|  7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|           -|         -|           -|            -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| in0      | in        | unsigned short* |
| in1      | in        | unsigned short* |
| out      | out       | unsigned short* |
| stage    | in        | int             |
| config   | in        | int             |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+-----------------------------------+
| HW Interface | Loop             | Direction | Length | Width | Location                          |
+--------------+------------------+-----------+--------+-------+-----------------------------------+
| m_axi_gmem0  | VITIS_LOOP_411_1 | read      | 32768  | 16    | activation_accelerator.cpp:411:27 |
| m_axi_gmem1  | VITIS_LOOP_414_2 | read      | 32768  | 16    | activation_accelerator.cpp:414:27 |
| m_axi_gmem2  | VITIS_LOOP_465_4 | write     | 32768  | 16    | activation_accelerator.cpp:465:27 |
+--------------+------------------+-----------+--------+-------+-----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop             | Problem                                                                                               | Resolution | Location                          |
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem1  | in1      | VITIS_LOOP_414_2 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:414:27 |
| m_axi_gmem0  | in0      | VITIS_LOOP_411_1 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:411:27 |
| m_axi_gmem2  | out      | VITIS_LOOP_465_4 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:465:27 |
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+
| Name                                                 | DSP | Pragma | Variable          | Op    | Impl    | Latency |
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+
| + activation_accelerator                             | 122 |        |                   |       |         |         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U765                 | 3   |        | mean              | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U765                 | 3   |        | var               | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U764            | 2   |        | x_assign_31       | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U766                 | -   |        | stddev            | fsqrt | fabric  | 7       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U765                 | 3   |        | mean_sq           | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U764            | 2   |        | x_assign_s        | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U766                 | -   |        | rms               | fsqrt | fabric  | 7       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_18 | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_17 | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_16 | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_15 | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_13 | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_14 | 0   |        |                   |       |         |         |
|    add_ln145_fu_76_p2                                | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_12 | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_1  | 0   |        |                   |       |         |         |
|    add_ln145_fu_337_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_11 | 0   |        |                   |       |         |         |
|    add_ln145_fu_76_p2                                | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_465_4  | 0   |        |                   |       |         |         |
|    add_ln465_fu_342_p2                               | -   |        | add_ln465         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_186_1  | 0   |        |                   |       |         |         |
|    add_ln186_fu_348_p2                               | -   |        | add_ln186         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_191_2  | 0   |        |                   |       |         |         |
|    add_ln191_fu_362_p2                               | -   |        | add_ln191         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_197_3  | 0   |        |                   |       |         |         |
|    add_ln197_fu_594_p2                               | -   |        | add_ln197         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_171_1  | 0   |        |                   |       |         |         |
|    add_ln171_fu_322_p2                               | -   |        | add_ln171         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_176_2  | 0   |        |                   |       |         |         |
|    add_ln176_fu_582_p2                               | -   |        | add_ln176         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_160_1  | 0   |        |                   |       |         |         |
|    add_ln160_fu_593_p2                               | -   |        | add_ln160         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_152_1  | 0   |        |                   |       |         |         |
|    add_ln152_fu_589_p2                               | -   |        | add_ln152         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_380_1  | 0   |        |                   |       |         |         |
|    add_ln380_fu_326_p2                               | -   |        | add_ln380         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_382_2  | 0   |        |                   |       |         |         |
|    add_ln382_fu_107_p2                               | -   |        | add_ln382         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_385_3  | 0   |        |                   |       |         |         |
|    add_ln385_fu_422_p2                               | -   |        | add_ln385         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_389_4  | 0   |        |                   |       |         |         |
|    add_ln389_fu_355_p2                               | -   |        | add_ln389         | add   | fabric  | 0       |
|  + float_safe_softmax                                | 101 |        |                   |       |         |         |
|   + float_safe_softmax_Pipeline_find_max_blocks      | 0   |        |                   |       |         |         |
|     add_ln259_fu_1421_p2                             | -   |        | add_ln259         | add   | fabric  | 0       |
|   + float_safe_softmax_Pipeline_exp_and_bucket       | 101 |        |                   |       |         |         |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U451          | 2   |        | x_assign_2        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U473              | 7   |        | ex_2              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U452          | 2   |        | x_assign_3        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U474              | 7   |        | ex_3              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U453          | 2   |        | x_assign_4        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U475              | 7   |        | ex_4              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U454          | 2   |        | x_assign_5        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U476              | 7   |        | ex_5              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U455          | 2   |        | x_assign_6        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U477              | 7   |        | ex_6              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U456          | 2   |        | x_assign_7        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U478              | 7   |        | ex_7              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U457          | 2   |        | x_assign_8        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U479              | 7   |        | ex_8              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U458          | 2   |        | x_assign_9        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U480              | 7   |        | ex_9              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U459          | 2   |        | x_assign_s        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U481              | 7   |        | ex_10             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U460          | 2   |        | x_assign_10       | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U461          | 2   |        | x_assign_11       | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U462          | 2   |        | x_assign_12       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U473              | 7   |        | ex_13             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U463          | 2   |        | x_assign_13       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U474              | 7   |        | ex_14             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U464          | 2   |        | x_assign_14       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U475              | 7   |        | ex_15             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U465          | 2   |        | x_assign_15       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U476              | 7   |        | ex_16             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U466          | 2   |        | x_assign_16       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U477              | 7   |        | ex_17             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U467          | 2   |        | x_assign_17       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U478              | 7   |        | ex_18             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U468          | 2   |        | x_assign_18       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U479              | 7   |        | ex_19             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U469          | 2   |        | x_assign_19       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U480              | 7   |        | ex_20             | fexp  | fulldsp | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U481              | 7   |        | ex_21             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U451          | 2   |        | x_assign_22       | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U452          | 2   |        | x_assign_23       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U473              | 7   |        | ex_24             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U453          | 2   |        | x_assign_24       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U474              | 7   |        | ex_25             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U454          | 2   |        | x_assign_25       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U475              | 7   |        | ex_26             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U455          | 2   |        | x_assign_26       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U476              | 7   |        | ex_27             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U456          | 2   |        | x_assign_27       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U477              | 7   |        | ex_28             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U457          | 2   |        | x_assign_28       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U478              | 7   |        | ex_29             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U458          | 2   |        | x_assign_29       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U479              | 7   |        | ex_30             | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U459          | 2   |        | x_assign_30       | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U480              | 7   |        | ex_31             | fexp  | fulldsp | 7       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U470                | -   |        | add               | fadd  | fabric  | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U460          | 2   |        | add104_1          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U461          | 2   |        | add104_2          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U462          | 2   |        | add104_3          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U463          | 2   |        | add104_4          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U464          | 2   |        | add104_5          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U465          | 2   |        | add104_6          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U466          | 2   |        | add104_7          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U467          | 2   |        | add104_8          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U468          | 2   |        | add104_9          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U469          | 2   |        | add104_s          | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U451          | 2   |        | add104_12         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U452          | 2   |        | add104_13         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U453          | 2   |        | add104_14         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U454          | 2   |        | add104_15         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U455          | 2   |        | add104_16         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U456          | 2   |        | add104_17         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U457          | 2   |        | add104_18         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U458          | 2   |        | add104_19         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U459          | 2   |        | add104_20         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U460          | 2   |        | add104_21         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U461          | 2   |        | add104_22         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U462          | 2   |        | add104_23         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U463          | 2   |        | add104_24         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U464          | 2   |        | add104_25         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U465          | 2   |        | add104_26         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U466          | 2   |        | add104_27         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U467          | 2   |        | add104_28         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U468          | 2   |        | add104_29         | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U469          | 2   |        | add104_30         | fsub  | fulldsp | 3       |
|     add_ln329_fu_1811_p2                             | -   |        | add_ln329         | add   | fabric  | 0       |
|   + float_safe_softmax_Pipeline_normalize_blocks     | 0   |        |                   |       |         |         |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U564                | -   |        | y                 | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U565                | -   |        | y_1               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U566                | -   |        | y_2               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U567                | -   |        | y_3               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U568                | -   |        | y_4               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U569                | -   |        | y_5               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U572                | -   |        | y_8               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U573                | -   |        | y_9               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U574                | -   |        | y_10              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U575                | -   |        | y_11              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U576                | -   |        | y_12              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U577                | -   |        | y_13              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U578                | -   |        | y_14              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U579                | -   |        | y_15              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U580                | -   |        | y_16              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U581                | -   |        | y_17              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U582                | -   |        | y_18              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U583                | -   |        | y_19              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U584                | -   |        | y_20              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U585                | -   |        | y_21              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U586                | -   |        | y_22              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U587                | -   |        | y_23              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U588                | -   |        | y_24              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U589                | -   |        | y_25              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U590                | -   |        | y_26              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U591                | -   |        | y_27              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U592                | -   |        | y_28              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U593                | -   |        | y_29              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U594                | -   |        | y_30              | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U595                | -   |        | y_31              | fdiv  | fabric  | 8       |
|     add_ln360_fu_1178_p2                             | -   |        | add_ln360         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_206_1  | 0   |        |                   |       |         |         |
|    add_ln206_fu_587_p2                               | -   |        | add_ln206         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_424_3  | 0   |        |                   |       |         |         |
|    add_ln424_fu_372_p2                               | -   |        | add_ln424         | add   | fabric  | 0       |
|   + bf16add                                          | 0   |        |                   |       |         |         |
|     sub_ln55_fu_353_p2                               | -   |        | sub_ln55          | sub   | fabric  | 0       |
|     sub_ln58_fu_379_p2                               | -   |        | sub_ln58          | sub   | fabric  | 0       |
|     result_mantissa_fu_457_p2                        | -   |        | result_mantissa   | add   | fabric  | 0       |
|     result_mantissa_1_fu_479_p2                      | -   |        | result_mantissa_1 | sub   | fabric  | 0       |
|     result_mantissa_3_fu_485_p2                      | -   |        | result_mantissa_3 | sub   | fabric  | 0       |
|     max_exp_11_fu_615_p2                             | -   |        | max_exp_11        | add   | fabric  | 0       |
|     max_exp_12_fu_664_p2                             | -   |        | max_exp_12        | add   | fabric  | 0       |
|     result_mantissa_8_fu_704_p2                      | -   |        | result_mantissa_8 | add   | fabric  | 0       |
|     max_exp_14_fu_776_p2                             | -   |        | max_exp_14        | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_411_1  | 0   |        |                   |       |         |         |
|    add_ln411_fu_104_p2                               | -   |        | add_ln411         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_414_2  | 0   |        |                   |       |         |         |
|    add_ln414_fu_104_p2                               | -   |        | add_ln414         | add   | fabric  | 0       |
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| Name                                                                            | BRAM | URAM | Pragma | Variable                                                                    | Storage | Impl | Latency |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| + activation_accelerator                                                        | 394  | 0    |        |                                                                             |         |      |         |
|   x_mask_U                                                                      | 58   | -    |        | x_mask                                                                      | ram_1p  | auto | 1       |
|   exp_x_U                                                                       | 58   | -    |        | exp_x                                                                       | ram_1p  | auto | 1       |
|   x_U                                                                           | 4    | -    |        | x                                                                           | ram_s2p | auto | 1       |
|   x_2_U                                                                         | 4    | -    |        | x_2                                                                         | ram_s2p | auto | 1       |
|   x_4_U                                                                         | 4    | -    |        | x_4                                                                         | ram_s2p | auto | 1       |
|   x_6_U                                                                         | 4    | -    |        | x_6                                                                         | ram_s2p | auto | 1       |
|   x_8_U                                                                         | 4    | -    |        | x_8                                                                         | ram_s2p | auto | 1       |
|   x_10_U                                                                        | 4    | -    |        | x_10                                                                        | ram_s2p | auto | 1       |
|   x_12_U                                                                        | 4    | -    |        | x_12                                                                        | ram_s2p | auto | 1       |
|   x_14_U                                                                        | 4    | -    |        | x_14                                                                        | ram_s2p | auto | 1       |
|   x_16_U                                                                        | 4    | -    |        | x_16                                                                        | ram_s2p | auto | 1       |
|   x_18_U                                                                        | 4    | -    |        | x_18                                                                        | ram_s2p | auto | 1       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U765                                            | 4    | -    |        | x_20                                                                        | ram_s2p | auto | 1       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U765                                            | 4    | -    |        | x_22                                                                        | ram_s2p | auto | 1       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U764                                       | 4    | -    |        | x_24                                                                        | ram_s2p | auto | 1       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U765                                            | 4    | -    |        | x_26                                                                        | ram_s2p | auto | 1       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U764                                       | 4    | -    |        | x_28                                                                        | ram_s2p | auto | 1       |
|   fexp_32ns_32ns_32_8_full_dsp_1_U771                                           | 4    | -    |        | x_30                                                                        | ram_s2p | auto | 1       |
|   y_U                                                                           | 58   | -    |        | y                                                                           | ram_1p  | auto | 1       |
|   buf0_U                                                                        | 30   | -    |        | buf0                                                                        | ram_1p  | auto | 1       |
|   buf1_U                                                                        | 30   | -    |        | buf1                                                                        | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U   | 2    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i   | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                               | 2    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                               | 2    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                               | 2    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                               | 2    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                               | 2    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14                               | ram_t2p | auto | 1       |
|   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                               | 2    | -    |        | p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15                               | ram_t2p | auto | 1       |
|  + float_safe_softmax                                                           | 64   | 0    |        |                                                                             |         |      |         |
|    exp_x_U                                                                      | 2    | -    | yes    | exp_x                                                                       | ram_1p  | bram | 1       |
|    exp_x_1_U                                                                    | 2    | -    | yes    | exp_x_1                                                                     | ram_1p  | bram | 1       |
|    exp_x_2_U                                                                    | 2    | -    | yes    | exp_x_2                                                                     | ram_1p  | bram | 1       |
|    exp_x_3_U                                                                    | 2    | -    | yes    | exp_x_3                                                                     | ram_1p  | bram | 1       |
|    exp_x_4_U                                                                    | 2    | -    | yes    | exp_x_4                                                                     | ram_1p  | bram | 1       |
|    exp_x_5_U                                                                    | 2    | -    | yes    | exp_x_5                                                                     | ram_1p  | bram | 1       |
|    exp_x_6_U                                                                    | 2    | -    | yes    | exp_x_6                                                                     | ram_1p  | bram | 1       |
|    exp_x_7_U                                                                    | 2    | -    | yes    | exp_x_7                                                                     | ram_1p  | bram | 1       |
|    exp_x_8_U                                                                    | 2    | -    | yes    | exp_x_8                                                                     | ram_1p  | bram | 1       |
|    exp_x_9_U                                                                    | 2    | -    | yes    | exp_x_9                                                                     | ram_1p  | bram | 1       |
|    exp_x_10_U                                                                   | 2    | -    | yes    | exp_x_10                                                                    | ram_1p  | bram | 1       |
|    exp_x_11_U                                                                   | 2    | -    | yes    | exp_x_11                                                                    | ram_1p  | bram | 1       |
|    exp_x_12_U                                                                   | 2    | -    | yes    | exp_x_12                                                                    | ram_1p  | bram | 1       |
|    exp_x_13_U                                                                   | 2    | -    | yes    | exp_x_13                                                                    | ram_1p  | bram | 1       |
|    exp_x_14_U                                                                   | 2    | -    | yes    | exp_x_14                                                                    | ram_1p  | bram | 1       |
|    exp_x_15_U                                                                   | 2    | -    | yes    | exp_x_15                                                                    | ram_1p  | bram | 1       |
|    exp_x_16_U                                                                   | 2    | -    | yes    | exp_x_16                                                                    | ram_1p  | bram | 1       |
|    exp_x_17_U                                                                   | 2    | -    | yes    | exp_x_17                                                                    | ram_1p  | bram | 1       |
|    exp_x_18_U                                                                   | 2    | -    | yes    | exp_x_18                                                                    | ram_1p  | bram | 1       |
|    exp_x_19_U                                                                   | 2    | -    | yes    | exp_x_19                                                                    | ram_1p  | bram | 1       |
|    exp_x_20_U                                                                   | 2    | -    | yes    | exp_x_20                                                                    | ram_1p  | bram | 1       |
|    exp_x_21_U                                                                   | 2    | -    | yes    | exp_x_21                                                                    | ram_1p  | bram | 1       |
|    exp_x_22_U                                                                   | 2    | -    | yes    | exp_x_22                                                                    | ram_1p  | bram | 1       |
|    exp_x_23_U                                                                   | 2    | -    | yes    | exp_x_23                                                                    | ram_1p  | bram | 1       |
|    exp_x_24_U                                                                   | 2    | -    | yes    | exp_x_24                                                                    | ram_1p  | bram | 1       |
|    exp_x_25_U                                                                   | 2    | -    | yes    | exp_x_25                                                                    | ram_1p  | bram | 1       |
|    exp_x_26_U                                                                   | 2    | -    | yes    | exp_x_26                                                                    | ram_1p  | bram | 1       |
|    exp_x_27_U                                                                   | 2    | -    | yes    | exp_x_27                                                                    | ram_1p  | bram | 1       |
|    exp_x_28_U                                                                   | 2    | -    | yes    | exp_x_28                                                                    | ram_1p  | bram | 1       |
|    exp_x_29_U                                                                   | 2    | -    | yes    | exp_x_29                                                                    | ram_1p  | bram | 1       |
|    exp_x_30_U                                                                   | 2    | -    | yes    | exp_x_30                                                                    | ram_1p  | bram | 1       |
|    exp_x_31_U                                                                   | 2    | -    | yes    | exp_x_31                                                                    | ram_1p  | bram | 1       |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------+-------------------------------------------------------------------+
| Type            | Options                                              | Location                                                          |
+-----------------+------------------------------------------------------+-------------------------------------------------------------------+
| inline          | off                                                  | activation_accelerator.cpp:235 in float_safe_softmax              |
| bind_storage    | variable=exp_x type=ram_1p impl=bram                 | activation_accelerator.cpp:241 in float_safe_softmax, exp_x       |
| dependence      | variable=exp_x inter false                           | activation_accelerator.cpp:242 in float_safe_softmax, exp_x       |
| array_partition | variable=exp_x cyclic factor=UF dim=1                | activation_accelerator.cpp:243 in float_safe_softmax, exp_x       |
| array_partition | variable=partial_max complete                        | activation_accelerator.cpp:248 in float_safe_softmax, partial_max |
| dependence      | variable=partial_max inter false                     | activation_accelerator.cpp:249 in float_safe_softmax, partial_max |
| unroll          |                                                      | activation_accelerator.cpp:253 in float_safe_softmax              |
| pipeline        | II=1                                                 | activation_accelerator.cpp:260 in float_safe_softmax              |
| array_partition | variable=blk complete                                | activation_accelerator.cpp:262 in float_safe_softmax, blk         |
| unroll          |                                                      | activation_accelerator.cpp:266 in float_safe_softmax              |
| unroll          |                                                      | activation_accelerator.cpp:275 in float_safe_softmax              |
| unroll          |                                                      | activation_accelerator.cpp:289 in float_safe_softmax              |
| array_partition | variable=partial complete                            | activation_accelerator.cpp:321 in float_safe_softmax, partial     |
| unroll          |                                                      | activation_accelerator.cpp:324 in float_safe_softmax              |
| pipeline        | II=1                                                 | activation_accelerator.cpp:330 in float_safe_softmax              |
| array_partition | variable=e complete                                  | activation_accelerator.cpp:332 in float_safe_softmax, e           |
| unroll          |                                                      | activation_accelerator.cpp:336 in float_safe_softmax              |
| unroll          |                                                      | activation_accelerator.cpp:344 in float_safe_softmax              |
| unroll          |                                                      | activation_accelerator.cpp:354 in float_safe_softmax              |
| pipeline        | II=1                                                 | activation_accelerator.cpp:361 in float_safe_softmax              |
| unroll          |                                                      | activation_accelerator.cpp:364 in float_safe_softmax              |
| interface       | m_axi port=in0 offset=slave bundle=gmem0 depth=32768 | activation_accelerator.cpp:398 in activation_accelerator, in0     |
| interface       | m_axi port=in1 offset=slave bundle=gmem1 depth=32768 | activation_accelerator.cpp:399 in activation_accelerator, in1     |
| interface       | m_axi port=out offset=slave bundle=gmem2 depth=32768 | activation_accelerator.cpp:400 in activation_accelerator, out     |
| interface       | s_axilite port=stage                                 | activation_accelerator.cpp:401 in activation_accelerator, stage   |
| interface       | s_axilite port=config                                | activation_accelerator.cpp:402 in activation_accelerator, config  |
| interface       | s_axilite port=return                                | activation_accelerator.cpp:403 in activation_accelerator, return  |
| pipeline        | II=1                                                 | activation_accelerator.cpp:425 in activation_accelerator          |
+-----------------+------------------------------------------------------+-------------------------------------------------------------------+

* Inferred Pragmas
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------+
| Source Pragma                           | Inferred Pragma | Options                                | Location                             |
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------+
| pipeline activation_accelerator.cpp:260 | array_partition | dim=1 type=cyclic factor=16 variable=x | variable x in activation_accelerator |
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------+


