#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9d5ac26870 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x7f9d5ac44ca0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x7f9d5ac7e4e0_0 .var "Clk", 0 0;
v0x7f9d5ac7e570_0 .var "Reset", 0 0;
v0x7f9d5ac7e600_0 .var "Start", 0 0;
v0x7f9d5ac7e690_0 .var "address", 26 0;
v0x7f9d5ac7e720_0 .var/i "counter", 31 0;
v0x7f9d5ac7e7b0_0 .net "cpu_mem_addr", 31 0, L_0x7f9d5ac836e0;  1 drivers
v0x7f9d5ac7e850_0 .net "cpu_mem_data", 255 0, L_0x7f9d5ac83870;  1 drivers
v0x7f9d5ac7e8f0_0 .net "cpu_mem_enable", 0 0, L_0x7f9d5ac83270;  1 drivers
v0x7f9d5ac7e980_0 .net "cpu_mem_write", 0 0, L_0x7f9d5ac83960;  1 drivers
v0x7f9d5ac7ea90_0 .var "flag", 0 0;
v0x7f9d5ac7eb20_0 .var/i "i", 31 0;
v0x7f9d5ac7ebc0_0 .var "index", 3 0;
v0x7f9d5ac7ec70_0 .var/i "j", 31 0;
v0x7f9d5ac7ed20_0 .net "mem_cpu_ack", 0 0, L_0x7f9d5ac8a390;  1 drivers
v0x7f9d5ac7edb0_0 .net "mem_cpu_data", 255 0, v0x7f9d5ac7dd70_0;  1 drivers
v0x7f9d5ac7ee50_0 .var/i "outfile", 31 0;
v0x7f9d5ac7ef00_0 .var/i "outfile2", 31 0;
v0x7f9d5ac7f090_0 .var "tag", 24 0;
S_0x7f9d5ac27a00 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x7f9d5ac26870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7f9d5ac807a0 .functor OR 1, v0x7f9d5ac683c0_0, L_0x7f9d5ac80700, C4<0>, C4<0>;
L_0x7f9d5ac809b0 .functor AND 1, L_0x7f9d5ac7fdb0, L_0x7f9d5ac80810, C4<1>, C4<1>;
v0x7f9d5ac79f60_0 .net "ALUCtrl_out", 2 0, v0x7f9d5ac64090_0;  1 drivers
v0x7f9d5ac7a050_0 .net "ALU_src", 31 0, L_0x7f9d5ac82270;  1 drivers
v0x7f9d5ac7a0e0_0 .net "ALU_zero", 0 0, v0x7f9d5ac63ad0_0;  1 drivers
v0x7f9d5ac7a170_0 .net "Branch_Target", 31 0, L_0x7f9d5ac803c0;  1 drivers
v0x7f9d5ac7a240_0 .net "Ctrl_ALU_op", 1 0, v0x7f9d5ac64f90_0;  1 drivers
v0x7f9d5ac7a350_0 .net "Ctrl_ALU_src", 0 0, v0x7f9d5ac65050_0;  1 drivers
v0x7f9d5ac7a420_0 .net "Ctrl_Branch", 0 0, L_0x7f9d5ac7fdb0;  1 drivers
v0x7f9d5ac7a4f0_0 .net "Ctrl_Mem_read", 0 0, L_0x7f9d5ac7ffe0;  1 drivers
v0x7f9d5ac7a5c0_0 .net "Ctrl_Mem_to_Reg", 0 0, L_0x7f9d5ac80140;  1 drivers
v0x7f9d5ac7a6d0_0 .net "Ctrl_Mem_write", 0 0, L_0x7f9d5ac7fed0;  1 drivers
v0x7f9d5ac7a7a0_0 .net "Ctrl_PCWrite", 0 0, v0x7f9d5ac680f0_0;  1 drivers
v0x7f9d5ac7a870_0 .net "Ctrl_Reg_write", 0 0, L_0x7f9d5ac7fcc0;  1 drivers
v0x7f9d5ac7a940_0 .net "EX_ALU_rst", 31 0, v0x7f9d5ac63ce0_0;  1 drivers
v0x7f9d5ac7aa10_0 .net "EX_Ctrl_ALU_op", 1 0, v0x7f9d5ac68bf0_0;  1 drivers
v0x7f9d5ac7aae0_0 .net "EX_Ctrl_ALU_src", 0 0, v0x7f9d5ac68d30_0;  1 drivers
v0x7f9d5ac7abb0_0 .net "EX_Ctrl_Mem_read", 0 0, v0x7f9d5ac68e90_0;  1 drivers
v0x7f9d5ac7ac40_0 .net "EX_Ctrl_Mem_to_Reg", 0 0, v0x7f9d5ac691d0_0;  1 drivers
v0x7f9d5ac7add0_0 .net "EX_Ctrl_Mem_write", 0 0, v0x7f9d5ac68ff0_0;  1 drivers
v0x7f9d5ac7ae60_0 .net "EX_Ctrl_Reg_write", 0 0, v0x7f9d5ac69a20_0;  1 drivers
v0x7f9d5ac7aef0_0 .net "EX_RDaddr", 4 0, v0x7f9d5ac692f0_0;  1 drivers
v0x7f9d5ac7af80_0 .net "EX_Sign_Extend_out", 31 0, v0x7f9d5ac69d50_0;  1 drivers
v0x7f9d5ac7b050_0 .net "EX_funct", 9 0, v0x7f9d5ac69bf0_0;  1 drivers
v0x7f9d5ac7b0e0_0 .net "EX_read_data_1", 31 0, v0x7f9d5ac69570_0;  1 drivers
v0x7f9d5ac7b1b0_0 .net "EX_read_data_2", 31 0, v0x7f9d5ac69900_0;  1 drivers
v0x7f9d5ac7b280_0 .net "ForwardA", 1 0, v0x7f9d5ac67610_0;  1 drivers
v0x7f9d5ac7b350_0 .net "ForwardB", 1 0, v0x7f9d5ac676c0_0;  1 drivers
v0x7f9d5ac7b420_0 .net "Hazard_Detection_Flush", 0 0, L_0x7f9d5ac809b0;  1 drivers
v0x7f9d5ac7b4f0_0 .net "Hazard_Detection_Stall", 0 0, v0x7f9d5ac683c0_0;  1 drivers
v0x7f9d5ac7b5c0_0 .net "ID_NoOp", 0 0, L_0x7f9d5ac807a0;  1 drivers
v0x7f9d5ac7b650_0 .net "ID_PC_out", 31 0, v0x7f9d5ac6aa70_0;  1 drivers
v0x7f9d5ac7b720_0 .net "ID_RS1addr", 4 0, v0x7f9d5ac69450_0;  1 drivers
v0x7f9d5ac7b7f0_0 .net "ID_RS2addr", 4 0, v0x7f9d5ac697b0_0;  1 drivers
v0x7f9d5ac7b8c0_0 .net "ID_Sign_Extend_out", 31 0, v0x7f9d5ac70430_0;  1 drivers
v0x7f9d5ac7acd0_0 .net "ID_instruction", 31 0, v0x7f9d5ac6a820_0;  1 drivers
v0x7f9d5ac7bb50_0 .net "ID_read_data_1", 31 0, L_0x7f9d5ac811d0;  1 drivers
v0x7f9d5ac7bbe0_0 .net "ID_read_data_2", 31 0, L_0x7f9d5ac81a20;  1 drivers
v0x7f9d5ac7bc70_0 .net "IF_instruction", 31 0, L_0x7f9d5ac7f620;  1 drivers
v0x7f9d5ac7bd00_0 .net "MEM_ALU_rst", 31 0, v0x7f9d5ac66490_0;  1 drivers
v0x7f9d5ac7bd90_0 .net "MEM_Ctrl_Mem_read", 0 0, v0x7f9d5ac665d0_0;  1 drivers
v0x7f9d5ac7be60_0 .net "MEM_Ctrl_Mem_to_Reg", 0 0, v0x7f9d5ac66890_0;  1 drivers
v0x7f9d5ac7bf30_0 .net "MEM_Ctrl_Mem_write", 0 0, v0x7f9d5ac66750_0;  1 drivers
v0x7f9d5ac7c000_0 .net "MEM_Ctrl_Reg_write", 0 0, v0x7f9d5ac66b90_0;  1 drivers
v0x7f9d5ac7c090_0 .net "MEM_Data_Mem_out", 31 0, L_0x7f9d5ac82830;  1 drivers
v0x7f9d5ac7c160_0 .net "MEM_RDaddr", 4 0, v0x7f9d5ac66a40_0;  1 drivers
v0x7f9d5ac7c1f0_0 .net "MEM_dcache_stall", 0 0, L_0x7f9d5ac82740;  1 drivers
v0x7f9d5ac7c280_0 .net "MEM_read_data_2", 31 0, v0x7f9d5ac67040_0;  1 drivers
v0x7f9d5ac7c350_0 .net "MUX_Forwarding1_out", 31 0, v0x7f9d5ac6cd70_0;  1 drivers
v0x7f9d5ac7c3e0_0 .net "MUX_Forwarding2_out", 31 0, v0x7f9d5ac6d420_0;  1 drivers
v0x7f9d5ac7c470_0 .net "MUX_PCSrc_out", 31 0, L_0x7f9d5ac7f220;  1 drivers
v0x7f9d5ac7c540_0 .net "PC_in", 31 0, L_0x7f9d5ac7f120;  1 drivers
v0x7f9d5ac7c610_0 .net "PC_out", 31 0, v0x7f9d5ac6e6a0_0;  1 drivers
v0x7f9d5ac7c720_0 .net "WB_ALU_rst", 31 0, v0x7f9d5ac6b960_0;  1 drivers
v0x7f9d5ac7c7b0_0 .net "WB_Ctrl_Mem_to_Reg", 0 0, v0x7f9d5ac6bad0_0;  1 drivers
v0x7f9d5ac7c880_0 .net "WB_Ctrl_Reg_write", 0 0, v0x7f9d5ac6bf50_0;  1 drivers
v0x7f9d5ac7c910_0 .net "WB_Data_Mem_out", 31 0, v0x7f9d5ac6bd90_0;  1 drivers
v0x7f9d5ac7c9e0_0 .net "WB_RDaddr", 4 0, v0x7f9d5ac6bc70_0;  1 drivers
v0x7f9d5ac7ca70_0 .net "WB_write_data", 31 0, L_0x7f9d5ac8a130;  1 drivers
v0x7f9d5ac7cb80_0 .net *"_ivl_10", 0 0, L_0x7f9d5ac80700;  1 drivers
v0x7f9d5ac7cc10_0 .net *"_ivl_14", 0 0, L_0x7f9d5ac80810;  1 drivers
v0x7f9d5ac7cca0_0 .net *"_ivl_23", 6 0, L_0x7f9d5ac81e40;  1 drivers
v0x7f9d5ac7cd30_0 .net *"_ivl_25", 2 0, L_0x7f9d5ac81ee0;  1 drivers
L_0x1061c2290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac7cdc0_0 .net/2u *"_ivl_8", 31 0, L_0x1061c2290;  1 drivers
v0x7f9d5ac7ce50_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  1 drivers
v0x7f9d5ac7cfe0_0 .net "mem_ack_i", 0 0, L_0x7f9d5ac8a390;  alias, 1 drivers
v0x7f9d5ac7d070_0 .net "mem_addr_o", 31 0, L_0x7f9d5ac836e0;  alias, 1 drivers
v0x7f9d5ac7b950_0 .net "mem_data_i", 255 0, v0x7f9d5ac7dd70_0;  alias, 1 drivers
v0x7f9d5ac7b9e0_0 .net "mem_data_o", 255 0, L_0x7f9d5ac83870;  alias, 1 drivers
v0x7f9d5ac7ba70_0 .net "mem_enable_o", 0 0, L_0x7f9d5ac83270;  alias, 1 drivers
v0x7f9d5ac7d100_0 .net "mem_write_o", 0 0, L_0x7f9d5ac83960;  alias, 1 drivers
v0x7f9d5ac7d190_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  1 drivers
v0x7f9d5ac7d220_0 .net "start_i", 0 0, v0x7f9d5ac7e600_0;  1 drivers
L_0x7f9d5ac80220 .part v0x7f9d5ac6a820_0, 0, 7;
L_0x7f9d5ac80540 .part v0x7f9d5ac6a820_0, 15, 5;
L_0x7f9d5ac80660 .part v0x7f9d5ac6a820_0, 20, 5;
L_0x7f9d5ac80700 .cmp/eq 32, v0x7f9d5ac6a820_0, L_0x1061c2290;
L_0x7f9d5ac80810 .cmp/eq 32, L_0x7f9d5ac811d0, L_0x7f9d5ac81a20;
L_0x7f9d5ac81b00 .part v0x7f9d5ac6a820_0, 15, 5;
L_0x7f9d5ac81c20 .part v0x7f9d5ac6a820_0, 20, 5;
L_0x7f9d5ac81e40 .part v0x7f9d5ac6a820_0, 25, 7;
L_0x7f9d5ac81ee0 .part v0x7f9d5ac6a820_0, 12, 3;
L_0x7f9d5ac81f80 .concat [ 3 7 0 0], L_0x7f9d5ac81ee0, L_0x7f9d5ac81e40;
L_0x7f9d5ac82020 .part v0x7f9d5ac6a820_0, 15, 5;
L_0x7f9d5ac820c0 .part v0x7f9d5ac6a820_0, 20, 5;
L_0x7f9d5ac82160 .part v0x7f9d5ac6a820_0, 7, 5;
S_0x7f9d5ac272a0 .scope module, "ALU" "ALU" 3 230, 4 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7f9d5ac497c0_0 .net "ALUCtrl_i", 2 0, v0x7f9d5ac64090_0;  alias, 1 drivers
v0x7f9d5ac63ad0_0 .var "Zero_o", 0 0;
v0x7f9d5ac63b70_0 .net/s "data1_i", 31 0, v0x7f9d5ac6cd70_0;  alias, 1 drivers
v0x7f9d5ac63c30_0 .net/s "data2_i", 31 0, L_0x7f9d5ac82270;  alias, 1 drivers
v0x7f9d5ac63ce0_0 .var "data_o", 31 0;
E_0x7f9d5ac48820 .event edge, v0x7f9d5ac497c0_0, v0x7f9d5ac63c30_0, v0x7f9d5ac63b70_0;
S_0x7f9d5ac63e50 .scope module, "ALU_Control" "ALU_Control" 3 238, 5 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7f9d5ac64090_0 .var "ALUCtrl_o", 2 0;
v0x7f9d5ac64150_0 .net "ALUOp_i", 1 0, v0x7f9d5ac68bf0_0;  alias, 1 drivers
v0x7f9d5ac641f0_0 .net "funct_i", 9 0, v0x7f9d5ac69bf0_0;  alias, 1 drivers
E_0x7f9d5ac64060 .event edge, v0x7f9d5ac641f0_0, v0x7f9d5ac64150_0;
S_0x7f9d5ac64300 .scope module, "Add_Branch" "Adder" 3 119, 6 2 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f9d5ac64530_0 .net "data1_in", 31 0, v0x7f9d5ac70430_0;  alias, 1 drivers
v0x7f9d5ac645e0_0 .net "data2_in", 31 0, v0x7f9d5ac6aa70_0;  alias, 1 drivers
v0x7f9d5ac64690_0 .net "data_o", 31 0, L_0x7f9d5ac803c0;  alias, 1 drivers
L_0x7f9d5ac803c0 .arith/sum 32, v0x7f9d5ac70430_0, v0x7f9d5ac6aa70_0;
S_0x7f9d5ac647a0 .scope module, "Add_PC" "Adder" 3 75, 6 2 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f9d5ac649b0_0 .net "data1_in", 31 0, v0x7f9d5ac6e6a0_0;  alias, 1 drivers
L_0x1061c2008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac64a70_0 .net "data2_in", 31 0, L_0x1061c2008;  1 drivers
v0x7f9d5ac64b20_0 .net "data_o", 31 0, L_0x7f9d5ac7f120;  alias, 1 drivers
L_0x7f9d5ac7f120 .arith/sum 32, v0x7f9d5ac6e6a0_0, L_0x1061c2008;
S_0x7f9d5ac64c30 .scope module, "Control" "Control" 3 107, 7 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
L_0x7f9d5ac7f6d0 .functor NOT 1, L_0x7f9d5ac807a0, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac7f9a0 .functor OR 1, L_0x7f9d5ac7f780, L_0x7f9d5ac7f860, C4<0>, C4<0>;
L_0x7f9d5ac7fbb0 .functor OR 1, L_0x7f9d5ac7f9a0, L_0x7f9d5ac7fad0, C4<0>, C4<0>;
L_0x7f9d5ac7fcc0 .functor AND 1, L_0x7f9d5ac7f6d0, L_0x7f9d5ac7fbb0, C4<1>, C4<1>;
v0x7f9d5ac64f90_0 .var "ALUOp_o", 1 0;
v0x7f9d5ac65050_0 .var "ALUSrc_o", 0 0;
v0x7f9d5ac650f0_0 .net "Branch_o", 0 0, L_0x7f9d5ac7fdb0;  alias, 1 drivers
v0x7f9d5ac65180_0 .net "MemRead_o", 0 0, L_0x7f9d5ac7ffe0;  alias, 1 drivers
v0x7f9d5ac65220_0 .net "MemWrite_o", 0 0, L_0x7f9d5ac7fed0;  alias, 1 drivers
v0x7f9d5ac65300_0 .net "MemtoReg_o", 0 0, L_0x7f9d5ac80140;  alias, 1 drivers
v0x7f9d5ac653a0_0 .net "NoOp_i", 0 0, L_0x7f9d5ac807a0;  alias, 1 drivers
v0x7f9d5ac65440_0 .net "Op_i", 6 0, L_0x7f9d5ac80220;  1 drivers
v0x7f9d5ac654f0_0 .net "RegWrite_o", 0 0, L_0x7f9d5ac7fcc0;  alias, 1 drivers
v0x7f9d5ac65600_0 .net *"_ivl_0", 0 0, L_0x7f9d5ac7f6d0;  1 drivers
v0x7f9d5ac656a0_0 .net *"_ivl_11", 0 0, L_0x7f9d5ac7f9a0;  1 drivers
L_0x1061c2128 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac65740_0 .net/2u *"_ivl_12", 6 0, L_0x1061c2128;  1 drivers
v0x7f9d5ac657f0_0 .net *"_ivl_14", 0 0, L_0x7f9d5ac7fad0;  1 drivers
v0x7f9d5ac65890_0 .net *"_ivl_17", 0 0, L_0x7f9d5ac7fbb0;  1 drivers
L_0x1061c2098 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac65930_0 .net/2u *"_ivl_2", 6 0, L_0x1061c2098;  1 drivers
L_0x1061c2170 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac659e0_0 .net/2u *"_ivl_20", 6 0, L_0x1061c2170;  1 drivers
L_0x1061c21b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac65a90_0 .net/2u *"_ivl_24", 6 0, L_0x1061c21b8;  1 drivers
L_0x1061c2200 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac65c20_0 .net/2u *"_ivl_28", 6 0, L_0x1061c2200;  1 drivers
L_0x1061c2248 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac65cb0_0 .net/2u *"_ivl_32", 6 0, L_0x1061c2248;  1 drivers
v0x7f9d5ac65d60_0 .net *"_ivl_4", 0 0, L_0x7f9d5ac7f780;  1 drivers
L_0x1061c20e0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac65e00_0 .net/2u *"_ivl_6", 6 0, L_0x1061c20e0;  1 drivers
v0x7f9d5ac65eb0_0 .net *"_ivl_8", 0 0, L_0x7f9d5ac7f860;  1 drivers
E_0x7f9d5ac64f60 .event edge, v0x7f9d5ac65440_0;
L_0x7f9d5ac7f780 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c2098;
L_0x7f9d5ac7f860 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c20e0;
L_0x7f9d5ac7fad0 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c2128;
L_0x7f9d5ac7fdb0 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c2170;
L_0x7f9d5ac7fed0 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c21b8;
L_0x7f9d5ac7ffe0 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c2200;
L_0x7f9d5ac80140 .cmp/eq 7, L_0x7f9d5ac80220, L_0x1061c2248;
S_0x7f9d5ac66030 .scope module, "EX_MEM" "EX_MEM" 3 244, 8 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /OUTPUT 1 "MemWrite_o";
    .port_info 11 /INPUT 32 "ALU_rst_i";
    .port_info 12 /INPUT 32 "writeData_i";
    .port_info 13 /OUTPUT 32 "ALU_rst_o";
    .port_info 14 /OUTPUT 32 "writeData_o";
    .port_info 15 /INPUT 5 "RDaddr_i";
    .port_info 16 /OUTPUT 5 "RDaddr_o";
    .port_info 17 /INPUT 1 "mem_stall_i";
v0x7f9d5ac663e0_0 .net "ALU_rst_i", 31 0, v0x7f9d5ac63ce0_0;  alias, 1 drivers
v0x7f9d5ac66490_0 .var "ALU_rst_o", 31 0;
v0x7f9d5ac66520_0 .net "MemRead_i", 0 0, v0x7f9d5ac68e90_0;  alias, 1 drivers
v0x7f9d5ac665d0_0 .var "MemRead_o", 0 0;
v0x7f9d5ac66670_0 .net "MemWrite_i", 0 0, v0x7f9d5ac68ff0_0;  alias, 1 drivers
v0x7f9d5ac66750_0 .var "MemWrite_o", 0 0;
v0x7f9d5ac667f0_0 .net "MemtoReg_i", 0 0, v0x7f9d5ac691d0_0;  alias, 1 drivers
v0x7f9d5ac66890_0 .var "MemtoReg_o", 0 0;
v0x7f9d5ac66930_0 .net "RDaddr_i", 4 0, v0x7f9d5ac692f0_0;  alias, 1 drivers
v0x7f9d5ac66a40_0 .var "RDaddr_o", 4 0;
v0x7f9d5ac66af0_0 .net "RegWrite_i", 0 0, v0x7f9d5ac69a20_0;  alias, 1 drivers
v0x7f9d5ac66b90_0 .var "RegWrite_o", 0 0;
v0x7f9d5ac66c30_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac66cd0_0 .net "mem_stall_i", 0 0, L_0x7f9d5ac82740;  alias, 1 drivers
v0x7f9d5ac66d70_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac66e10_0 .net "start_i", 0 0, v0x7f9d5ac7e600_0;  alias, 1 drivers
v0x7f9d5ac66eb0_0 .net "writeData_i", 31 0, v0x7f9d5ac6d420_0;  alias, 1 drivers
v0x7f9d5ac67040_0 .var "writeData_o", 31 0;
E_0x7f9d5ac65580 .event posedge, v0x7f9d5ac66c30_0;
S_0x7f9d5ac67280 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 200, 9 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_MEM_RegisterRd_i";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite_i";
    .port_info 2 /INPUT 5 "MEM_WB_RegisterRd_i";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite_i";
    .port_info 4 /INPUT 5 "ID_EX_RS1_i";
    .port_info 5 /INPUT 5 "ID_EX_RS2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7f9d5ac661a0_0 .net "EX_MEM_RegWrite_i", 0 0, v0x7f9d5ac66b90_0;  alias, 1 drivers
v0x7f9d5ac67560_0 .net "EX_MEM_RegisterRd_i", 4 0, v0x7f9d5ac66a40_0;  alias, 1 drivers
v0x7f9d5ac67610_0 .var "ForwardA_o", 1 0;
v0x7f9d5ac676c0_0 .var "ForwardB_o", 1 0;
v0x7f9d5ac67770_0 .net "ID_EX_RS1_i", 4 0, v0x7f9d5ac69450_0;  alias, 1 drivers
v0x7f9d5ac67860_0 .net "ID_EX_RS2_i", 4 0, v0x7f9d5ac697b0_0;  alias, 1 drivers
v0x7f9d5ac67910_0 .net "MEM_WB_RegWrite_i", 0 0, v0x7f9d5ac6bf50_0;  alias, 1 drivers
v0x7f9d5ac679b0_0 .net "MEM_WB_RegisterRd_i", 4 0, v0x7f9d5ac6bc70_0;  alias, 1 drivers
E_0x7f9d5ac66a10/0 .event edge, v0x7f9d5ac67860_0, v0x7f9d5ac67770_0, v0x7f9d5ac67910_0, v0x7f9d5ac679b0_0;
E_0x7f9d5ac66a10/1 .event edge, v0x7f9d5ac66b90_0, v0x7f9d5ac66a40_0;
E_0x7f9d5ac66a10 .event/or E_0x7f9d5ac66a10/0, E_0x7f9d5ac66a10/1;
S_0x7f9d5ac67b20 .scope module, "Hazard_Detection" "Hazard_Detection_Unit" 3 125, 10 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 1 /INPUT 5 "ID_EX_RegisterRd_i";
    .port_info 2 /INPUT 5 "IF_ID_RS1_i";
    .port_info 3 /INPUT 5 "IF_ID_RS2_i";
    .port_info 4 /INPUT 32 "Registers_RS1data_i";
    .port_info 5 /INPUT 32 "Registers_RS2data_i";
    .port_info 6 /INPUT 1 "branch_i";
    .port_info 7 /OUTPUT 1 "PCWrite_o";
    .port_info 8 /OUTPUT 1 "stall_o";
v0x7f9d5ac67e70_0 .net "ID_EX_MemRead_i", 0 0, v0x7f9d5ac68e90_0;  alias, 1 drivers
v0x7f9d5ac67f20_0 .net "ID_EX_RegisterRd_i", 4 0, v0x7f9d5ac692f0_0;  alias, 1 drivers
v0x7f9d5ac67fb0_0 .net "IF_ID_RS1_i", 4 0, L_0x7f9d5ac80540;  1 drivers
v0x7f9d5ac68040_0 .net "IF_ID_RS2_i", 4 0, L_0x7f9d5ac80660;  1 drivers
v0x7f9d5ac680f0_0 .var "PCWrite_o", 0 0;
v0x7f9d5ac681d0_0 .net "Registers_RS1data_i", 31 0, L_0x7f9d5ac811d0;  alias, 1 drivers
v0x7f9d5ac68280_0 .net "Registers_RS2data_i", 31 0, L_0x7f9d5ac81a20;  alias, 1 drivers
v0x7f9d5ac68330_0 .net "branch_i", 0 0, L_0x7f9d5ac7fdb0;  alias, 1 drivers
v0x7f9d5ac683c0_0 .var "stall_o", 0 0;
E_0x7f9d5ac67e10/0 .event edge, v0x7f9d5ac68280_0, v0x7f9d5ac681d0_0, v0x7f9d5ac68040_0, v0x7f9d5ac67fb0_0;
E_0x7f9d5ac67e10/1 .event edge, v0x7f9d5ac66930_0, v0x7f9d5ac66520_0;
E_0x7f9d5ac67e10 .event/or E_0x7f9d5ac67e10/0, E_0x7f9d5ac67e10/1;
S_0x7f9d5ac685b0 .scope module, "ID_EX" "ID_EX" 3 156, 11 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 2 "ALUOp_i";
    .port_info 4 /INPUT 1 "ALUSrc_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 1 "MemRead_i";
    .port_info 8 /INPUT 1 "MemtoReg_i";
    .port_info 9 /OUTPUT 2 "ALUOp_o";
    .port_info 10 /OUTPUT 1 "ALUSrc_o";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 1 "MemRead_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /INPUT 32 "RS1data_i";
    .port_info 16 /INPUT 32 "RS2data_i";
    .port_info 17 /INPUT 32 "imm_i";
    .port_info 18 /INPUT 10 "funct_i";
    .port_info 19 /OUTPUT 32 "RS1data_o";
    .port_info 20 /OUTPUT 32 "RS2data_o";
    .port_info 21 /OUTPUT 32 "imm_o";
    .port_info 22 /OUTPUT 10 "funct_o";
    .port_info 23 /INPUT 5 "RS1addr_i";
    .port_info 24 /INPUT 5 "RS2addr_i";
    .port_info 25 /OUTPUT 5 "RS1addr_o";
    .port_info 26 /OUTPUT 5 "RS2addr_o";
    .port_info 27 /INPUT 5 "RDaddr_i";
    .port_info 28 /OUTPUT 5 "RDaddr_o";
    .port_info 29 /INPUT 1 "mem_stall_i";
v0x7f9d5ac68b60_0 .net "ALUOp_i", 1 0, v0x7f9d5ac64f90_0;  alias, 1 drivers
v0x7f9d5ac68bf0_0 .var "ALUOp_o", 1 0;
v0x7f9d5ac68c80_0 .net "ALUSrc_i", 0 0, v0x7f9d5ac65050_0;  alias, 1 drivers
v0x7f9d5ac68d30_0 .var "ALUSrc_o", 0 0;
v0x7f9d5ac68dc0_0 .net "MemRead_i", 0 0, L_0x7f9d5ac7ffe0;  alias, 1 drivers
v0x7f9d5ac68e90_0 .var "MemRead_o", 0 0;
v0x7f9d5ac68f60_0 .net "MemWrite_i", 0 0, L_0x7f9d5ac7fed0;  alias, 1 drivers
v0x7f9d5ac68ff0_0 .var "MemWrite_o", 0 0;
v0x7f9d5ac690a0_0 .net "MemtoReg_i", 0 0, L_0x7f9d5ac80140;  alias, 1 drivers
v0x7f9d5ac691d0_0 .var "MemtoReg_o", 0 0;
v0x7f9d5ac69260_0 .net "RDaddr_i", 4 0, L_0x7f9d5ac82160;  1 drivers
v0x7f9d5ac692f0_0 .var "RDaddr_o", 4 0;
v0x7f9d5ac693c0_0 .net "RS1addr_i", 4 0, L_0x7f9d5ac82020;  1 drivers
v0x7f9d5ac69450_0 .var "RS1addr_o", 4 0;
v0x7f9d5ac694e0_0 .net "RS1data_i", 31 0, L_0x7f9d5ac811d0;  alias, 1 drivers
v0x7f9d5ac69570_0 .var "RS1data_o", 31 0;
v0x7f9d5ac69600_0 .net "RS2addr_i", 4 0, L_0x7f9d5ac820c0;  1 drivers
v0x7f9d5ac697b0_0 .var "RS2addr_o", 4 0;
v0x7f9d5ac69870_0 .net "RS2data_i", 31 0, L_0x7f9d5ac81a20;  alias, 1 drivers
v0x7f9d5ac69900_0 .var "RS2data_o", 31 0;
v0x7f9d5ac69990_0 .net "RegWrite_i", 0 0, L_0x7f9d5ac7fcc0;  alias, 1 drivers
v0x7f9d5ac69a20_0 .var "RegWrite_o", 0 0;
v0x7f9d5ac69ab0_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac69b60_0 .net "funct_i", 9 0, L_0x7f9d5ac81f80;  1 drivers
v0x7f9d5ac69bf0_0 .var "funct_o", 9 0;
v0x7f9d5ac69ca0_0 .net "imm_i", 31 0, v0x7f9d5ac70430_0;  alias, 1 drivers
v0x7f9d5ac69d50_0 .var "imm_o", 31 0;
v0x7f9d5ac69de0_0 .net "mem_stall_i", 0 0, L_0x7f9d5ac82740;  alias, 1 drivers
o0x106192868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9d5ac69e90_0 .net "pc_i", 31 0, o0x106192868;  0 drivers
v0x7f9d5ac69f30_0 .var "pc_o", 31 0;
v0x7f9d5ac69fe0_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac6a090_0 .net "start_i", 0 0, v0x7f9d5ac7e600_0;  alias, 1 drivers
S_0x7f9d5ac6a3f0 .scope module, "IF_ID" "IF_ID" 3 93, 12 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 1 "stall_i";
    .port_info 6 /INPUT 1 "mem_stall_i";
    .port_info 7 /INPUT 1 "flush_i";
    .port_info 8 /OUTPUT 32 "pc_o";
    .port_info 9 /OUTPUT 32 "instr_o";
v0x7f9d5ac6a600_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac6a6e0_0 .net "flush_i", 0 0, L_0x7f9d5ac809b0;  alias, 1 drivers
v0x7f9d5ac6a780_0 .net "instr_i", 31 0, L_0x7f9d5ac7f620;  alias, 1 drivers
v0x7f9d5ac6a820_0 .var "instr_o", 31 0;
v0x7f9d5ac6a8d0_0 .net "mem_stall_i", 0 0, L_0x7f9d5ac82740;  alias, 1 drivers
v0x7f9d5ac6a9e0_0 .net "pc_i", 31 0, v0x7f9d5ac6e6a0_0;  alias, 1 drivers
v0x7f9d5ac6aa70_0 .var "pc_o", 31 0;
v0x7f9d5ac6ab20_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac6abf0_0 .net "stall_i", 0 0, v0x7f9d5ac683c0_0;  alias, 1 drivers
v0x7f9d5ac6ad00_0 .net "start_i", 0 0, v0x7f9d5ac7e600_0;  alias, 1 drivers
S_0x7f9d5ac6ae50 .scope module, "Instruction_Memory" "Instruction_Memory" 3 88, 13 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f9d5ac7f620 .functor BUFZ 32, L_0x7f9d5ac7f340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d5ac6aff0_0 .net *"_ivl_0", 31 0, L_0x7f9d5ac7f340;  1 drivers
v0x7f9d5ac6b0a0_0 .net *"_ivl_2", 31 0, L_0x7f9d5ac7f4a0;  1 drivers
v0x7f9d5ac6b150_0 .net *"_ivl_4", 29 0, L_0x7f9d5ac7f3e0;  1 drivers
L_0x1061c2050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6b210_0 .net *"_ivl_6", 1 0, L_0x1061c2050;  1 drivers
v0x7f9d5ac6b2c0_0 .net "addr_i", 31 0, v0x7f9d5ac6e6a0_0;  alias, 1 drivers
v0x7f9d5ac6b3e0_0 .net "instr_o", 31 0, L_0x7f9d5ac7f620;  alias, 1 drivers
v0x7f9d5ac6b470 .array "memory", 255 0, 31 0;
L_0x7f9d5ac7f340 .array/port v0x7f9d5ac6b470, L_0x7f9d5ac7f4a0;
L_0x7f9d5ac7f3e0 .part v0x7f9d5ac6e6a0_0, 2, 30;
L_0x7f9d5ac7f4a0 .concat [ 30 2 0 0], L_0x7f9d5ac7f3e0, L_0x1061c2050;
S_0x7f9d5ac6b520 .scope module, "MEM_WB" "MEM_WB" 3 299, 14 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /OUTPUT 1 "RegWrite_o";
    .port_info 6 /OUTPUT 1 "MemtoReg_o";
    .port_info 7 /INPUT 32 "ALU_rst_i";
    .port_info 8 /INPUT 32 "ReadData_i";
    .port_info 9 /OUTPUT 32 "ALU_rst_o";
    .port_info 10 /OUTPUT 32 "ReadData_o";
    .port_info 11 /INPUT 5 "RDaddr_i";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
    .port_info 13 /INPUT 1 "mem_stall_i";
v0x7f9d5ac6b8a0_0 .net "ALU_rst_i", 31 0, v0x7f9d5ac66490_0;  alias, 1 drivers
v0x7f9d5ac6b960_0 .var "ALU_rst_o", 31 0;
v0x7f9d5ac6ba00_0 .net "MemtoReg_i", 0 0, v0x7f9d5ac66890_0;  alias, 1 drivers
v0x7f9d5ac6bad0_0 .var "MemtoReg_o", 0 0;
v0x7f9d5ac6bb60_0 .net "RDaddr_i", 4 0, v0x7f9d5ac66a40_0;  alias, 1 drivers
v0x7f9d5ac6bc70_0 .var "RDaddr_o", 4 0;
v0x7f9d5ac6bd00_0 .net "ReadData_i", 31 0, L_0x7f9d5ac82830;  alias, 1 drivers
v0x7f9d5ac6bd90_0 .var "ReadData_o", 31 0;
v0x7f9d5ac6be40_0 .net "RegWrite_i", 0 0, v0x7f9d5ac66b90_0;  alias, 1 drivers
v0x7f9d5ac6bf50_0 .var "RegWrite_o", 0 0;
v0x7f9d5ac6bfe0_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac6c070_0 .net "mem_stall_i", 0 0, L_0x7f9d5ac82740;  alias, 1 drivers
v0x7f9d5ac6c100_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac6c190_0 .net "start_i", 0 0, v0x7f9d5ac7e600_0;  alias, 1 drivers
S_0x7f9d5ac6c360 .scope module, "MUX_ALUSrc" "MUX32" 3 193, 15 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f9d5ac6c5a0_0 .net "data1_i", 31 0, v0x7f9d5ac6d420_0;  alias, 1 drivers
v0x7f9d5ac6c670_0 .net "data2_i", 31 0, v0x7f9d5ac69d50_0;  alias, 1 drivers
v0x7f9d5ac6c700_0 .net "data_o", 31 0, L_0x7f9d5ac82270;  alias, 1 drivers
v0x7f9d5ac6c790_0 .net "select_i", 0 0, v0x7f9d5ac68d30_0;  alias, 1 drivers
L_0x7f9d5ac82270 .functor MUXZ 32, v0x7f9d5ac6d420_0, v0x7f9d5ac69d50_0, v0x7f9d5ac68d30_0, C4<>;
S_0x7f9d5ac6c860 .scope module, "MUX_Forwarding_1" "MUX_Forwarding" 3 212, 16 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f9d5ac6cb10_0 .net "data1_i", 31 0, v0x7f9d5ac69570_0;  alias, 1 drivers
v0x7f9d5ac6cbe0_0 .net "data2_i", 31 0, L_0x7f9d5ac8a130;  alias, 1 drivers
v0x7f9d5ac6cc80_0 .net "data3_i", 31 0, v0x7f9d5ac66490_0;  alias, 1 drivers
v0x7f9d5ac6cd70_0 .var "data_o", 31 0;
v0x7f9d5ac6ce10_0 .net "select_i", 1 0, v0x7f9d5ac67610_0;  alias, 1 drivers
E_0x7f9d5ac6cad0 .event edge, v0x7f9d5ac67610_0, v0x7f9d5ac66490_0, v0x7f9d5ac6cbe0_0, v0x7f9d5ac69570_0;
S_0x7f9d5ac6cf50 .scope module, "MUX_Forwarding_2" "MUX_Forwarding" 3 221, 16 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f9d5ac6d1f0_0 .net "data1_i", 31 0, v0x7f9d5ac69900_0;  alias, 1 drivers
v0x7f9d5ac6d2c0_0 .net "data2_i", 31 0, L_0x7f9d5ac8a130;  alias, 1 drivers
v0x7f9d5ac6d370_0 .net "data3_i", 31 0, v0x7f9d5ac66490_0;  alias, 1 drivers
v0x7f9d5ac6d420_0 .var "data_o", 31 0;
v0x7f9d5ac6d4f0_0 .net "select_i", 1 0, v0x7f9d5ac676c0_0;  alias, 1 drivers
E_0x7f9d5ac6d190 .event edge, v0x7f9d5ac676c0_0, v0x7f9d5ac66490_0, v0x7f9d5ac6cbe0_0, v0x7f9d5ac69900_0;
S_0x7f9d5ac6d620 .scope module, "MUX_MemtoReg" "MUX32" 3 319, 15 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f9d5ac6d860_0 .net "data1_i", 31 0, v0x7f9d5ac6b960_0;  alias, 1 drivers
v0x7f9d5ac6d930_0 .net "data2_i", 31 0, v0x7f9d5ac6bd90_0;  alias, 1 drivers
v0x7f9d5ac6d9c0_0 .net "data_o", 31 0, L_0x7f9d5ac8a130;  alias, 1 drivers
v0x7f9d5ac6dab0_0 .net "select_i", 0 0, v0x7f9d5ac6bad0_0;  alias, 1 drivers
L_0x7f9d5ac8a130 .functor MUXZ 32, v0x7f9d5ac6b960_0, v0x7f9d5ac6bd90_0, v0x7f9d5ac6bad0_0, C4<>;
S_0x7f9d5ac6db70 .scope module, "MUX_PCSrc" "MUX32" 3 81, 15 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f9d5ac6de90_0 .net "data1_i", 31 0, L_0x7f9d5ac7f120;  alias, 1 drivers
v0x7f9d5ac6df60_0 .net "data2_i", 31 0, L_0x7f9d5ac803c0;  alias, 1 drivers
v0x7f9d5ac6dff0_0 .net "data_o", 31 0, L_0x7f9d5ac7f220;  alias, 1 drivers
v0x7f9d5ac6e080_0 .net "select_i", 0 0, L_0x7f9d5ac809b0;  alias, 1 drivers
L_0x7f9d5ac7f220 .functor MUXZ 32, L_0x7f9d5ac7f120, L_0x7f9d5ac803c0, L_0x7f9d5ac809b0, C4<>;
S_0x7f9d5ac6e140 .scope module, "PC" "PC" 3 65, 17 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "stall_i";
v0x7f9d5ac6e440_0 .net "PCWrite_i", 0 0, v0x7f9d5ac680f0_0;  alias, 1 drivers
v0x7f9d5ac6e4e0_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac6e5f0_0 .net "pc_i", 31 0, L_0x7f9d5ac7f220;  alias, 1 drivers
v0x7f9d5ac6e6a0_0 .var "pc_o", 31 0;
v0x7f9d5ac6e730_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac6e880_0 .net "stall_i", 0 0, L_0x7f9d5ac82740;  alias, 1 drivers
v0x7f9d5ac6e990_0 .net "start_i", 0 0, v0x7f9d5ac7e600_0;  alias, 1 drivers
E_0x7f9d5ac6e3f0 .event posedge, v0x7f9d5ac66d70_0, v0x7f9d5ac66c30_0;
S_0x7f9d5ac6eaa0 .scope module, "Registers" "Registers" 3 140, 18 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7f9d5ac80c40 .functor AND 1, L_0x7f9d5ac80b20, v0x7f9d5ac6bf50_0, C4<1>, C4<1>;
L_0x7f9d5ac80ef0 .functor AND 1, L_0x7f9d5ac80c40, L_0x7f9d5ac80dd0, C4<1>, C4<1>;
L_0x7f9d5ac813d0 .functor AND 1, L_0x7f9d5ac812f0, v0x7f9d5ac6bf50_0, C4<1>, C4<1>;
L_0x7f9d5ac81730 .functor AND 1, L_0x7f9d5ac813d0, L_0x7f9d5ac815c0, C4<1>, C4<1>;
v0x7f9d5ac6ed20_0 .net "RDaddr_i", 4 0, v0x7f9d5ac6bc70_0;  alias, 1 drivers
v0x7f9d5ac6edb0_0 .net "RDdata_i", 31 0, L_0x7f9d5ac8a130;  alias, 1 drivers
v0x7f9d5ac6ee50_0 .net "RS1addr_i", 4 0, L_0x7f9d5ac81b00;  1 drivers
v0x7f9d5ac6eef0_0 .net "RS1data_o", 31 0, L_0x7f9d5ac811d0;  alias, 1 drivers
v0x7f9d5ac6efd0_0 .net "RS2addr_i", 4 0, L_0x7f9d5ac81c20;  1 drivers
v0x7f9d5ac6f0a0_0 .net "RS2data_o", 31 0, L_0x7f9d5ac81a20;  alias, 1 drivers
v0x7f9d5ac6f180_0 .net "RegWrite_i", 0 0, v0x7f9d5ac6bf50_0;  alias, 1 drivers
v0x7f9d5ac6f250_0 .net *"_ivl_0", 0 0, L_0x7f9d5ac80b20;  1 drivers
v0x7f9d5ac6f2e0_0 .net *"_ivl_10", 0 0, L_0x7f9d5ac80dd0;  1 drivers
v0x7f9d5ac6f3f0_0 .net *"_ivl_13", 0 0, L_0x7f9d5ac80ef0;  1 drivers
v0x7f9d5ac6f480_0 .net *"_ivl_14", 31 0, L_0x7f9d5ac80fe0;  1 drivers
v0x7f9d5ac6f510_0 .net *"_ivl_16", 6 0, L_0x7f9d5ac81080;  1 drivers
L_0x1061c2368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6f5b0_0 .net *"_ivl_19", 1 0, L_0x1061c2368;  1 drivers
v0x7f9d5ac6f660_0 .net *"_ivl_22", 0 0, L_0x7f9d5ac812f0;  1 drivers
v0x7f9d5ac6f700_0 .net *"_ivl_25", 0 0, L_0x7f9d5ac813d0;  1 drivers
v0x7f9d5ac6f7a0_0 .net *"_ivl_26", 31 0, L_0x7f9d5ac81480;  1 drivers
L_0x1061c23b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6f850_0 .net *"_ivl_29", 26 0, L_0x1061c23b0;  1 drivers
v0x7f9d5ac6f9e0_0 .net *"_ivl_3", 0 0, L_0x7f9d5ac80c40;  1 drivers
L_0x1061c23f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6fa70_0 .net/2u *"_ivl_30", 31 0, L_0x1061c23f8;  1 drivers
v0x7f9d5ac6fb10_0 .net *"_ivl_32", 0 0, L_0x7f9d5ac815c0;  1 drivers
v0x7f9d5ac6fbb0_0 .net *"_ivl_35", 0 0, L_0x7f9d5ac81730;  1 drivers
v0x7f9d5ac6fc50_0 .net *"_ivl_36", 31 0, L_0x7f9d5ac817e0;  1 drivers
v0x7f9d5ac6fd00_0 .net *"_ivl_38", 6 0, L_0x7f9d5ac81880;  1 drivers
v0x7f9d5ac6fdb0_0 .net *"_ivl_4", 31 0, L_0x7f9d5ac80d30;  1 drivers
L_0x1061c2440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6fe60_0 .net *"_ivl_41", 1 0, L_0x1061c2440;  1 drivers
L_0x1061c22d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6ff10_0 .net *"_ivl_7", 26 0, L_0x1061c22d8;  1 drivers
L_0x1061c2320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac6ffc0_0 .net/2u *"_ivl_8", 31 0, L_0x1061c2320;  1 drivers
v0x7f9d5ac70070_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac70100 .array/s "register", 31 0, 31 0;
L_0x7f9d5ac80b20 .cmp/eq 5, L_0x7f9d5ac81b00, v0x7f9d5ac6bc70_0;
L_0x7f9d5ac80d30 .concat [ 5 27 0 0], L_0x7f9d5ac81b00, L_0x1061c22d8;
L_0x7f9d5ac80dd0 .cmp/ne 32, L_0x7f9d5ac80d30, L_0x1061c2320;
L_0x7f9d5ac80fe0 .array/port v0x7f9d5ac70100, L_0x7f9d5ac81080;
L_0x7f9d5ac81080 .concat [ 5 2 0 0], L_0x7f9d5ac81b00, L_0x1061c2368;
L_0x7f9d5ac811d0 .functor MUXZ 32, L_0x7f9d5ac80fe0, L_0x7f9d5ac8a130, L_0x7f9d5ac80ef0, C4<>;
L_0x7f9d5ac812f0 .cmp/eq 5, L_0x7f9d5ac81c20, v0x7f9d5ac6bc70_0;
L_0x7f9d5ac81480 .concat [ 5 27 0 0], L_0x7f9d5ac81c20, L_0x1061c23b0;
L_0x7f9d5ac815c0 .cmp/ne 32, L_0x7f9d5ac81480, L_0x1061c23f8;
L_0x7f9d5ac817e0 .array/port v0x7f9d5ac70100, L_0x7f9d5ac81880;
L_0x7f9d5ac81880 .concat [ 5 2 0 0], L_0x7f9d5ac81c20, L_0x1061c2440;
L_0x7f9d5ac81a20 .functor MUXZ 32, L_0x7f9d5ac817e0, L_0x7f9d5ac8a130, L_0x7f9d5ac81730, C4<>;
S_0x7f9d5ac70260 .scope module, "Sign_Extend" "Sign_Extend" 3 151, 19 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f9d5ac70430_0 .var "data_o", 31 0;
v0x7f9d5ac704e0_0 .net "instruction_i", 31 0, v0x7f9d5ac6a820_0;  alias, 1 drivers
E_0x7f9d5ac70400 .event edge, v0x7f9d5ac6a820_0;
S_0x7f9d5ac705a0 .scope module, "dcache" "dcache_controller" 3 277, 20 1 0, S_0x7f9d5ac27a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7f9d5ac70760 .param/l "STATE_IDLE" 0 20 69, C4<000>;
P_0x7f9d5ac707a0 .param/l "STATE_MISS" 0 20 73, C4<100>;
P_0x7f9d5ac707e0 .param/l "STATE_READMISS" 0 20 70, C4<001>;
P_0x7f9d5ac70820 .param/l "STATE_READMISSOK" 0 20 71, C4<010>;
P_0x7f9d5ac70860 .param/l "STATE_WRITEBACK" 0 20 72, C4<011>;
L_0x7f9d5ac82390 .functor OR 1, v0x7f9d5ac665d0_0, v0x7f9d5ac66750_0, C4<0>, C4<0>;
L_0x7f9d5ac78b10 .functor NOT 1, L_0x7f9d5ac86000, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac82740 .functor AND 1, L_0x7f9d5ac78b10, L_0x7f9d5ac82390, C4<1>, C4<1>;
L_0x7f9d5ac82830 .functor BUFZ 32, v0x7f9d5ac78b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d5ac82c90 .functor BUFZ 4, L_0x7f9d5ac824a0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f9d5ac82d80 .functor BUFZ 1, L_0x7f9d5ac82390, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac82e30 .functor OR 1, v0x7f9d5ac78720_0, L_0x7f9d5ac83a50, C4<0>, C4<0>;
L_0x7f9d5ac83270 .functor BUFZ 1, v0x7f9d5ac78860_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac83870 .functor BUFZ 256, L_0x7f9d5ac88060, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f9d5ac83960 .functor BUFZ 1, v0x7f9d5ac795d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac83a50 .functor AND 1, L_0x7f9d5ac86000, v0x7f9d5ac66750_0, C4<1>, C4<1>;
L_0x7f9d5ac83bc0 .functor BUFZ 1, L_0x7f9d5ac83a50, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac77d20_0 .net *"_ivl_19", 22 0, L_0x7f9d5ac82a70;  1 drivers
L_0x1061c2488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac77db0_0 .net/2u *"_ivl_28", 0 0, L_0x1061c2488;  1 drivers
L_0x1061c24d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac77e40_0 .net/2u *"_ivl_36", 4 0, L_0x1061c24d0;  1 drivers
v0x7f9d5ac77ed0_0 .net *"_ivl_38", 30 0, L_0x7f9d5ac83360;  1 drivers
v0x7f9d5ac77f60_0 .net *"_ivl_40", 31 0, L_0x7f9d5ac83400;  1 drivers
L_0x1061c2518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac78030_0 .net *"_ivl_43", 0 0, L_0x1061c2518;  1 drivers
L_0x1061c2560 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac780d0_0 .net/2u *"_ivl_44", 4 0, L_0x1061c2560;  1 drivers
v0x7f9d5ac78180_0 .net *"_ivl_46", 31 0, L_0x7f9d5ac83580;  1 drivers
v0x7f9d5ac78230_0 .net *"_ivl_8", 0 0, L_0x7f9d5ac78b10;  1 drivers
v0x7f9d5ac78340_0 .net "cache_dirty", 0 0, L_0x7f9d5ac83bc0;  1 drivers
v0x7f9d5ac783e0_0 .net "cache_sram_data", 255 0, L_0x7f9d5ac83100;  1 drivers
v0x7f9d5ac784a0_0 .net "cache_sram_enable", 0 0, L_0x7f9d5ac82d80;  1 drivers
v0x7f9d5ac78530_0 .net "cache_sram_index", 3 0, L_0x7f9d5ac82c90;  1 drivers
v0x7f9d5ac785c0_0 .net "cache_sram_tag", 24 0, L_0x7f9d5ac83020;  1 drivers
v0x7f9d5ac78670_0 .net "cache_sram_write", 0 0, L_0x7f9d5ac82e30;  1 drivers
v0x7f9d5ac78720_0 .var "cache_write", 0 0;
v0x7f9d5ac787b0_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac78940_0 .net "cpu_MemRead_i", 0 0, v0x7f9d5ac665d0_0;  alias, 1 drivers
v0x7f9d5ac789f0_0 .net "cpu_MemWrite_i", 0 0, v0x7f9d5ac66750_0;  alias, 1 drivers
v0x7f9d5ac78a80_0 .net "cpu_addr_i", 31 0, v0x7f9d5ac66490_0;  alias, 1 drivers
v0x7f9d5ac78b90_0 .var "cpu_data", 31 0;
v0x7f9d5ac78c20_0 .net "cpu_data_i", 31 0, v0x7f9d5ac67040_0;  alias, 1 drivers
v0x7f9d5ac78cb0_0 .net "cpu_data_o", 31 0, L_0x7f9d5ac82830;  alias, 1 drivers
v0x7f9d5ac78d40_0 .net "cpu_index", 3 0, L_0x7f9d5ac824a0;  1 drivers
v0x7f9d5ac78dd0_0 .net "cpu_offset", 4 0, L_0x7f9d5ac82540;  1 drivers
v0x7f9d5ac78e60_0 .net "cpu_req", 0 0, L_0x7f9d5ac82390;  1 drivers
v0x7f9d5ac78ef0_0 .net "cpu_stall_o", 0 0, L_0x7f9d5ac82740;  alias, 1 drivers
v0x7f9d5ac78f80_0 .net "cpu_tag", 22 0, L_0x7f9d5ac82400;  1 drivers
v0x7f9d5ac79010_0 .net "hit", 0 0, L_0x7f9d5ac86000;  1 drivers
v0x7f9d5ac790c0_0 .net "mem_ack_i", 0 0, L_0x7f9d5ac8a390;  alias, 1 drivers
v0x7f9d5ac79150_0 .net "mem_addr_o", 31 0, L_0x7f9d5ac836e0;  alias, 1 drivers
v0x7f9d5ac79200_0 .net "mem_data_i", 255 0, v0x7f9d5ac7dd70_0;  alias, 1 drivers
v0x7f9d5ac792b0_0 .net "mem_data_o", 255 0, L_0x7f9d5ac83870;  alias, 1 drivers
v0x7f9d5ac78860_0 .var "mem_enable", 0 0;
v0x7f9d5ac79540_0 .net "mem_enable_o", 0 0, L_0x7f9d5ac83270;  alias, 1 drivers
v0x7f9d5ac795d0_0 .var "mem_write", 0 0;
v0x7f9d5ac79660_0 .net "mem_write_o", 0 0, L_0x7f9d5ac83960;  alias, 1 drivers
v0x7f9d5ac796f0_0 .net "r_hit_data", 255 0, L_0x7f9d5ac83c30;  1 drivers
v0x7f9d5ac79790_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac79820_0 .net "sram_cache_data", 255 0, L_0x7f9d5ac88060;  1 drivers
v0x7f9d5ac798e0_0 .net "sram_cache_tag", 24 0, L_0x7f9d5ac89fd0;  1 drivers
v0x7f9d5ac79990_0 .net "sram_dirty", 0 0, L_0x7f9d5ac829a0;  1 drivers
v0x7f9d5ac79a20_0 .net "sram_tag", 21 0, L_0x7f9d5ac82b90;  1 drivers
v0x7f9d5ac79ad0_0 .net "sram_valid", 0 0, L_0x7f9d5ac828a0;  1 drivers
v0x7f9d5ac79b70_0 .var "state", 2 0;
v0x7f9d5ac79c20_0 .var "w_hit_data", 255 0;
v0x7f9d5ac79cd0_0 .var "write_back", 0 0;
v0x7f9d5ac79d70_0 .net "write_hit", 0 0, L_0x7f9d5ac83a50;  1 drivers
E_0x7f9d5ac70bf0 .event edge, v0x7f9d5ac67040_0, v0x7f9d5ac796f0_0, v0x7f9d5ac78dd0_0;
E_0x7f9d5ac70c40 .event edge, v0x7f9d5ac796f0_0, v0x7f9d5ac78dd0_0;
L_0x7f9d5ac82400 .part v0x7f9d5ac66490_0, 9, 23;
L_0x7f9d5ac824a0 .part v0x7f9d5ac66490_0, 5, 4;
L_0x7f9d5ac82540 .part v0x7f9d5ac66490_0, 0, 5;
L_0x7f9d5ac828a0 .part L_0x7f9d5ac89fd0, 24, 1;
L_0x7f9d5ac829a0 .part L_0x7f9d5ac89fd0, 23, 1;
L_0x7f9d5ac82a70 .part L_0x7f9d5ac89fd0, 0, 23;
L_0x7f9d5ac82b90 .part L_0x7f9d5ac82a70, 0, 22;
L_0x7f9d5ac83020 .concat [ 23 1 1 0], L_0x7f9d5ac82400, L_0x7f9d5ac83bc0, L_0x1061c2488;
L_0x7f9d5ac83100 .functor MUXZ 256, v0x7f9d5ac7dd70_0, v0x7f9d5ac79c20_0, L_0x7f9d5ac86000, C4<>;
L_0x7f9d5ac83360 .concat [ 5 4 22 0], L_0x1061c24d0, L_0x7f9d5ac824a0, L_0x7f9d5ac82b90;
L_0x7f9d5ac83400 .concat [ 31 1 0 0], L_0x7f9d5ac83360, L_0x1061c2518;
L_0x7f9d5ac83580 .concat [ 5 4 23 0], L_0x1061c2560, L_0x7f9d5ac824a0, L_0x7f9d5ac82400;
L_0x7f9d5ac836e0 .functor MUXZ 32, L_0x7f9d5ac83580, L_0x7f9d5ac83400, v0x7f9d5ac79cd0_0, C4<>;
L_0x7f9d5ac83c30 .functor MUXZ 256, v0x7f9d5ac7dd70_0, L_0x7f9d5ac88060, L_0x7f9d5ac86000, C4<>;
S_0x7f9d5ac70c80 .scope module, "dcache_sram" "dcache_sram" 20 209, 21 1 0, S_0x7f9d5ac705a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
L_0x1061c2758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac84970 .functor XNOR 1, L_0x7f9d5ac848d0, L_0x1061c2758, C4<0>, C4<0>;
L_0x7f9d5ac84a60 .functor AND 1, L_0x7f9d5ac84280, L_0x7f9d5ac84970, C4<1>, C4<1>;
L_0x1061c29e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac85ae0 .functor XNOR 1, L_0x7f9d5ac85df0, L_0x1061c29e0, C4<0>, C4<0>;
L_0x7f9d5ac85f10 .functor AND 1, L_0x7f9d5ac85430, L_0x7f9d5ac85ae0, C4<1>, C4<1>;
L_0x7f9d5ac86000 .functor OR 1, L_0x7f9d5ac84a60, L_0x7f9d5ac85f10, C4<0>, C4<0>;
L_0x1061c2cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac87180 .functor XNOR 1, L_0x7f9d5ac86cf0, L_0x1061c2cf8, C4<0>, C4<0>;
L_0x1061c3208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f9d5ac85860 .functor XNOR 1, L_0x7f9d5ac88a20, L_0x1061c3208, C4<0>, C4<0>;
v0x7f9d5ac70f90 .array "LRU", 31 0, 0 0;
v0x7f9d5ac71030_0 .net *"_ivl_0", 24 0, L_0x7f9d5ac83cd0;  1 drivers
L_0x1061c2638 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac710e0_0 .net/2u *"_ivl_10", 8 0, L_0x1061c2638;  1 drivers
v0x7f9d5ac711a0_0 .net *"_ivl_101", 0 0, L_0x7f9d5ac85df0;  1 drivers
v0x7f9d5ac71250_0 .net/2u *"_ivl_102", 0 0, L_0x1061c29e0;  1 drivers
v0x7f9d5ac71340_0 .net *"_ivl_104", 0 0, L_0x7f9d5ac85ae0;  1 drivers
v0x7f9d5ac713e0_0 .net *"_ivl_110", 255 0, L_0x7f9d5ac86120;  1 drivers
v0x7f9d5ac71490_0 .net *"_ivl_112", 7 0, L_0x7f9d5ac85d10;  1 drivers
L_0x1061c2a28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac71540_0 .net *"_ivl_115", 3 0, L_0x1061c2a28;  1 drivers
v0x7f9d5ac71650_0 .net *"_ivl_116", 8 0, L_0x7f9d5ac862f0;  1 drivers
L_0x1061c2a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac71700_0 .net *"_ivl_119", 0 0, L_0x1061c2a70;  1 drivers
L_0x1061c2ab8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac717b0_0 .net/2u *"_ivl_120", 8 0, L_0x1061c2ab8;  1 drivers
v0x7f9d5ac71860_0 .net *"_ivl_123", 8 0, L_0x7f9d5ac861c0;  1 drivers
v0x7f9d5ac71910_0 .net *"_ivl_124", 255 0, L_0x7f9d5ac86590;  1 drivers
v0x7f9d5ac719c0_0 .net *"_ivl_126", 7 0, L_0x7f9d5ac863d0;  1 drivers
L_0x1061c2b00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac71a70_0 .net *"_ivl_129", 3 0, L_0x1061c2b00;  1 drivers
v0x7f9d5ac71b20_0 .net *"_ivl_13", 8 0, L_0x7f9d5ac83f70;  1 drivers
v0x7f9d5ac71cb0_0 .net *"_ivl_130", 8 0, L_0x7f9d5ac86840;  1 drivers
L_0x1061c2b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac71d40_0 .net *"_ivl_133", 0 0, L_0x1061c2b48;  1 drivers
L_0x1061c2b90 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac71df0_0 .net/2u *"_ivl_134", 8 0, L_0x1061c2b90;  1 drivers
v0x7f9d5ac71ea0_0 .net *"_ivl_137", 8 0, L_0x7f9d5ac86670;  1 drivers
L_0x1061c2bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac71f50_0 .net *"_ivl_142", 0 0, L_0x1061c2bd8;  1 drivers
v0x7f9d5ac72000_0 .net *"_ivl_143", 9 0, L_0x7f9d5ac86a80;  1 drivers
L_0x1061c35b0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac720b0_0 .net/2u *"_ivl_147", 9 0, L_0x1061c35b0;  1 drivers
v0x7f9d5ac72160_0 .net *"_ivl_148", 9 0, L_0x7f9d5ac86920;  1 drivers
v0x7f9d5ac72210_0 .net *"_ivl_15", 22 0, L_0x7f9d5ac840d0;  1 drivers
v0x7f9d5ac722c0_0 .net *"_ivl_150", 0 0, L_0x7f9d5ac86cf0;  1 drivers
v0x7f9d5ac72370_0 .net *"_ivl_152", 7 0, L_0x7f9d5ac86b60;  1 drivers
L_0x1061c2c20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72420_0 .net *"_ivl_155", 3 0, L_0x1061c2c20;  1 drivers
v0x7f9d5ac724d0_0 .net *"_ivl_156", 8 0, L_0x7f9d5ac86ed0;  1 drivers
L_0x1061c2c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72580_0 .net *"_ivl_159", 0 0, L_0x1061c2c68;  1 drivers
L_0x1061c2cb0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72630_0 .net/2u *"_ivl_160", 8 0, L_0x1061c2cb0;  1 drivers
v0x7f9d5ac726e0_0 .net *"_ivl_163", 8 0, L_0x7f9d5ac86dd0;  1 drivers
v0x7f9d5ac71bd0_0 .net/2u *"_ivl_164", 0 0, L_0x1061c2cf8;  1 drivers
v0x7f9d5ac72970_0 .net *"_ivl_166", 0 0, L_0x7f9d5ac87180;  1 drivers
v0x7f9d5ac72a00_0 .net *"_ivl_168", 255 0, L_0x7f9d5ac87270;  1 drivers
v0x7f9d5ac72a90_0 .net *"_ivl_17", 22 0, L_0x7f9d5ac841e0;  1 drivers
v0x7f9d5ac72b40_0 .net *"_ivl_170", 7 0, L_0x7f9d5ac86fb0;  1 drivers
L_0x1061c2d40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72bf0_0 .net *"_ivl_173", 3 0, L_0x1061c2d40;  1 drivers
v0x7f9d5ac72ca0_0 .net *"_ivl_174", 8 0, L_0x7f9d5ac87470;  1 drivers
L_0x1061c2d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72d50_0 .net *"_ivl_177", 0 0, L_0x1061c2d88;  1 drivers
L_0x1061c2dd0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72e00_0 .net/2u *"_ivl_178", 8 0, L_0x1061c2dd0;  1 drivers
v0x7f9d5ac72eb0_0 .net *"_ivl_18", 0 0, L_0x7f9d5ac84280;  1 drivers
v0x7f9d5ac72f50_0 .net *"_ivl_181", 8 0, L_0x7f9d5ac87350;  1 drivers
v0x7f9d5ac73000_0 .net *"_ivl_182", 255 0, L_0x7f9d5ac87700;  1 drivers
v0x7f9d5ac730b0_0 .net *"_ivl_184", 7 0, L_0x7f9d5ac87550;  1 drivers
L_0x1061c2e18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73160_0 .net *"_ivl_187", 3 0, L_0x1061c2e18;  1 drivers
v0x7f9d5ac73210_0 .net *"_ivl_188", 8 0, L_0x7f9d5ac87920;  1 drivers
L_0x1061c2e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac732c0_0 .net *"_ivl_191", 0 0, L_0x1061c2e60;  1 drivers
L_0x1061c2ea8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73370_0 .net/2u *"_ivl_192", 8 0, L_0x1061c2ea8;  1 drivers
v0x7f9d5ac73420_0 .net *"_ivl_195", 8 0, L_0x7f9d5ac877e0;  1 drivers
v0x7f9d5ac734d0_0 .net *"_ivl_2", 7 0, L_0x7f9d5ac83d70;  1 drivers
v0x7f9d5ac73580_0 .net *"_ivl_20", 24 0, L_0x7f9d5ac843e0;  1 drivers
L_0x1061c2ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73630_0 .net *"_ivl_200", 0 0, L_0x1061c2ef0;  1 drivers
v0x7f9d5ac736e0_0 .net *"_ivl_201", 9 0, L_0x7f9d5ac87b50;  1 drivers
L_0x1061c35f8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73790_0 .net/2u *"_ivl_205", 9 0, L_0x1061c35f8;  1 drivers
v0x7f9d5ac73840_0 .net *"_ivl_206", 9 0, L_0x7f9d5ac87a00;  1 drivers
v0x7f9d5ac738f0_0 .net *"_ivl_208", 255 0, L_0x7f9d5ac87dd0;  1 drivers
v0x7f9d5ac739a0_0 .net *"_ivl_210", 255 0, L_0x7f9d5ac87cf0;  1 drivers
v0x7f9d5ac73a50_0 .net *"_ivl_214", 24 0, L_0x7f9d5ac87f30;  1 drivers
v0x7f9d5ac73b00_0 .net *"_ivl_216", 7 0, L_0x7f9d5ac882c0;  1 drivers
L_0x1061c2f38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73bb0_0 .net *"_ivl_219", 3 0, L_0x1061c2f38;  1 drivers
v0x7f9d5ac73c60_0 .net *"_ivl_22", 7 0, L_0x7f9d5ac84480;  1 drivers
v0x7f9d5ac73d10_0 .net *"_ivl_220", 8 0, L_0x7f9d5ac88100;  1 drivers
L_0x1061c2f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73dc0_0 .net *"_ivl_223", 0 0, L_0x1061c2f80;  1 drivers
L_0x1061c2fc8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac72790_0 .net/2u *"_ivl_224", 8 0, L_0x1061c2fc8;  1 drivers
v0x7f9d5ac72840_0 .net *"_ivl_227", 8 0, L_0x7f9d5ac88220;  1 drivers
v0x7f9d5ac73e50_0 .net *"_ivl_228", 24 0, L_0x7f9d5ac88360;  1 drivers
v0x7f9d5ac73ee0_0 .net *"_ivl_230", 7 0, L_0x7f9d5ac88400;  1 drivers
L_0x1061c3010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac73f70_0 .net *"_ivl_233", 3 0, L_0x1061c3010;  1 drivers
v0x7f9d5ac74000_0 .net *"_ivl_234", 8 0, L_0x7f9d5ac887e0;  1 drivers
L_0x1061c3058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74090_0 .net *"_ivl_237", 0 0, L_0x1061c3058;  1 drivers
L_0x1061c30a0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74140_0 .net/2u *"_ivl_238", 8 0, L_0x1061c30a0;  1 drivers
v0x7f9d5ac741f0_0 .net *"_ivl_241", 8 0, L_0x7f9d5ac88900;  1 drivers
L_0x1061c30e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac742a0_0 .net *"_ivl_246", 0 0, L_0x1061c30e8;  1 drivers
v0x7f9d5ac74350_0 .net *"_ivl_247", 9 0, L_0x7f9d5ac885f0;  1 drivers
L_0x1061c2680 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74400_0 .net *"_ivl_25", 3 0, L_0x1061c2680;  1 drivers
L_0x1061c3640 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac744b0_0 .net/2u *"_ivl_251", 9 0, L_0x1061c3640;  1 drivers
v0x7f9d5ac74560_0 .net *"_ivl_252", 9 0, L_0x7f9d5ac88710;  1 drivers
v0x7f9d5ac74610_0 .net *"_ivl_254", 0 0, L_0x7f9d5ac88a20;  1 drivers
v0x7f9d5ac746c0_0 .net *"_ivl_256", 7 0, L_0x7f9d5ac88ac0;  1 drivers
L_0x1061c3130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74770_0 .net *"_ivl_259", 3 0, L_0x1061c3130;  1 drivers
v0x7f9d5ac74820_0 .net *"_ivl_26", 8 0, L_0x7f9d5ac845f0;  1 drivers
v0x7f9d5ac748d0_0 .net *"_ivl_260", 8 0, L_0x7f9d5ac88ee0;  1 drivers
L_0x1061c3178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74980_0 .net *"_ivl_263", 0 0, L_0x1061c3178;  1 drivers
L_0x1061c31c0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74a30_0 .net/2u *"_ivl_264", 8 0, L_0x1061c31c0;  1 drivers
v0x7f9d5ac74ae0_0 .net *"_ivl_267", 8 0, L_0x7f9d5ac88fc0;  1 drivers
v0x7f9d5ac74b90_0 .net/2u *"_ivl_268", 0 0, L_0x1061c3208;  1 drivers
v0x7f9d5ac74c40_0 .net *"_ivl_270", 0 0, L_0x7f9d5ac85860;  1 drivers
v0x7f9d5ac74ce0_0 .net *"_ivl_272", 24 0, L_0x7f9d5ac85990;  1 drivers
v0x7f9d5ac74d90_0 .net *"_ivl_274", 7 0, L_0x7f9d5ac88cc0;  1 drivers
L_0x1061c3250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74e40_0 .net *"_ivl_277", 3 0, L_0x1061c3250;  1 drivers
v0x7f9d5ac74ef0_0 .net *"_ivl_278", 8 0, L_0x7f9d5ac88dc0;  1 drivers
L_0x1061c3298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac74fa0_0 .net *"_ivl_281", 0 0, L_0x1061c3298;  1 drivers
L_0x1061c32e0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac75050_0 .net/2u *"_ivl_282", 8 0, L_0x1061c32e0;  1 drivers
v0x7f9d5ac75100_0 .net *"_ivl_285", 8 0, L_0x7f9d5ac893a0;  1 drivers
v0x7f9d5ac751b0_0 .net *"_ivl_286", 24 0, L_0x7f9d5ac89120;  1 drivers
v0x7f9d5ac75260_0 .net *"_ivl_288", 7 0, L_0x7f9d5ac891c0;  1 drivers
L_0x1061c26c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac75310_0 .net *"_ivl_29", 0 0, L_0x1061c26c8;  1 drivers
L_0x1061c3328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac753c0_0 .net *"_ivl_291", 3 0, L_0x1061c3328;  1 drivers
v0x7f9d5ac75470_0 .net *"_ivl_292", 8 0, L_0x7f9d5ac892c0;  1 drivers
L_0x1061c3370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac75520_0 .net *"_ivl_295", 0 0, L_0x1061c3370;  1 drivers
L_0x1061c33b8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac755d0_0 .net/2u *"_ivl_296", 8 0, L_0x1061c33b8;  1 drivers
v0x7f9d5ac75680_0 .net *"_ivl_299", 8 0, L_0x7f9d5ac89500;  1 drivers
L_0x1061c2710 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac75730_0 .net/2u *"_ivl_30", 8 0, L_0x1061c2710;  1 drivers
L_0x1061c3400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac757e0_0 .net *"_ivl_304", 0 0, L_0x1061c3400;  1 drivers
v0x7f9d5ac75890_0 .net *"_ivl_305", 9 0, L_0x7f9d5ac895e0;  1 drivers
L_0x1061c3688 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac75940_0 .net/2u *"_ivl_309", 9 0, L_0x1061c3688;  1 drivers
v0x7f9d5ac759f0_0 .net *"_ivl_310", 9 0, L_0x7f9d5ac89bc0;  1 drivers
v0x7f9d5ac75aa0_0 .net *"_ivl_312", 24 0, L_0x7f9d5ac89950;  1 drivers
v0x7f9d5ac75b50_0 .net *"_ivl_314", 24 0, L_0x7f9d5ac89ab0;  1 drivers
v0x7f9d5ac75c00_0 .net *"_ivl_33", 8 0, L_0x7f9d5ac84710;  1 drivers
v0x7f9d5ac75cb0_0 .net *"_ivl_35", 0 0, L_0x7f9d5ac848d0;  1 drivers
v0x7f9d5ac75d60_0 .net/2u *"_ivl_36", 0 0, L_0x1061c2758;  1 drivers
v0x7f9d5ac75e10_0 .net *"_ivl_38", 0 0, L_0x7f9d5ac84970;  1 drivers
v0x7f9d5ac75eb0_0 .net *"_ivl_42", 24 0, L_0x7f9d5ac84b50;  1 drivers
v0x7f9d5ac75f60_0 .net *"_ivl_44", 7 0, L_0x7f9d5ac84c60;  1 drivers
L_0x1061c27a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76010_0 .net *"_ivl_47", 3 0, L_0x1061c27a0;  1 drivers
v0x7f9d5ac760c0_0 .net *"_ivl_48", 8 0, L_0x7f9d5ac84d40;  1 drivers
L_0x1061c25a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76170_0 .net *"_ivl_5", 3 0, L_0x1061c25a8;  1 drivers
L_0x1061c27e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76220_0 .net *"_ivl_51", 0 0, L_0x1061c27e8;  1 drivers
L_0x1061c2830 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac762d0_0 .net/2u *"_ivl_52", 8 0, L_0x1061c2830;  1 drivers
v0x7f9d5ac76380_0 .net *"_ivl_55", 8 0, L_0x7f9d5ac84ee0;  1 drivers
v0x7f9d5ac76430_0 .net *"_ivl_6", 8 0, L_0x7f9d5ac83e10;  1 drivers
L_0x1061c2878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac764e0_0 .net *"_ivl_60", 0 0, L_0x1061c2878;  1 drivers
v0x7f9d5ac76590_0 .net *"_ivl_61", 9 0, L_0x7f9d5ac84fc0;  1 drivers
L_0x1061c3520 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76640_0 .net/2u *"_ivl_65", 9 0, L_0x1061c3520;  1 drivers
v0x7f9d5ac766f0_0 .net *"_ivl_66", 9 0, L_0x7f9d5ac85170;  1 drivers
v0x7f9d5ac767a0_0 .net *"_ivl_69", 22 0, L_0x7f9d5ac85250;  1 drivers
v0x7f9d5ac76850_0 .net *"_ivl_71", 22 0, L_0x7f9d5ac85390;  1 drivers
v0x7f9d5ac76900_0 .net *"_ivl_72", 0 0, L_0x7f9d5ac85430;  1 drivers
v0x7f9d5ac769a0_0 .net *"_ivl_74", 24 0, L_0x7f9d5ac852f0;  1 drivers
v0x7f9d5ac76a50_0 .net *"_ivl_76", 7 0, L_0x7f9d5ac855c0;  1 drivers
L_0x1061c28c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76b00_0 .net *"_ivl_79", 3 0, L_0x1061c28c0;  1 drivers
v0x7f9d5ac76bb0_0 .net *"_ivl_80", 8 0, L_0x7f9d5ac85510;  1 drivers
L_0x1061c2908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76c60_0 .net *"_ivl_83", 0 0, L_0x1061c2908;  1 drivers
L_0x1061c2950 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76d10_0 .net/2u *"_ivl_84", 8 0, L_0x1061c2950;  1 drivers
v0x7f9d5ac76dc0_0 .net *"_ivl_87", 8 0, L_0x7f9d5ac82f20;  1 drivers
L_0x1061c25f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76e70_0 .net *"_ivl_9", 0 0, L_0x1061c25f0;  1 drivers
L_0x1061c2998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac76f20_0 .net *"_ivl_92", 0 0, L_0x1061c2998;  1 drivers
v0x7f9d5ac76fd0_0 .net *"_ivl_93", 9 0, L_0x7f9d5ac85b70;  1 drivers
L_0x1061c3568 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac77080_0 .net/2u *"_ivl_97", 9 0, L_0x1061c3568;  1 drivers
v0x7f9d5ac77130_0 .net *"_ivl_98", 9 0, L_0x7f9d5ac85c10;  1 drivers
v0x7f9d5ac771e0_0 .net "addr_i", 3 0, L_0x7f9d5ac82c90;  alias, 1 drivers
v0x7f9d5ac77290_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac77320 .array "data", 31 0, 255 0;
v0x7f9d5ac773c0_0 .net "data_i", 255 0, L_0x7f9d5ac83100;  alias, 1 drivers
v0x7f9d5ac77470_0 .net "data_o", 255 0, L_0x7f9d5ac88060;  alias, 1 drivers
v0x7f9d5ac77520_0 .net "enable_i", 0 0, L_0x7f9d5ac82d80;  alias, 1 drivers
v0x7f9d5ac775c0_0 .net "hit_0", 0 0, L_0x7f9d5ac84a60;  1 drivers
v0x7f9d5ac77660_0 .net "hit_1", 0 0, L_0x7f9d5ac85f10;  1 drivers
v0x7f9d5ac77700_0 .net "hit_o", 0 0, L_0x7f9d5ac86000;  alias, 1 drivers
v0x7f9d5ac777a0_0 .var/i "i", 31 0;
v0x7f9d5ac77850_0 .var/i "j", 31 0;
v0x7f9d5ac77900_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac77990 .array "tag", 31 0, 24 0;
v0x7f9d5ac77a30_0 .net "tag_i", 24 0, L_0x7f9d5ac83020;  alias, 1 drivers
v0x7f9d5ac77ae0_0 .net "tag_o", 24 0, L_0x7f9d5ac89fd0;  alias, 1 drivers
v0x7f9d5ac77b90_0 .net "write_i", 0 0, L_0x7f9d5ac82e30;  alias, 1 drivers
L_0x7f9d5ac83cd0 .array/port v0x7f9d5ac77990, L_0x7f9d5ac83f70;
L_0x7f9d5ac83d70 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c25a8;
L_0x7f9d5ac83e10 .concat [ 8 1 0 0], L_0x7f9d5ac83d70, L_0x1061c25f0;
L_0x7f9d5ac83f70 .arith/mult 9, L_0x7f9d5ac83e10, L_0x1061c2638;
L_0x7f9d5ac840d0 .part L_0x7f9d5ac83cd0, 0, 23;
L_0x7f9d5ac841e0 .part L_0x7f9d5ac83020, 0, 23;
L_0x7f9d5ac84280 .cmp/eq 23, L_0x7f9d5ac840d0, L_0x7f9d5ac841e0;
L_0x7f9d5ac843e0 .array/port v0x7f9d5ac77990, L_0x7f9d5ac84710;
L_0x7f9d5ac84480 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2680;
L_0x7f9d5ac845f0 .concat [ 8 1 0 0], L_0x7f9d5ac84480, L_0x1061c26c8;
L_0x7f9d5ac84710 .arith/mult 9, L_0x7f9d5ac845f0, L_0x1061c2710;
L_0x7f9d5ac848d0 .part L_0x7f9d5ac843e0, 24, 1;
L_0x7f9d5ac84b50 .array/port v0x7f9d5ac77990, L_0x7f9d5ac85170;
L_0x7f9d5ac84c60 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c27a0;
L_0x7f9d5ac84d40 .concat [ 8 1 0 0], L_0x7f9d5ac84c60, L_0x1061c27e8;
L_0x7f9d5ac84ee0 .arith/mult 9, L_0x7f9d5ac84d40, L_0x1061c2830;
L_0x7f9d5ac84fc0 .concat [ 9 1 0 0], L_0x7f9d5ac84ee0, L_0x1061c2878;
L_0x7f9d5ac85170 .arith/sum 10, L_0x7f9d5ac84fc0, L_0x1061c3520;
L_0x7f9d5ac85250 .part L_0x7f9d5ac84b50, 0, 23;
L_0x7f9d5ac85390 .part L_0x7f9d5ac83020, 0, 23;
L_0x7f9d5ac85430 .cmp/eq 23, L_0x7f9d5ac85250, L_0x7f9d5ac85390;
L_0x7f9d5ac852f0 .array/port v0x7f9d5ac77990, L_0x7f9d5ac85c10;
L_0x7f9d5ac855c0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c28c0;
L_0x7f9d5ac85510 .concat [ 8 1 0 0], L_0x7f9d5ac855c0, L_0x1061c2908;
L_0x7f9d5ac82f20 .arith/mult 9, L_0x7f9d5ac85510, L_0x1061c2950;
L_0x7f9d5ac85b70 .concat [ 9 1 0 0], L_0x7f9d5ac82f20, L_0x1061c2998;
L_0x7f9d5ac85c10 .arith/sum 10, L_0x7f9d5ac85b70, L_0x1061c3568;
L_0x7f9d5ac85df0 .part L_0x7f9d5ac852f0, 24, 1;
L_0x7f9d5ac86120 .array/port v0x7f9d5ac77320, L_0x7f9d5ac861c0;
L_0x7f9d5ac85d10 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2a28;
L_0x7f9d5ac862f0 .concat [ 8 1 0 0], L_0x7f9d5ac85d10, L_0x1061c2a70;
L_0x7f9d5ac861c0 .arith/mult 9, L_0x7f9d5ac862f0, L_0x1061c2ab8;
L_0x7f9d5ac86590 .array/port v0x7f9d5ac77320, L_0x7f9d5ac86920;
L_0x7f9d5ac863d0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2b00;
L_0x7f9d5ac86840 .concat [ 8 1 0 0], L_0x7f9d5ac863d0, L_0x1061c2b48;
L_0x7f9d5ac86670 .arith/mult 9, L_0x7f9d5ac86840, L_0x1061c2b90;
L_0x7f9d5ac86a80 .concat [ 9 1 0 0], L_0x7f9d5ac86670, L_0x1061c2bd8;
L_0x7f9d5ac86920 .arith/sum 10, L_0x7f9d5ac86a80, L_0x1061c35b0;
L_0x7f9d5ac86cf0 .array/port v0x7f9d5ac70f90, L_0x7f9d5ac86dd0;
L_0x7f9d5ac86b60 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2c20;
L_0x7f9d5ac86ed0 .concat [ 8 1 0 0], L_0x7f9d5ac86b60, L_0x1061c2c68;
L_0x7f9d5ac86dd0 .arith/mult 9, L_0x7f9d5ac86ed0, L_0x1061c2cb0;
L_0x7f9d5ac87270 .array/port v0x7f9d5ac77320, L_0x7f9d5ac87350;
L_0x7f9d5ac86fb0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2d40;
L_0x7f9d5ac87470 .concat [ 8 1 0 0], L_0x7f9d5ac86fb0, L_0x1061c2d88;
L_0x7f9d5ac87350 .arith/mult 9, L_0x7f9d5ac87470, L_0x1061c2dd0;
L_0x7f9d5ac87700 .array/port v0x7f9d5ac77320, L_0x7f9d5ac87a00;
L_0x7f9d5ac87550 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2e18;
L_0x7f9d5ac87920 .concat [ 8 1 0 0], L_0x7f9d5ac87550, L_0x1061c2e60;
L_0x7f9d5ac877e0 .arith/mult 9, L_0x7f9d5ac87920, L_0x1061c2ea8;
L_0x7f9d5ac87b50 .concat [ 9 1 0 0], L_0x7f9d5ac877e0, L_0x1061c2ef0;
L_0x7f9d5ac87a00 .arith/sum 10, L_0x7f9d5ac87b50, L_0x1061c35f8;
L_0x7f9d5ac87dd0 .functor MUXZ 256, L_0x7f9d5ac87700, L_0x7f9d5ac87270, L_0x7f9d5ac87180, C4<>;
L_0x7f9d5ac87cf0 .functor MUXZ 256, L_0x7f9d5ac87dd0, L_0x7f9d5ac86590, L_0x7f9d5ac85f10, C4<>;
L_0x7f9d5ac88060 .functor MUXZ 256, L_0x7f9d5ac87cf0, L_0x7f9d5ac86120, L_0x7f9d5ac84a60, C4<>;
L_0x7f9d5ac87f30 .array/port v0x7f9d5ac77990, L_0x7f9d5ac88220;
L_0x7f9d5ac882c0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c2f38;
L_0x7f9d5ac88100 .concat [ 8 1 0 0], L_0x7f9d5ac882c0, L_0x1061c2f80;
L_0x7f9d5ac88220 .arith/mult 9, L_0x7f9d5ac88100, L_0x1061c2fc8;
L_0x7f9d5ac88360 .array/port v0x7f9d5ac77990, L_0x7f9d5ac88710;
L_0x7f9d5ac88400 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c3010;
L_0x7f9d5ac887e0 .concat [ 8 1 0 0], L_0x7f9d5ac88400, L_0x1061c3058;
L_0x7f9d5ac88900 .arith/mult 9, L_0x7f9d5ac887e0, L_0x1061c30a0;
L_0x7f9d5ac885f0 .concat [ 9 1 0 0], L_0x7f9d5ac88900, L_0x1061c30e8;
L_0x7f9d5ac88710 .arith/sum 10, L_0x7f9d5ac885f0, L_0x1061c3640;
L_0x7f9d5ac88a20 .array/port v0x7f9d5ac70f90, L_0x7f9d5ac88fc0;
L_0x7f9d5ac88ac0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c3130;
L_0x7f9d5ac88ee0 .concat [ 8 1 0 0], L_0x7f9d5ac88ac0, L_0x1061c3178;
L_0x7f9d5ac88fc0 .arith/mult 9, L_0x7f9d5ac88ee0, L_0x1061c31c0;
L_0x7f9d5ac85990 .array/port v0x7f9d5ac77990, L_0x7f9d5ac893a0;
L_0x7f9d5ac88cc0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c3250;
L_0x7f9d5ac88dc0 .concat [ 8 1 0 0], L_0x7f9d5ac88cc0, L_0x1061c3298;
L_0x7f9d5ac893a0 .arith/mult 9, L_0x7f9d5ac88dc0, L_0x1061c32e0;
L_0x7f9d5ac89120 .array/port v0x7f9d5ac77990, L_0x7f9d5ac89bc0;
L_0x7f9d5ac891c0 .concat [ 4 4 0 0], L_0x7f9d5ac82c90, L_0x1061c3328;
L_0x7f9d5ac892c0 .concat [ 8 1 0 0], L_0x7f9d5ac891c0, L_0x1061c3370;
L_0x7f9d5ac89500 .arith/mult 9, L_0x7f9d5ac892c0, L_0x1061c33b8;
L_0x7f9d5ac895e0 .concat [ 9 1 0 0], L_0x7f9d5ac89500, L_0x1061c3400;
L_0x7f9d5ac89bc0 .arith/sum 10, L_0x7f9d5ac895e0, L_0x1061c3688;
L_0x7f9d5ac89950 .functor MUXZ 25, L_0x7f9d5ac89120, L_0x7f9d5ac85990, L_0x7f9d5ac85860, C4<>;
L_0x7f9d5ac89ab0 .functor MUXZ 25, L_0x7f9d5ac89950, L_0x7f9d5ac88360, L_0x7f9d5ac85f10, C4<>;
L_0x7f9d5ac89fd0 .functor MUXZ 25, L_0x7f9d5ac89ab0, L_0x7f9d5ac87f30, L_0x7f9d5ac84a60, C4<>;
S_0x7f9d5ac7d2b0 .scope module, "Data_Memory" "Data_Memory" 2 37, 22 1 0, S_0x7f9d5ac26870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7f9d5ac6e570 .param/l "STATE_IDLE" 0 22 33, C4<0>;
P_0x7f9d5ac6e5b0 .param/l "STATE_WAIT" 0 22 34, C4<1>;
L_0x7f9d5ac8a390 .functor AND 1, L_0x7f9d5ac8a1d0, L_0x7f9d5ac8a2b0, C4<1>, C4<1>;
L_0x1061c3448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac7d560_0 .net/2u *"_ivl_0", 1 0, L_0x1061c3448;  1 drivers
v0x7f9d5ac7d5f0_0 .net *"_ivl_10", 31 0, L_0x7f9d5ac8a560;  1 drivers
v0x7f9d5ac7d680_0 .net *"_ivl_12", 26 0, L_0x7f9d5ac8a4c0;  1 drivers
L_0x1061c34d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac7d710_0 .net *"_ivl_14", 4 0, L_0x1061c34d8;  1 drivers
v0x7f9d5ac7d7a0_0 .net *"_ivl_2", 0 0, L_0x7f9d5ac8a1d0;  1 drivers
L_0x1061c3490 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7f9d5ac7d880_0 .net/2u *"_ivl_4", 3 0, L_0x1061c3490;  1 drivers
v0x7f9d5ac7d930_0 .net *"_ivl_6", 0 0, L_0x7f9d5ac8a2b0;  1 drivers
v0x7f9d5ac7d9d0_0 .net "ack_o", 0 0, L_0x7f9d5ac8a390;  alias, 1 drivers
v0x7f9d5ac7daa0_0 .net "addr", 26 0, L_0x7f9d5ac8a680;  1 drivers
v0x7f9d5ac7dbb0_0 .net "addr_i", 31 0, L_0x7f9d5ac836e0;  alias, 1 drivers
v0x7f9d5ac7dc40_0 .net "clk_i", 0 0, v0x7f9d5ac7e4e0_0;  alias, 1 drivers
v0x7f9d5ac7dcd0_0 .var "count", 3 0;
v0x7f9d5ac7dd70_0 .var "data", 255 0;
v0x7f9d5ac7de20_0 .net "data_i", 255 0, L_0x7f9d5ac83870;  alias, 1 drivers
v0x7f9d5ac7df00_0 .net "data_o", 255 0, v0x7f9d5ac7dd70_0;  alias, 1 drivers
v0x7f9d5ac7dfd0_0 .net "enable_i", 0 0, L_0x7f9d5ac83270;  alias, 1 drivers
v0x7f9d5ac7e0a0 .array "memory", 511 0, 255 0;
v0x7f9d5ac7e230_0 .net "rst_i", 0 0, v0x7f9d5ac7e570_0;  alias, 1 drivers
v0x7f9d5ac7e3c0_0 .var "state", 1 0;
v0x7f9d5ac7e450_0 .net "write_i", 0 0, L_0x7f9d5ac83960;  alias, 1 drivers
L_0x7f9d5ac8a1d0 .cmp/eq 2, v0x7f9d5ac7e3c0_0, L_0x1061c3448;
L_0x7f9d5ac8a2b0 .cmp/eq 4, v0x7f9d5ac7dcd0_0, L_0x1061c3490;
L_0x7f9d5ac8a4c0 .part L_0x7f9d5ac836e0, 5, 27;
L_0x7f9d5ac8a560 .concat [ 27 5 0 0], L_0x7f9d5ac8a4c0, L_0x1061c34d8;
L_0x7f9d5ac8a680 .part L_0x7f9d5ac8a560, 0, 27;
    .scope S_0x7f9d5ac6e140;
T_0 ;
    %wait E_0x7f9d5ac6e3f0;
    %load/vec4 v0x7f9d5ac6e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6e6a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9d5ac6e880_0;
    %inv;
    %load/vec4 v0x7f9d5ac6e440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f9d5ac6e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f9d5ac6e5f0_0;
    %assign/vec4 v0x7f9d5ac6e6a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6e6a0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9d5ac6a3f0;
T_1 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac6ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6a820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6aa70_0, 0;
T_1.0 ;
    %load/vec4 v0x7f9d5ac6ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9d5ac6a6e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6a820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6aa70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f9d5ac6abf0_0;
    %inv;
    %load/vec4 v0x7f9d5ac6a8d0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f9d5ac6a9e0_0;
    %assign/vec4 v0x7f9d5ac6aa70_0, 0;
    %load/vec4 v0x7f9d5ac6a780_0;
    %assign/vec4 v0x7f9d5ac6a820_0, 0;
T_1.6 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9d5ac64c30;
T_2 ;
    %wait E_0x7f9d5ac64f60;
    %load/vec4 v0x7f9d5ac653a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac64f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac65050_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9d5ac65440_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f9d5ac64f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac65050_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d5ac64f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac65050_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac64f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac65050_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac64f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac65050_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d5ac64f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac65050_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9d5ac67b20;
T_3 ;
    %wait E_0x7f9d5ac67e10;
    %load/vec4 v0x7f9d5ac67e70_0;
    %load/vec4 v0x7f9d5ac67f20_0;
    %load/vec4 v0x7f9d5ac67fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d5ac67f20_0;
    %load/vec4 v0x7f9d5ac68040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac680f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac683c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac680f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac683c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9d5ac6eaa0;
T_4 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac6f180_0;
    %load/vec4 v0x7f9d5ac6ed20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f9d5ac6edb0_0;
    %load/vec4 v0x7f9d5ac6ed20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70100, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9d5ac70260;
T_5 ;
    %wait E_0x7f9d5ac70400;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d5ac70430_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac70430_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f9d5ac704e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d5ac70430_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9d5ac685b0;
T_6 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac69fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac68d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac69a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac68ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac68e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac691d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac69570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac69900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac69d50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f9d5ac69bf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9d5ac692f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9d5ac69450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9d5ac697b0_0, 0;
T_6.0 ;
    %load/vec4 v0x7f9d5ac69de0_0;
    %inv;
    %load/vec4 v0x7f9d5ac6a090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f9d5ac68b60_0;
    %assign/vec4 v0x7f9d5ac68bf0_0, 0;
    %load/vec4 v0x7f9d5ac68c80_0;
    %assign/vec4 v0x7f9d5ac68d30_0, 0;
    %load/vec4 v0x7f9d5ac69990_0;
    %assign/vec4 v0x7f9d5ac69a20_0, 0;
    %load/vec4 v0x7f9d5ac68f60_0;
    %assign/vec4 v0x7f9d5ac68ff0_0, 0;
    %load/vec4 v0x7f9d5ac68dc0_0;
    %assign/vec4 v0x7f9d5ac68e90_0, 0;
    %load/vec4 v0x7f9d5ac690a0_0;
    %assign/vec4 v0x7f9d5ac691d0_0, 0;
    %load/vec4 v0x7f9d5ac694e0_0;
    %assign/vec4 v0x7f9d5ac69570_0, 0;
    %load/vec4 v0x7f9d5ac69870_0;
    %assign/vec4 v0x7f9d5ac69900_0, 0;
    %load/vec4 v0x7f9d5ac69ca0_0;
    %assign/vec4 v0x7f9d5ac69d50_0, 0;
    %load/vec4 v0x7f9d5ac69b60_0;
    %assign/vec4 v0x7f9d5ac69bf0_0, 0;
    %load/vec4 v0x7f9d5ac69260_0;
    %assign/vec4 v0x7f9d5ac692f0_0, 0;
    %load/vec4 v0x7f9d5ac693c0_0;
    %assign/vec4 v0x7f9d5ac69450_0, 0;
    %load/vec4 v0x7f9d5ac69600_0;
    %assign/vec4 v0x7f9d5ac697b0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9d5ac67280;
T_7 ;
    %wait E_0x7f9d5ac66a10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac67610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac676c0_0, 0;
    %load/vec4 v0x7f9d5ac661a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d5ac67560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9d5ac67560_0;
    %load/vec4 v0x7f9d5ac67770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d5ac67610_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9d5ac67910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d5ac679b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9d5ac679b0_0;
    %load/vec4 v0x7f9d5ac67770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d5ac67610_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x7f9d5ac661a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d5ac67560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9d5ac67560_0;
    %load/vec4 v0x7f9d5ac67860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d5ac676c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x7f9d5ac67910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d5ac679b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9d5ac679b0_0;
    %load/vec4 v0x7f9d5ac67860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d5ac676c0_0, 0;
T_7.6 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9d5ac6c860;
T_8 ;
    %wait E_0x7f9d5ac6cad0;
    %load/vec4 v0x7f9d5ac6ce10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f9d5ac6cb10_0;
    %assign/vec4 v0x7f9d5ac6cd70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9d5ac6ce10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7f9d5ac6cbe0_0;
    %assign/vec4 v0x7f9d5ac6cd70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f9d5ac6ce10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7f9d5ac6cc80_0;
    %assign/vec4 v0x7f9d5ac6cd70_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9d5ac6cf50;
T_9 ;
    %wait E_0x7f9d5ac6d190;
    %load/vec4 v0x7f9d5ac6d4f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7f9d5ac6d1f0_0;
    %assign/vec4 v0x7f9d5ac6d420_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f9d5ac6d4f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7f9d5ac6d2c0_0;
    %assign/vec4 v0x7f9d5ac6d420_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f9d5ac6d4f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7f9d5ac6d370_0;
    %assign/vec4 v0x7f9d5ac6d420_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9d5ac272a0;
T_10 ;
    %wait E_0x7f9d5ac48820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac63ad0_0, 0, 1;
    %load/vec4 v0x7f9d5ac497c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %and;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %xor;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %add;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %sub;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %mul;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x7f9d5ac63b70_0;
    %load/vec4 v0x7f9d5ac63c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7f9d5ac63ce0_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9d5ac63e50;
T_11 ;
    %wait E_0x7f9d5ac64060;
    %load/vec4 v0x7f9d5ac64150_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7f9d5ac641f0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7f9d5ac641f0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9d5ac64090_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9d5ac66030;
T_12 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac66d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac66b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac66890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac665d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac66750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac66490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac67040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9d5ac66a40_0, 0;
T_12.0 ;
    %load/vec4 v0x7f9d5ac66cd0_0;
    %inv;
    %load/vec4 v0x7f9d5ac66e10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f9d5ac66af0_0;
    %assign/vec4 v0x7f9d5ac66b90_0, 0;
    %load/vec4 v0x7f9d5ac667f0_0;
    %assign/vec4 v0x7f9d5ac66890_0, 0;
    %load/vec4 v0x7f9d5ac66520_0;
    %assign/vec4 v0x7f9d5ac665d0_0, 0;
    %load/vec4 v0x7f9d5ac66670_0;
    %assign/vec4 v0x7f9d5ac66750_0, 0;
    %load/vec4 v0x7f9d5ac663e0_0;
    %assign/vec4 v0x7f9d5ac66490_0, 0;
    %load/vec4 v0x7f9d5ac66eb0_0;
    %assign/vec4 v0x7f9d5ac67040_0, 0;
    %load/vec4 v0x7f9d5ac66930_0;
    %assign/vec4 v0x7f9d5ac66a40_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9d5ac70c80;
T_13 ;
    %wait E_0x7f9d5ac6e3f0;
    %load/vec4 v0x7f9d5ac77900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac777a0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x7f9d5ac777a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac77850_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x7f9d5ac77850_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7f9d5ac777a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac77850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77990, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f9d5ac777a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac77850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77320, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac777a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac77850_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %load/vec4 v0x7f9d5ac77850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac77850_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v0x7f9d5ac777a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac777a0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %load/vec4 v0x7f9d5ac77520_0;
    %load/vec4 v0x7f9d5ac77b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x7f9d5ac775c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x7f9d5ac773c0_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77320, 0, 4;
    %load/vec4 v0x7f9d5ac77a30_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77990, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x7f9d5ac77660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x7f9d5ac773c0_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77320, 0, 4;
    %load/vec4 v0x7f9d5ac77a30_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77990, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f9d5ac70f90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x7f9d5ac77a30_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77990, 0, 4;
    %load/vec4 v0x7f9d5ac773c0_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77320, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f9d5ac70f90, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7f9d5ac77a30_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77990, 0, 4;
    %load/vec4 v0x7f9d5ac773c0_0;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac77320, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
T_13.14 ;
T_13.13 ;
T_13.11 ;
T_13.9 ;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9d5ac70c80;
T_14 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac77520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f9d5ac775c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
T_14.2 ;
    %load/vec4 v0x7f9d5ac77660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f9d5ac771e0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac70f90, 0, 4;
T_14.4 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f9d5ac705a0;
T_15 ;
    %wait E_0x7f9d5ac70c40;
    %load/vec4 v0x7f9d5ac796f0_0;
    %load/vec4 v0x7f9d5ac78dd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %assign/vec4 v0x7f9d5ac78b90_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f9d5ac705a0;
T_16 ;
    %wait E_0x7f9d5ac70bf0;
    %load/vec4 v0x7f9d5ac796f0_0;
    %assign/vec4 v0x7f9d5ac79c20_0, 0;
    %load/vec4 v0x7f9d5ac78c20_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7f9d5ac78dd0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7f9d5ac79c20_0, 4, 5;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f9d5ac705a0;
T_17 ;
    %wait E_0x7f9d5ac6e3f0;
    %load/vec4 v0x7f9d5ac79790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac78860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac795d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac78720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac79cd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f9d5ac79b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x7f9d5ac78e60_0;
    %load/vec4 v0x7f9d5ac79010_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x7f9d5ac79990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac79cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac78860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac795d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac78860_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x7f9d5ac790c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac78860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac78720_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac78720_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x7f9d5ac790c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d5ac78860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac795d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac79cd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9d5ac79b70_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9d5ac6b520;
T_18 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac6c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac6bf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d5ac6bad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6bd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d5ac6b960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9d5ac6bc70_0, 0;
T_18.0 ;
    %load/vec4 v0x7f9d5ac6c070_0;
    %inv;
    %load/vec4 v0x7f9d5ac6c190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7f9d5ac6be40_0;
    %assign/vec4 v0x7f9d5ac6bf50_0, 0;
    %load/vec4 v0x7f9d5ac6ba00_0;
    %assign/vec4 v0x7f9d5ac6bad0_0, 0;
    %load/vec4 v0x7f9d5ac6bd00_0;
    %assign/vec4 v0x7f9d5ac6bd90_0, 0;
    %load/vec4 v0x7f9d5ac6b8a0_0;
    %assign/vec4 v0x7f9d5ac6b960_0, 0;
    %load/vec4 v0x7f9d5ac6bb60_0;
    %assign/vec4 v0x7f9d5ac6bc70_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9d5ac7d2b0;
T_19 ;
    %wait E_0x7f9d5ac6e3f0;
    %load/vec4 v0x7f9d5ac7e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac7e3c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9d5ac7dcd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f9d5ac7e3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7f9d5ac7dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d5ac7e3c0_0, 0;
    %load/vec4 v0x7f9d5ac7dcd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9d5ac7dcd0_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x7f9d5ac7dcd0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d5ac7e3c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9d5ac7dcd0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x7f9d5ac7dcd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9d5ac7dcd0_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9d5ac7d2b0;
T_20 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac7d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7f9d5ac7e450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7f9d5ac7de20_0;
    %ix/getv 3, v0x7f9d5ac7daa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d5ac7e0a0, 0, 4;
    %load/vec4 v0x7f9d5ac7de20_0;
    %assign/vec4 v0x7f9d5ac7dd70_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x7f9d5ac7daa0_0;
    %load/vec4a v0x7f9d5ac7e0a0, 4;
    %store/vec4 v0x7f9d5ac7dd70_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9d5ac26870;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7f9d5ac7e4e0_0;
    %inv;
    %store/vec4 v0x7f9d5ac7e4e0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9d5ac26870;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7e720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac7e4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d5ac7e570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac7e600_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac7e570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d5ac7e600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9d5ac7eb20_0;
    %store/vec4a v0x7f9d5ac6b470, 4, 0;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7ec70_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7f9d5ac77990, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7f9d5ac77320, 4, 0;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7ec70_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9d5ac7eb20_0;
    %store/vec4a v0x7f9d5ac70100, 4, 0;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac6a820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac68d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac69570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac69900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac69a20_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d5ac692f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac66b90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d5ac66a40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac6bf50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d5ac6bc70_0, 0, 5;
    %vpi_call 2 99 "$readmemb", "instruction_1.txt", v0x7f9d5ac6b470 {0 0 0};
    %vpi_func 2 103 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f9d5ac7ee50_0, 0, 32;
    %vpi_func 2 105 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f9d5ac7ef00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f9d5ac7eb20_0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x7f9d5ac26870;
T_23 ;
    %wait E_0x7f9d5ac65580;
    %load/vec4 v0x7f9d5ac7e720_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 124 "$fdisplay", v0x7f9d5ac7ee50_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7ec70_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7f9d5ac77990, 4;
    %store/vec4 v0x7f9d5ac7f090_0, 0, 25;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %pad/s 4;
    %store/vec4 v0x7f9d5ac7ebc0_0, 0, 4;
    %load/vec4 v0x7f9d5ac7f090_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7f9d5ac7ebc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9d5ac7e690_0, 0, 27;
    %load/vec4 v0x7f9d5ac7f090_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7f9d5ac77320, 4;
    %ix/getv 4, v0x7f9d5ac7e690_0;
    %store/vec4a v0x7f9d5ac7e0a0, 4, 0;
T_23.6 ;
    %load/vec4 v0x7f9d5ac7eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7eb20_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x7f9d5ac7ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7ec70_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v0x7f9d5ac7e720_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.8, 5;
    %vpi_call 2 136 "$finish" {0 0 0};
T_23.8 ;
    %vpi_call 2 140 "$fdisplay", v0x7f9d5ac7ee50_0, "dcache.cpu_stall_o = %d", v0x7f9d5ac78ef0_0 {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x7f9d5ac7ee50_0, "dcache.dcache_sram.hit_0 = %d", v0x7f9d5ac775c0_0 {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x7f9d5ac7ee50_0, "dcache.dcache_sram.hit_1 = %d", v0x7f9d5ac77660_0 {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x7f9d5ac7ee50_0, "dcache.dcache_sram.tag_i = %d", v0x7f9d5ac77a30_0 {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x7f9d5ac7ee50_0, "dcache.cache_dirty = %d", v0x7f9d5ac78340_0 {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x7f9d5ac7ee50_0, "dcache.cpu_tag = %d", v0x7f9d5ac78f80_0 {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0x7f9d5ac7ee50_0, "cycle = %0d, Start = %b\012PC = %d", v0x7f9d5ac7e720_0, v0x7f9d5ac7e600_0, v0x7f9d5ac6e6a0_0 {0 0 0};
    %vpi_call 2 151 "$fdisplay", v0x7f9d5ac7ee50_0, "Registers" {0 0 0};
    %vpi_call 2 152 "$fdisplay", v0x7f9d5ac7ee50_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7f9d5ac70100, 0>, &A<v0x7f9d5ac70100, 8>, &A<v0x7f9d5ac70100, 16>, &A<v0x7f9d5ac70100, 24> {0 0 0};
    %vpi_call 2 153 "$fdisplay", v0x7f9d5ac7ee50_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7f9d5ac70100, 1>, &A<v0x7f9d5ac70100, 9>, &A<v0x7f9d5ac70100, 17>, &A<v0x7f9d5ac70100, 25> {0 0 0};
    %vpi_call 2 154 "$fdisplay", v0x7f9d5ac7ee50_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7f9d5ac70100, 2>, &A<v0x7f9d5ac70100, 10>, &A<v0x7f9d5ac70100, 18>, &A<v0x7f9d5ac70100, 26> {0 0 0};
    %vpi_call 2 155 "$fdisplay", v0x7f9d5ac7ee50_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7f9d5ac70100, 3>, &A<v0x7f9d5ac70100, 11>, &A<v0x7f9d5ac70100, 19>, &A<v0x7f9d5ac70100, 27> {0 0 0};
    %vpi_call 2 156 "$fdisplay", v0x7f9d5ac7ee50_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7f9d5ac70100, 4>, &A<v0x7f9d5ac70100, 12>, &A<v0x7f9d5ac70100, 20>, &A<v0x7f9d5ac70100, 28> {0 0 0};
    %vpi_call 2 157 "$fdisplay", v0x7f9d5ac7ee50_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7f9d5ac70100, 5>, &A<v0x7f9d5ac70100, 13>, &A<v0x7f9d5ac70100, 21>, &A<v0x7f9d5ac70100, 29> {0 0 0};
    %vpi_call 2 158 "$fdisplay", v0x7f9d5ac7ee50_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7f9d5ac70100, 6>, &A<v0x7f9d5ac70100, 14>, &A<v0x7f9d5ac70100, 22>, &A<v0x7f9d5ac70100, 30> {0 0 0};
    %vpi_call 2 159 "$fdisplay", v0x7f9d5ac7ee50_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7f9d5ac70100, 7>, &A<v0x7f9d5ac70100, 15>, &A<v0x7f9d5ac70100, 23>, &A<v0x7f9d5ac70100, 31> {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0000 = %h", &A<v0x7f9d5ac7e0a0, 0> {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0020 = %h", &A<v0x7f9d5ac7e0a0, 1> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0040 = %h", &A<v0x7f9d5ac7e0a0, 2> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0200 = %h", &A<v0x7f9d5ac7e0a0, 16> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0220 = %h", &A<v0x7f9d5ac7e0a0, 17> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0240 = %h", &A<v0x7f9d5ac7e0a0, 18> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0400 = %h", &A<v0x7f9d5ac7e0a0, 32> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0420 = %h", &A<v0x7f9d5ac7e0a0, 33> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x7f9d5ac7ee50_0, "Data Memory: 0x0440 = %h", &A<v0x7f9d5ac7e0a0, 34> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0x7f9d5ac7ee50_0, "\012" {0 0 0};
    %load/vec4 v0x7f9d5ac78ef0_0;
    %load/vec4 v0x7f9d5ac79b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x7f9d5ac79990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x7f9d5ac789f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 180 "$fdisplay", v0x7f9d5ac7ef00_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7f9d5ac7e720_0, v0x7f9d5ac78a80_0, v0x7f9d5ac78c20_0 {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x7f9d5ac78940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 182 "$fdisplay", v0x7f9d5ac7ef00_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7f9d5ac7e720_0, v0x7f9d5ac78a80_0, v0x7f9d5ac78cb0_0 {0 0 0};
T_23.16 ;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x7f9d5ac789f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 186 "$fdisplay", v0x7f9d5ac7ef00_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7f9d5ac7e720_0, v0x7f9d5ac78a80_0, v0x7f9d5ac78c20_0 {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v0x7f9d5ac78940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 2 188 "$fdisplay", v0x7f9d5ac7ef00_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7f9d5ac7e720_0, v0x7f9d5ac78a80_0, v0x7f9d5ac78cb0_0 {0 0 0};
T_23.20 ;
T_23.19 ;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d5ac7ea90_0, 0, 1;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x7f9d5ac78ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x7f9d5ac7ea90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0x7f9d5ac789f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 195 "$fdisplay", v0x7f9d5ac7ef00_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7f9d5ac7e720_0, v0x7f9d5ac78a80_0, v0x7f9d5ac78c20_0 {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x7f9d5ac78940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %vpi_call 2 197 "$fdisplay", v0x7f9d5ac7ef00_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7f9d5ac7e720_0, v0x7f9d5ac78a80_0, v0x7f9d5ac78cb0_0 {0 0 0};
T_23.28 ;
T_23.27 ;
T_23.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d5ac7ea90_0, 0, 1;
T_23.22 ;
T_23.11 ;
    %load/vec4 v0x7f9d5ac7e720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d5ac7e720_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "Hazard_Detection_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX_Forwarding.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
