{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636763032524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636763032525 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_DC_IDE_FDC EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_DC_IDE_FDC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636763032545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636763032583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636763032583 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636763032620 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636763032620 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636763032620 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636763032620 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636763032689 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636763032703 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636763033104 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636763033104 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636763033104 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636763033104 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 5180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636763033110 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636763033110 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636763033110 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636763033110 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636763033110 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636763033112 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636763033138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "89 " "The Timing Analyzer is analyzing 89 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1636763033722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_DC_IDE_FDC.sdc " "Synopsys Design Constraints File file not found: 'FPGA_DC_IDE_FDC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636763033724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636763033724 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636763033730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636763033745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636763033746 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636763033747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033869 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033869 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033869 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033870 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcomputer:inst\|cpuClock  " "Automatically promoted node Microcomputer:inst\|cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|WR_n " "Destination node Microcomputer:inst\|T80s:cpu1\|WR_n" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|RD_n " "Destination node Microcomputer:inst\|T80s:cpu1\|RD_n" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636763033870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636763033870 ""}  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "Automatically promoted node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8 " "Destination node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf" 71 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636763033870 ""}  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf" 191 17 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~2 " "Destination node 74244:inst255\|11~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|6~8 " "Destination node 74244:inst264\|6~8" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~14 " "Destination node 74244:inst255\|11~14" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|31~4 " "Destination node 74244:inst255\|31~4" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|36~5 " "Destination node 74244:inst255\|36~5" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[0\]~5 " "Destination node inst79\[0\]~5" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[7\]~16 " "Destination node inst79\[7\]~16" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|10~6 " "Destination node 74244:inst264\|10~6" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|27~6 " "Destination node 74244:inst255\|27~6" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636763033870 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636763033870 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1904 -6136 -6072 1952 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst294\|5  " "Automatically promoted node 21mux:inst294\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033871 ""}  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033871 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 9592 -6816 -6752 9672 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst257  " "Automatically promoted node inst257 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636763033871 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11472 -5864 -5800 11520 "inst257" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636763033871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636763034192 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636763034194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636763034194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636763034196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636763034199 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636763034202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636763034202 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636763034203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636763034317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636763034318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636763034318 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 clk\[0\] FPGA_FDC_2MHz~output " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_FDC_2MHz~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7944 -5648 -5460 7960 "FPGA_FDC_2MHz" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1636763034392 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636763034428 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636763034434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636763034840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636763035198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636763035218 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636763038426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636763038426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636763038900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.3% " "1e+03 ns of routing delay (approximately 3.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1636763041015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636763041641 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636763041641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636763046839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636763046839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636763046841 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.05 " "Total time spent on timing analysis during the Fitter is 3.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636763046982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636763046998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636763047286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636763047287 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636763047740 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636763048737 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 Cyclone IV E " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D0 3.3-V LVTTL C8 " "Pin 5V_OUT_D0 uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6552 -1280 -1104 6568 "5V_OUT_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D1 3.3-V LVTTL C9 " "Pin 5V_OUT_D1 uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6576 -1280 -1104 6592 "5V_OUT_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D2 3.3-V LVTTL A10 " "Pin 5V_OUT_D2 uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6600 -1272 -1096 6616 "5V_OUT_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D3 3.3-V LVTTL A11 " "Pin 5V_OUT_D3 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6624 -1280 -1104 6640 "5V_OUT_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D4 3.3-V LVTTL B12 " "Pin 5V_OUT_D4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6664 -1280 -1104 6680 "5V_OUT_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D5 3.3-V LVTTL B13 " "Pin 5V_OUT_D5 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6688 -1280 -1104 6704 "5V_OUT_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D6 3.3-V LVTTL F10 " "Pin 5V_OUT_D6 uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6712 -1288 -1112 6728 "5V_OUT_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D7 3.3-V LVTTL D11 " "Pin 5V_OUT_D7 uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6736 -1288 -1112 6752 "5V_OUT_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI0 3.3-V LVTTL F15 " "Pin S100_DI0 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7016 -2920 -2744 7032 "S100_DI0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI1 3.3-V LVTTL M10 " "Pin S100_DI1 uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7048 -2920 -2744 7064 "S100_DI1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI2 3.3-V LVTTL N13 " "Pin S100_DI2 uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7080 -2920 -2744 7096 "S100_DI2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI3 3.3-V LVTTL N14 " "Pin S100_DI3 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7112 -2920 -2744 7128 "S100_DI3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI4 3.3-V LVTTL M12 " "Pin S100_DI4 uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7144 -2920 -2744 7160 "S100_DI4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI5 3.3-V LVTTL L14 " "Pin S100_DI5 uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7168 -2920 -2744 7184 "S100_DI5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI6 3.3-V LVTTL L11 " "Pin S100_DI6 uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7192 -2920 -2744 7208 "S100_DI6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI7 3.3-V LVTTL J12 " "Pin S100_DI7 uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7224 -2920 -2744 7240 "S100_DI7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SI 3.3-V LVTTL E8 " "Pin RTC_SPI_SI uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { RTC_SPI_SI } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SI" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 13952 -6176 -6000 13968 "RTC_SPI_SI" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D0 3.3-V LVTTL T9 " "Pin FDC_OUT_D0 uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8672 -5416 -5240 8688 "FDC_OUT_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D1 3.3-V LVTTL D6 " "Pin FDC_OUT_D1 uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8696 -5416 -5240 8712 "FDC_OUT_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D2 3.3-V LVTTL A13 " "Pin FDC_OUT_D2 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8720 -5408 -5232 8736 "FDC_OUT_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D3 3.3-V LVTTL A14 " "Pin FDC_OUT_D3 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8744 -5416 -5240 8760 "FDC_OUT_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D4 3.3-V LVTTL D16 " "Pin FDC_OUT_D4 uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8784 -5416 -5240 8800 "FDC_OUT_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D5 3.3-V LVTTL C16 " "Pin FDC_OUT_D5 uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8808 -5416 -5240 8824 "FDC_OUT_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D6 3.3-V LVTTL D14 " "Pin FDC_OUT_D6 uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8832 -5424 -5248 8848 "FDC_OUT_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D7 3.3-V LVTTL L13 " "Pin FDC_OUT_D7 uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8856 -5424 -5248 8872 "FDC_OUT_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D0 3.3-V LVTTL N8 " "Pin FPGA_BI_D0 uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 976 -6928 -6752 992 "FPGA_BI_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D1 3.3-V LVTTL P6 " "Pin FPGA_BI_D1 uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 968 -6256 -6080 984 "FPGA_BI_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D5 3.3-V LVTTL R1 " "Pin FPGA_BI_D5 uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1296 -6216 -6040 1312 "FPGA_BI_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D6 3.3-V LVTTL P1 " "Pin FPGA_BI_D6 uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1280 -5560 -5384 1296 "FPGA_BI_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D4 3.3-V LVTTL L3 " "Pin FPGA_BI_D4 uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1304 -6888 -6712 1320 "FPGA_BI_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D7 3.3-V LVTTL N1 " "Pin FPGA_BI_D7 uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1280 -4928 -4752 1296 "FPGA_BI_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D2 3.3-V LVTTL N5 " "Pin FPGA_BI_D2 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 960 -5648 -5472 976 "FPGA_BI_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D3 3.3-V LVTTL N3 " "Pin FPGA_BI_D3 uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 976 -5024 -4848 992 "FPGA_BI_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sOUT 3.3-V LVTTL F11 " "Pin S100_sOUT uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_sOUT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sOUT" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 304 -5288 -5112 320 "S100_sOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sINP 3.3-V LVTTL F13 " "Pin S100_sINP uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_sINP } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sINP" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 216 -5304 -5128 232 "S100_sINP" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Jumper_K1 3.3-V LVTTL A7 " "Pin Jumper_K1 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { Jumper_K1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Jumper_K1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 5616 -6512 -6344 5632 "Jumper_K1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pWR- 3.3-V LVTTL D9 " "Pin S100_pWR- uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_pWR- } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pWR-" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 264 -5296 -5120 280 "S100_pWR-" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pDBIN 3.3-V LVTTL G11 " "Pin S100_pDBIN uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_pDBIN } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pDBIN" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 184 -5296 -5120 200 "S100_pDBIN" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_FDC_CIRCUIT 3.3-V LVTTL P14 " "Pin FPGA_FDC_CIRCUIT uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_FDC_CIRCUIT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_FDC_CIRCUIT" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6192 -3712 -3504 6208 "FPGA_FDC_CIRCUIT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IDE_CIRCUIT 3.3-V LVTTL M11 " "Pin FPGA_IDE_CIRCUIT uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IDE_CIRCUIT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IDE_CIRCUIT" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6248 -3712 -3512 6264 "FPGA_IDE_CIRCUIT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LOCAL_RESET- 3.3-V LVTTL J6 " "Pin LOCAL_RESET- uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LOCAL_RESET- } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LOCAL_RESET-" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -712 -5200 -5024 -696 "LOCAL_RESET-" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BOARD_RESET- 3.3-V LVTTL F7 " "Pin FPGA_BOARD_RESET- uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BOARD_RESET- } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BOARD_RESET-" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -640 -5200 -4984 -624 "FPGA_BOARD_RESET-" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50 3.3-V LVTTL E16 " "Pin CLK_50 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLK_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO0 3.3-V LVTTL R12 " "Pin S100_DO0 uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7016 -2432 -2256 7032 "S100_DO0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO1 3.3-V LVTTL R13 " "Pin S100_DO1 uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7048 -2432 -2256 7064 "S100_DO1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO2 3.3-V LVTTL R14 " "Pin S100_DO2 uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7080 -2432 -2256 7096 "S100_DO2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO3 3.3-V LVTTL R16 " "Pin S100_DO3 uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7120 -2440 -2264 7136 "S100_DO3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO4 3.3-V LVTTL P16 " "Pin S100_DO4 uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7152 -2432 -2256 7168 "S100_DO4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO5 3.3-V LVTTL N16 " "Pin S100_DO5 uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7192 -2432 -2256 7208 "S100_DO5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO6 3.3-V LVTTL L16 " "Pin S100_DO6 uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7216 -2432 -2256 7232 "S100_DO6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO7 3.3-V LVTTL K16 " "Pin S100_DO7 uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7256 -2432 -2256 7272 "S100_DO7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A7 3.3-V LVTTL E5 " "Pin S100_A7 uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 288 -5960 -5784 304 "S100_A7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pSYNC 3.3-V LVTTL E9 " "Pin S100_pSYNC uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_pSYNC } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pSYNC" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 336 -6312 -6136 352 "S100_pSYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A6 3.3-V LVTTL F5 " "Pin S100_A6 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 272 -5944 -5768 288 "S100_A6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A3 3.3-V LVTTL D4 " "Pin S100_A3 uses I/O standard 3.3-V LVTTL at D4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 224 -5944 -5768 240 "S100_A3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A15 3.3-V LVTTL C14 " "Pin S100_A15 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A15 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A15" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 568 -5968 -5792 584 "S100_A15" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A14 3.3-V LVTTL C15 " "Pin S100_A14 uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A14 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A14" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 552 -5952 -5776 568 "S100_A14" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A13 3.3-V LVTTL D15 " "Pin S100_A13 uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A13 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A13" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 536 -5952 -5776 552 "S100_A13" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A12 3.3-V LVTTL F14 " "Pin S100_A12 uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A12 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A12" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 520 -5952 -5776 536 "S100_A12" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A11 3.3-V LVTTL J14 " "Pin S100_A11 uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A11 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A11" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 504 -5952 -5776 520 "S100_A11" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A10 3.3-V LVTTL K10 " "Pin S100_A10 uses I/O standard 3.3-V LVTTL at K10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A10 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A10" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 488 -5952 -5776 504 "S100_A10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A9 3.3-V LVTTL K11 " "Pin S100_A9 uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A9 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A9" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 472 -5976 -5800 488 "S100_A9" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A8 3.3-V LVTTL K12 " "Pin S100_A8 uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A8 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A8" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 456 -5976 -5800 472 "S100_A8" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A5 3.3-V LVTTL G5 " "Pin S100_A5 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 256 -5944 -5768 272 "S100_A5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A4 3.3-V LVTTL K5 " "Pin S100_A4 uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 240 -5944 -5768 256 "S100_A4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A2 3.3-V LVTTL D3 " "Pin S100_A2 uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 208 -5944 -5768 224 "S100_A2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A0 3.3-V LVTTL A5 " "Pin S100_A0 uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 176 -5968 -5792 192 "S100_A0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A1 3.3-V LVTTL A6 " "Pin S100_A1 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 192 -5968 -5792 208 "S100_A1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D0 3.3-V LVTTL T12 " "Pin 5V_IN_D0 uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6592 -4048 -3872 6608 "5V_IN_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D1 3.3-V LVTTL T13 " "Pin 5V_IN_D1 uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6624 -4056 -3880 6640 "5V_IN_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D2 3.3-V LVTTL T14 " "Pin 5V_IN_D2 uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6656 -4056 -3880 6672 "5V_IN_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D3 3.3-V LVTTL T15 " "Pin 5V_IN_D3 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6696 -4064 -3888 6712 "5V_IN_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D4 3.3-V LVTTL P15 " "Pin 5V_IN_D4 uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6728 -4064 -3888 6744 "5V_IN_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D5 3.3-V LVTTL N15 " "Pin 5V_IN_D5 uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6760 -4064 -3888 6776 "5V_IN_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D6 3.3-V LVTTL L15 " "Pin 5V_IN_D6 uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6792 -4072 -3896 6808 "5V_IN_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D7 3.3-V LVTTL K15 " "Pin 5V_IN_D7 uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6824 -4072 -3896 6840 "5V_IN_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D6 3.3-V LVTTL T11 " "Pin FDC_IN_D6 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8848 -6960 -6792 8864 "FDC_IN_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D2 3.3-V LVTTL P9 " "Pin FDC_IN_D2 uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8712 -6944 -6776 8728 "FDC_IN_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D0 3.3-V LVTTL R9 " "Pin FDC_IN_D0 uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8648 -6936 -6768 8664 "FDC_IN_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D1 3.3-V LVTTL R10 " "Pin FDC_IN_D1 uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8680 -6944 -6776 8696 "FDC_IN_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D3 3.3-V LVTTL P11 " "Pin FDC_IN_D3 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8752 -6952 -6784 8768 "FDC_IN_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D4 3.3-V LVTTL R11 " "Pin FDC_IN_D4 uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8784 -6952 -6784 8800 "FDC_IN_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D5 3.3-V LVTTL N9 " "Pin FDC_IN_D5 uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8816 -6952 -6784 8832 "FDC_IN_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D7 3.3-V LVTTL T10 " "Pin FDC_IN_D7 uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8880 -6960 -6792 8896 "FDC_IN_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP1 3.3-V LVTTL A3 " "Pin FPGA_IN_DIP1 uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3880 -5560 -5384 3896 "FPGA_IN_DIP1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP5 3.3-V LVTTL J1 " "Pin FPGA_IN_DIP5 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4344 -5568 -5400 4360 "FPGA_IN_DIP5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP7 3.3-V LVTTL L10 " "Pin FPGA_IN_DIP7 uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4552 -5560 -5392 4568 "FPGA_IN_DIP7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP6 3.3-V LVTTL G1 " "Pin FPGA_IN_DIP6 uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4456 -5568 -5400 4472 "FPGA_IN_DIP6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP4 3.3-V LVTTL K1 " "Pin FPGA_IN_DIP4 uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4240 -5608 -5432 4256 "FPGA_IN_DIP4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP3 3.3-V LVTTL L1 " "Pin FPGA_IN_DIP3 uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4120 -5560 -5384 4136 "FPGA_IN_DIP3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP2 3.3-V LVTTL A2 " "Pin FPGA_IN_DIP2 uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4016 -5560 -5384 4032 "FPGA_IN_DIP2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP0 3.3-V LVTTL A4 " "Pin FPGA_IN_DIP0 uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3760 -6064 -5888 3776 "FPGA_IN_DIP0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_TX 3.3-V LVTTL K8 " "Pin USB_TX uses I/O standard 3.3-V LVTTL at K8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { USB_TX } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_TX" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2912 -7104 -6928 2928 "USB_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SO 3.3-V LVTTL D8 " "Pin RTC_SPI_SO uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { RTC_SPI_SO } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SO" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14144 -6960 -6784 14160 "RTC_SPI_SO" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636763048991 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636763048991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/output_files/FPGA_DC_IDE_FDC.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/output_files/FPGA_DC_IDE_FDC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636763049140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5883 " "Peak virtual memory: 5883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636763049906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 16:24:09 2021 " "Processing ended: Fri Nov 12 16:24:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636763049906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636763049906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636763049906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636763049906 ""}
