Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading OpenROAD database at '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/33-openroad-detailedplacement/counter.odb'…
Reading design constraints file at '/home/lroot/NCO2ram/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 29 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 2 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 29.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(80450, 50190), (479450, 668380)].
[INFO CTS-0024]  Normalized sink region: [(5.91544, 3.69044), (35.2537, 49.1456)].
[INFO CTS-0025]     Width:  29.3382.
[INFO CTS-0026]     Height: 45.4551.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 15
    Sub-region size: 29.3382 X 22.7276
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 14.6691 X 22.7276
[INFO CTS-0034]     Segment length (rounded): 8.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 29.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 8:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 846.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_114
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_113
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               926    3475.83
  Tap cell                               1161    1452.64
  Clock buffer                              7     152.65
  Timing Repair Buffer                    112     524.25
  Inverter                                 26      97.59
  Clock inverter                            1       8.76
  Sequential cell                          25     625.60
  Multi-Input combinational cell           35     302.79
  Total                                  2295  253670.80
Writing OpenROAD database to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.odb'…
Writing netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.pnl.v'…
Writing layout to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.def'…
Writing timing constraints to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        208.3 u
average displacement        0.1 u
max displacement           59.2 u
original HPWL           23531.7 u
legalized HPWL          23927.1 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 84 instances
[INFO DPL-0021] HPWL before           23927.1 u
[INFO DPL-0022] HPWL after            23707.2 u
[INFO DPL-0023] HPWL delta               -0.9 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_114
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_113
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               926    3475.83
  Tap cell                               1161    1452.64
  Clock buffer                              7     152.65
  Timing Repair Buffer                    112     524.25
  Inverter                                 26      97.59
  Clock inverter                            1       8.76
  Sequential cell                          25     625.60
  Multi-Input combinational cell           35     302.79
  Total                                  2295  253670.80
Writing OpenROAD database to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.odb'…
Writing netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.pnl.v'…
Writing layout to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.def'…
Writing timing constraints to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/34-openroad-cts/counter.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 5.
[INFO CTS-0005] Total number of Clock Subnets: 5.
[INFO CTS-0006] Total number of Sinks: 29.
%OL_END_REPORT
