Test case 23

Optimisations:
  Iverilog: 
  Verilator: -fno-case -O3
  CXXRTL: -O0
  CXXSLG: -O0
  Xcelium: 
  CXXRTL_Yosys: -O1
  Iverilog_SV2V: 

Inputs:
  bus_in = c32def9b
  clk = 0
  inj_p_in2_1755422089313_78 = 0
  inj_p_mode_1755422089313_623 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=10011011000000000010110111000011
    Iverilog=10011011111011110010110111000011
    Iverilog_SV2V=10011011111011110010110111000011
    CXXRTL=10011011111011110010110111000011
    CXXRTL_Yosys=10011011111011110010110111000011
    CXXSLG=10011011111011110010110111000011
    Xcelium=10011011111011110010110111000011
