# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing -Wno-fatal -Wno-WIDTHTRUNC -Wno-WIDTHEXPAND -Wno-TIMESCALEMOD --top-module i2s_clock_gen_tb_verilator -Irtl rtl/i2s_clock_gen_verilator.sv sim/i2s_clock_gen_tb_verilator.sv"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      4100 27005266  1760442530   842119220  1760442530   842119220 "obj_dir/Vi2s_clock_gen_tb_verilator.cpp"
T      3357 27005264  1760442530   842055711  1760442530   842055711 "obj_dir/Vi2s_clock_gen_tb_verilator.h"
T      1866 27005293  1760442530   843338575  1760442530   843338575 "obj_dir/Vi2s_clock_gen_tb_verilator.mk"
T      1147 27005263  1760442530   842001919  1760442530   842001919 "obj_dir/Vi2s_clock_gen_tb_verilator__ConstPool_0.cpp"
T      1602 27005261  1760442530   841809687  1760442530   841809687 "obj_dir/Vi2s_clock_gen_tb_verilator__Syms.cpp"
T      1409 27005262  1760442530   841944211  1760442530   841944211 "obj_dir/Vi2s_clock_gen_tb_verilator__Syms.h"
T      3408 27005270  1760442530   842232844  1760442530   842232844 "obj_dir/Vi2s_clock_gen_tb_verilator___024root.h"
T     37227 27005289  1760442530   843054350  1760442530   843054350 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h18c16e5c__0.cpp"
T      1089 27005285  1760442530   842338864  1760442530   842338864 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h18c16e5c__0__Slow.cpp"
T      9186 27005290  1760442530   843195326  1760442530   843195326 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h59c1f88c__0.cpp"
T      6306 27005288  1760442530   842421349  1760442530   842421349 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h59c1f88c__0__Slow.cpp"
T       954 27005272  1760442530   842277468  1760442530   842277468 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__Slow.cpp"
T      1027 27005291  1760442530   843250469  1760442530   843250469 "obj_dir/Vi2s_clock_gen_tb_verilator__main.cpp"
T       799 27005268  1760442530   842166639  1760442530   842166639 "obj_dir/Vi2s_clock_gen_tb_verilator__pch.h"
T      1000 27005294  1760442530   843338575  1760442530   843338575 "obj_dir/Vi2s_clock_gen_tb_verilator__ver.d"
T         0        0  1760442530   843338575  1760442530   843338575 "obj_dir/Vi2s_clock_gen_tb_verilator__verFiles.dat"
T      1906 27005292  1760442530   843291797  1760442530   843291797 "obj_dir/Vi2s_clock_gen_tb_verilator_classes.mk"
S      4733 27005258  1760442419   798528744  1760442419   793528694 "rtl/i2s_clock_gen_verilator.sv"
S     15492 27005260  1760442512   202851305  1760442512   197284264 "sim/i2s_clock_gen_tb_verilator.sv"
