{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670618537247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670618537271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 23:42:17 2022 " "Processing started: Fri Dec 09 23:42:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670618537271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618537271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618537271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670618537923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670618537923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32 " "Found entity 1: mult32" {  } { { "mult32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder1 " "Found entity 1: full_adder1" {  } { { "full_adder1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/full_adder1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder1 " "Found entity 1: half_adder1" {  } { { "half_adder1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/half_adder1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_32 " "Found entity 1: mux8to1_32" {  } { { "mux8to1_32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mux8to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32 " "Found entity 1: mux2to1_32" {  } { { "mux2to1_32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mux2to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext32.v 1 1 " "Found 1 design units, including 1 entities, in source file ext32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext32 " "Found entity 1: ext32" {  } { { "ext32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/ext32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/and32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "xor32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/xor32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/or32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/not32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32_tb " "Found entity 1: and32_tb" {  } { { "and32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/and32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file xor32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor32_tb " "Found entity 1: xor32_tb" {  } { { "xor32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/xor32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32_tb " "Found entity 1: or32_tb" {  } { { "or32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/or32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder1_tb " "Found entity 1: full_adder1_tb" {  } { { "full_adder1_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/full_adder1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "control_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/control_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551755 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY and32_tb.v 2 mult32_tb.v(3) " "Verilog HDL macro warning at mult32_tb.v(3): overriding existing definition for macro \"DELAY\", which was defined in \"and32_tb.v\", line 2" {  } { { "mult32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32_tb " "Found entity 1: mult32_tb" {  } { { "mult32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY and32_tb.v 2 add32_tb.v(2) " "Verilog HDL macro warning at add32_tb.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"and32_tb.v\", line 2" {  } { { "add32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add32_tb.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32_tb " "Found entity 1: add32_tb" {  } { { "add32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY and32_tb.v 2 not32_tb.v(2) " "Verilog HDL macro warning at not32_tb.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"and32_tb.v\", line 2" {  } { { "not32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/not32_tb.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32_tb " "Found entity 1: not32_tb" {  } { { "not32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/not32_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY and32_tb.v 2 alu32_tb.v(3) " "Verilog HDL macro warning at alu32_tb.v(3): overriding existing definition for macro \"DELAY\", which was defined in \"and32_tb.v\", line 2" {  } { { "alu32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32_tb.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32_tb " "Found entity 1: alu32_tb" {  } { { "alu32_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670618551771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618551771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32 " "Elaborating entity \"alu32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670618551834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32 mult32:g0 " "Elaborating entity \"mult32\" for hierarchy \"mult32:g0\"" {  } { { "alu32.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32 mult32:g0\|mux2to1_32:m0 " "Elaborating entity \"mux2to1_32\" for hierarchy \"mult32:g0\|mux2to1_32:m0\"" {  } { { "mult32.v" "m0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mult32:g0\|mux2to1_32:m0\|mux2to1:g31 " "Elaborating entity \"mux2to1\" for hierarchy \"mult32:g0\|mux2to1_32:m0\|mux2to1:g31\"" {  } { { "mux2to1_32.v" "g31" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mux2to1_32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 mult32:g0\|add32:a0 " "Elaborating entity \"add32\" for hierarchy \"mult32:g0\|add32:a0\"" {  } { { "mult32.v" "a0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 mult32:g0\|add32:a0\|add4:g0 " "Elaborating entity \"add4\" for hierarchy \"mult32:g0\|add32:a0\|add4:g0\"" {  } { { "add32.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 mult32:g0\|add32:a0\|add4:g0\|add1:g0 " "Elaborating entity \"add1\" for hierarchy \"mult32:g0\|add32:a0\|add4:g0\|add1:g0\"" {  } { { "add4.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder1 mult32:g0\|add32:a0\|add4:g0\|add1:g0\|full_adder1:g1 " "Elaborating entity \"full_adder1\" for hierarchy \"mult32:g0\|add32:a0\|add4:g0\|add1:g0\|full_adder1:g1\"" {  } { { "add1.v" "g1" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/add1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder1 mult32:g0\|add32:a0\|add4:g0\|add1:g0\|full_adder1:g1\|half_adder1:g0 " "Elaborating entity \"half_adder1\" for hierarchy \"mult32:g0\|add32:a0\|add4:g0\|add1:g0\|full_adder1:g1\|half_adder1:g0\"" {  } { { "full_adder1.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/full_adder1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618551912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mult32:g0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"mult32:g0\|datapath:d0\"" {  } { { "mult32.v" "d0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 datapath.v(42) " "Verilog HDL assignment warning at datapath.v(42): truncated value with size 32 to match size of target (5)" {  } { { "datapath.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/datapath.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670618552006 "|mult32|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 mult32:g0\|datapath:d0\|or32:o " "Elaborating entity \"or32\" for hierarchy \"mult32:g0\|datapath:d0\|or32:o\"" {  } { { "datapath.v" "o" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mult32:g0\|control:c0 " "Elaborating entity \"control\" for hierarchy \"mult32:g0\|control:c0\"" {  } { { "mult32.v" "c0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/mult32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 xor32:l0 " "Elaborating entity \"xor32\" for hierarchy \"xor32:l0\"" {  } { { "alu32.v" "l0" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 and32:l1 " "Elaborating entity \"and32\" for hierarchy \"and32:l1\"" {  } { { "alu32.v" "l1" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 not32:l3 " "Elaborating entity \"not32\" for hierarchy \"not32:l3\"" {  } { { "alu32.v" "l3" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_32 mux8to1_32:m " "Elaborating entity \"mux8to1_32\" for hierarchy \"mux8to1_32:m\"" {  } { { "alu32.v" "m" { Text "D:/intelFPGA_lite/18.1/workspace/alu32/alu32.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618552022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670618553498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670618554534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670618554534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670618554659 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670618554659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "309 " "Implemented 309 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670618554659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670618554659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670618554691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 23:42:34 2022 " "Processing ended: Fri Dec 09 23:42:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670618554691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670618554691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670618554691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670618554691 ""}
