{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@100:116@HdlStmProcess", "\nalways @(posedge clk) begin\n  data_d1 <= in_data[DATA_PATH_WIDTH*10-9+:9];\nend\n\nalways @(posedge clk) begin\n  if (out_data[9:0] == PATTERN_P || out_data[9:0] == PATTERN_N) begin\n    pattern_match <= 1'b1;\n  end else begin\n    pattern_match <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    cooldown <= 2'h3;\n    align <= 4'h0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[105, "always @(posedge clk) begin\n"], [106, "  if (out_data[9:0] == PATTERN_P || out_data[9:0] == PATTERN_N) begin\n"], [107, "    pattern_match <= 1'b1;\n"], [108, "  end else begin\n"], [109, "    pattern_match <= 1'b0;\n"], [111, "end\n"]], "Add": [[109, "  always @(posedge clk) begin\n"], [109, "    if (out_data[9:0] == PATTERN_P || out_data[9:0] == PATTERN_N) begin\n"], [109, "      pattern_match <= 1'b1;\n"], [109, "    end else begin\n"], [109, "      pattern_match <= 1'b0;\n"], [109, "    end\n"]]}}