# Lab 3: Thunderbird Turn Signal

VHDL for ECE 281 [Lab 3](https://usafa-ece.github.io/ece281-book/lab/lab3.html)

Targeted toward Digilent Basys3. Make sure to install the [board files](https://github.com/Xilinx/XilinxBoardStore/tree/2018.2/boards/Digilent/basys3).

Built for Vivado 2024.2 on Windows 11.

Image:

![Waveform from thunderbird_fsm_tb](myimage.png)

Documentation:
John Alves pointed out that my prelab was wrong and I needed to fix my logic.
Ryou helped show me how to implement the wire connecting the clocks in top basys