<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='404' ll='406' type='bool llvm::GCNSubtarget::hasSMRDReadVALUDefHazard() const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='402'>/// A read of an SGPR by SMRD instruction requires 4 wait states when the SGPR
  /// was written by a VALU instruction.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='557' u='c' c='_ZN4llvm19GCNHazardRecognizer16checkSMRDHazardsEPNS_12MachineInstrE'/>
