Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 16 13:39:37 2024
| Host         : DESKTOP-8OALKSO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Clock_timing_summary_routed.rpt -pb Clock_timing_summary_routed.pb -rpx Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: Frequency_Regulator/clk_out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Segment_frequency/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.282        0.000                      0                   45        0.263        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.282        0.000                      0                   45        0.263        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 2.374ns (62.860%)  route 1.403ns (37.140%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564     5.085    Frequency_Regulator/CLK
    SLICE_X35Y44         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.587     6.091    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.922 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    Frequency_Regulator/count0_carry_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.264    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.379    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  Frequency_Regulator/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.493    Frequency_Regulator/count0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.715 r  Frequency_Regulator/count0_carry__5/O[0]
                         net (fo=1, routed)           0.815     8.530    Frequency_Regulator/count0_carry__5_n_7
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.332     8.862 r  Frequency_Regulator/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.862    Frequency_Regulator/count[25]
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.118    15.144    Frequency_Regulator/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 2.372ns (63.023%)  route 1.392ns (36.977%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564     5.085    Frequency_Regulator/CLK
    SLICE_X35Y44         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.587     6.091    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.922 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    Frequency_Regulator/count0_carry_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.264    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  Frequency_Regulator/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     7.379    Frequency_Regulator/count0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.713 r  Frequency_Regulator/count0_carry__4/O[1]
                         net (fo=1, routed)           0.804     8.517    Frequency_Regulator/count0_carry__4_n_6
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.332     8.849 r  Frequency_Regulator/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.849    Frequency_Regulator/count[22]
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.118    15.144    Frequency_Regulator/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.828ns (22.386%)  route 2.871ns (77.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.565     5.086    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  Frequency_Regulator/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.402    Frequency_Regulator/count_reg_n_0_[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.526 r  Frequency_Regulator/count[25]_i_7/O
                         net (fo=1, routed)           0.939     7.465    Frequency_Regulator/count[25]_i_7_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  Frequency_Regulator/count[25]_i_2/O
                         net (fo=26, routed)          1.072     8.661    Frequency_Regulator/count[25]_i_2_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.785 r  Frequency_Regulator/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.785    Frequency_Regulator/count[19]
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[19]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.079    15.090    Frequency_Regulator/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.828ns (22.502%)  route 2.852ns (77.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.565     5.086    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  Frequency_Regulator/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.402    Frequency_Regulator/count_reg_n_0_[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.526 r  Frequency_Regulator/count[25]_i_7/O
                         net (fo=1, routed)           0.939     7.465    Frequency_Regulator/count[25]_i_7_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  Frequency_Regulator/count[25]_i_2/O
                         net (fo=26, routed)          1.053     8.642    Frequency_Regulator/count[25]_i_2_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.766 r  Frequency_Regulator/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.766    Frequency_Regulator/count[17]
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[17]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.079    15.090    Frequency_Regulator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.828ns (22.721%)  route 2.816ns (77.279%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.565     5.086    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  Frequency_Regulator/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.402    Frequency_Regulator/count_reg_n_0_[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.526 r  Frequency_Regulator/count[25]_i_7/O
                         net (fo=1, routed)           0.939     7.465    Frequency_Regulator/count[25]_i_7_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  Frequency_Regulator/count[25]_i_2/O
                         net (fo=26, routed)          1.018     8.606    Frequency_Regulator/count[25]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.730 r  Frequency_Regulator/count[2]_i_1__3/O
                         net (fo=1, routed)           0.000     8.730    Frequency_Regulator/count[2]
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.029    15.080    Frequency_Regulator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.828ns (22.727%)  route 2.815ns (77.273%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.565     5.086    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  Frequency_Regulator/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.402    Frequency_Regulator/count_reg_n_0_[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.526 r  Frequency_Regulator/count[25]_i_7/O
                         net (fo=1, routed)           0.939     7.465    Frequency_Regulator/count[25]_i_7_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  Frequency_Regulator/count[25]_i_2/O
                         net (fo=26, routed)          1.017     8.605    Frequency_Regulator/count[25]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.729 r  Frequency_Regulator/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.729    Frequency_Regulator/count[4]
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[4]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.031    15.082    Frequency_Regulator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 2.239ns (61.454%)  route 1.404ns (38.546%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564     5.085    Frequency_Regulator/CLK
    SLICE_X35Y44         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.587     6.091    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.922 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    Frequency_Regulator/count0_carry_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.264    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.577 r  Frequency_Regulator/count0_carry__3/O[3]
                         net (fo=1, routed)           0.818     8.395    Frequency_Regulator/count0_carry__3_n_4
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.334     8.729 r  Frequency_Regulator/count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.729    Frequency_Regulator/count[20]
    SLICE_X33Y48         FDCE                                         r  Frequency_Regulator/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.787    Frequency_Regulator/CLK
    SLICE_X33Y48         FDCE                                         r  Frequency_Regulator/count_reg[20]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.075    15.087    Frequency_Regulator/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.856ns (23.310%)  route 2.816ns (76.690%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.565     5.086    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  Frequency_Regulator/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.402    Frequency_Regulator/count_reg_n_0_[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.526 r  Frequency_Regulator/count[25]_i_7/O
                         net (fo=1, routed)           0.939     7.465    Frequency_Regulator/count[25]_i_7_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  Frequency_Regulator/count[25]_i_2/O
                         net (fo=26, routed)          1.018     8.606    Frequency_Regulator/count[25]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.152     8.758 r  Frequency_Regulator/count[3]_i_1__4/O
                         net (fo=1, routed)           0.000     8.758    Frequency_Regulator/count[3]
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.075    15.126    Frequency_Regulator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.856ns (23.317%)  route 2.815ns (76.683%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.565     5.086    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  Frequency_Regulator/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.402    Frequency_Regulator/count_reg_n_0_[2]
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.526 r  Frequency_Regulator/count[25]_i_7/O
                         net (fo=1, routed)           0.939     7.465    Frequency_Regulator/count[25]_i_7_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.589 r  Frequency_Regulator/count[25]_i_2/O
                         net (fo=26, routed)          1.017     8.605    Frequency_Regulator/count[25]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.152     8.757 r  Frequency_Regulator/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.757    Frequency_Regulator/count[5]
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X33Y45         FDCE                                         r  Frequency_Regulator/count_reg[5]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.075    15.126    Frequency_Regulator/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 Frequency_Regulator/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 2.251ns (61.762%)  route 1.394ns (38.238%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564     5.085    Frequency_Regulator/CLK
    SLICE_X35Y44         FDCE                                         r  Frequency_Regulator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  Frequency_Regulator/count_reg[1]/Q
                         net (fo=2, routed)           0.587     6.091    Frequency_Regulator/count_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.922 r  Frequency_Regulator/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.922    Frequency_Regulator/count0_carry_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Frequency_Regulator/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    Frequency_Regulator/count0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  Frequency_Regulator/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Frequency_Regulator/count0_carry__1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  Frequency_Regulator/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.264    Frequency_Regulator/count0_carry__2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.598 r  Frequency_Regulator/count0_carry__3/O[1]
                         net (fo=1, routed)           0.807     8.405    Frequency_Regulator/count0_carry__3_n_6
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.325     8.730 r  Frequency_Regulator/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.730    Frequency_Regulator/count[18]
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.786    Frequency_Regulator/CLK
    SLICE_X34Y49         FDCE                                         r  Frequency_Regulator/count_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDCE (Setup_fdce_C_D)        0.118    15.144    Frequency_Regulator/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Frequency_Regulator/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Frequency_Regulator/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Frequency_Regulator/CLK
    SLICE_X31Y46         FDCE                                         r  Frequency_Regulator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Frequency_Regulator/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.755    Frequency_Regulator/count_reg_n_0_[0]
    SLICE_X31Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  Frequency_Regulator/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Frequency_Regulator/count[0]
    SLICE_X31Y46         FDCE                                         r  Frequency_Regulator/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Frequency_Regulator/CLK
    SLICE_X31Y46         FDCE                                         r  Frequency_Regulator/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    Frequency_Regulator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Segment_frequency/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.447    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  Segment_frequency/clk_out_reg/Q
                         net (fo=2, routed)           0.185     1.773    Segment_frequency/clk_segments
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  Segment_frequency/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    Segment_frequency/clk_out_i_1__0_n_0
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.960    Segment_frequency/CLK
    SLICE_X32Y47         FDCE                                         r  Segment_frequency/clk_out_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.091     1.538    Segment_frequency/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X33Y45         FDCE                                         r  Segment_frequency/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  Segment_frequency/count_reg[0]/Q
                         net (fo=3, routed)           0.232     1.819    Segment_frequency/count_reg_n_0_[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  Segment_frequency/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    Segment_frequency/count[0]
    SLICE_X33Y45         FDCE                                         r  Segment_frequency/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X33Y45         FDCE                                         r  Segment_frequency/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    Segment_frequency/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.868%)  route 0.284ns (55.133%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[8]/Q
                         net (fo=2, routed)           0.129     1.716    Segment_frequency/count_reg_n_0_[8]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.761 r  Segment_frequency/count[16]_i_5/O
                         net (fo=17, routed)          0.155     1.916    Segment_frequency/count[16]_i_5_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.961 r  Segment_frequency/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.961    Segment_frequency/count[12]
    SLICE_X32Y46         FDCE                                         r  Segment_frequency/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y46         FDCE                                         r  Segment_frequency/count_reg[12]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092     1.554    Segment_frequency/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.658%)  route 0.324ns (58.342%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[5]/Q
                         net (fo=2, routed)           0.153     1.740    Segment_frequency/count_reg_n_0_[5]
    SLICE_X33Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  Segment_frequency/count[16]_i_2/O
                         net (fo=17, routed)          0.171     1.956    Segment_frequency/count[16]_i_2_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.001 r  Segment_frequency/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.001    Segment_frequency/count[9]
    SLICE_X33Y46         FDCE                                         r  Segment_frequency/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X33Y46         FDCE                                         r  Segment_frequency/count_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.092     1.554    Segment_frequency/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.697%)  route 0.366ns (61.303%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[5]/Q
                         net (fo=2, routed)           0.153     1.740    Segment_frequency/count_reg_n_0_[5]
    SLICE_X33Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  Segment_frequency/count[16]_i_2/O
                         net (fo=17, routed)          0.213     1.998    Segment_frequency/count[16]_i_2_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.043 r  Segment_frequency/count[2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.043    Segment_frequency/count[2]
    SLICE_X35Y44         FDCE                                         r  Segment_frequency/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.958    Segment_frequency/CLK
    SLICE_X35Y44         FDCE                                         r  Segment_frequency/count_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092     1.572    Segment_frequency/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.915%)  route 0.378ns (62.085%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[5]/Q
                         net (fo=2, routed)           0.153     1.740    Segment_frequency/count_reg_n_0_[5]
    SLICE_X33Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  Segment_frequency/count[16]_i_2/O
                         net (fo=17, routed)          0.225     2.010    Segment_frequency/count[16]_i_2_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.055 r  Segment_frequency/count[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.055    Segment_frequency/count[3]
    SLICE_X33Y44         FDCE                                         r  Segment_frequency/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X33Y44         FDCE                                         r  Segment_frequency/count_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091     1.553    Segment_frequency/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.854%)  route 0.364ns (61.146%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[5]/Q
                         net (fo=2, routed)           0.153     1.740    Segment_frequency/count_reg_n_0_[5]
    SLICE_X33Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  Segment_frequency/count[16]_i_2/O
                         net (fo=17, routed)          0.211     1.996    Segment_frequency/count[16]_i_2_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.041 r  Segment_frequency/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.041    Segment_frequency/count[5]
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.091     1.537    Segment_frequency/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.789%)  route 0.365ns (61.211%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[5]/Q
                         net (fo=2, routed)           0.153     1.740    Segment_frequency/count_reg_n_0_[5]
    SLICE_X33Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  Segment_frequency/count[16]_i_2/O
                         net (fo=17, routed)          0.212     1.997    Segment_frequency/count[16]_i_2_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.042 r  Segment_frequency/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.042    Segment_frequency/count[6]
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    Segment_frequency/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 Segment_frequency/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_frequency/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.800%)  route 0.380ns (62.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.446    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Segment_frequency/count_reg[8]/Q
                         net (fo=2, routed)           0.129     1.716    Segment_frequency/count_reg_n_0_[8]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.761 r  Segment_frequency/count[16]_i_5/O
                         net (fo=17, routed)          0.252     2.012    Segment_frequency/count[16]_i_5_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I3_O)        0.045     2.057 r  Segment_frequency/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.057    Segment_frequency/count[8]
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.959    Segment_frequency/CLK
    SLICE_X32Y45         FDCE                                         r  Segment_frequency/count_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    Segment_frequency/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.519    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Frequency_Regulator/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   Frequency_Regulator/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   Frequency_Regulator/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   Frequency_Regulator/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   Frequency_Regulator/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   Frequency_Regulator/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   Frequency_Regulator/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   Frequency_Regulator/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   Frequency_Regulator/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   Frequency_Regulator/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   Frequency_Regulator/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   Frequency_Regulator/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   Frequency_Regulator/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   Frequency_Regulator/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Frequency_Regulator/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Frequency_Regulator/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Frequency_Regulator/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Frequency_Regulator/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Frequency_Regulator/count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Frequency_Regulator/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   Frequency_Regulator/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   Frequency_Regulator/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   Frequency_Regulator/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   Frequency_Regulator/count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   Frequency_Regulator/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   Frequency_Regulator/count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   Frequency_Regulator/count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   Frequency_Regulator/count_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   Frequency_Regulator/count_reg[24]/C



