{
    "name": "Cores-SweRV-EL2",
    "folder": "Cores-SweRV-EL2",
    "sim_files": [
        "testbench/axi4_mux/arbiter.v",
        "testbench/axi4_mux/axi_crossbar.v",
        "testbench/axi4_mux/axi_crossbar_addr.v",
        "testbench/axi4_mux/axi_crossbar_rd.v",
        "testbench/axi4_mux/axi_crossbar_wr.v",
        "testbench/axi4_mux/axi_crossbar_wrap_2x1.v",
        "testbench/axi4_mux/axi_register_rd.v",
        "testbench/axi4_mux/axi_register_wr.v",
        "testbench/axi4_mux/priority_encoder.v",
        "third_party/cocotb/tests/designs/basic_hierarchy_module/basic_hierarchy_module.v",
        "third_party/cocotb/tests/designs/plusargs_module/tb_top.v",
        "third_party/cocotb/tests/designs/runner/runner.v",
        "third_party/cocotb/tests/designs/uart2bus/verilog/baud_gen.v",
        "third_party/cocotb/tests/designs/uart2bus/verilog/uart2bus_top.v",
        "third_party/cocotb/tests/designs/uart2bus/verilog/uart_parser.v",
        "third_party/cocotb/tests/designs/uart2bus/verilog/uart_rx.v",
        "third_party/cocotb/tests/designs/uart2bus/verilog/uart_top.v",
        "third_party/cocotb/tests/designs/uart2bus/verilog/uart_tx.v",
        "third_party/cocotb/tests/test_cases/test_3270/test_3270.v",
        "design/ifu/el2_ifu_tb_memread.sv",
        "design/lsu/el2_lsu_stbuf.sv",
        "testbench/ahb_lite_2to1_mux.sv",
        "testbench/ahb_sif.sv",
        "testbench/axi_lsu_dma_bridge.sv",
        "testbench/tb_top.sv",
        "testbench/tb_top_pkg.sv",
        "testbench/user_cells.sv",
        "testbench/veer_wrapper.sv",
        "testbench/jtagdpi/jtagdpi.sv",
        "testbench/uvm/mem/hdl/dccm_agent.sv",
        "testbench/uvm/mem/hdl/dccm_base_test.sv",
        "testbench/uvm/mem/hdl/dccm_driver.sv",
        "testbench/uvm/mem/hdl/dccm_interface.sv",
        "testbench/uvm/mem/hdl/dccm_memtest.sv",
        "testbench/uvm/mem/hdl/dccm_monitor.sv",
        "testbench/uvm/mem/hdl/dccm_scoreboard.sv",
        "testbench/uvm/mem/hdl/dccm_sequence.sv",
        "testbench/uvm/mem/hdl/dccm_sequencer.sv",
        "testbench/uvm/mem/hdl/dccm_transaction_sequence_item.sv",
        "testbench/uvm/mem/hdl/tbench_top.sv",
        "third_party/cocotb/examples/adder/hdl/adder.sv",
        "third_party/cocotb/examples/analog_model/digital.sv",
        "third_party/cocotb/examples/doc_examples/quickstart/my_design.sv",
        "third_party/cocotb/examples/matrix_multiplier/hdl/matrix_multiplier.sv",
        "third_party/cocotb/examples/mixed_language/hdl/endian_swapper.sv",
        "third_party/cocotb/examples/mixed_language/hdl/toplevel.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/analog_probe_cadence.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/analog_probe_synopsys.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/nettypes_pkg_cadence.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/nettypes_pkg_synopsys.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/regulator.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/rescap.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/tb_regulator.sv",
        "third_party/cocotb/examples/mixed_signal/hdl/tb_rescap.sv",
        "third_party/cocotb/examples/simple_dff/dff.sv",
        "third_party/cocotb/tests/designs/array_module/array_module.sv",
        "third_party/cocotb/tests/designs/multi_dimension_array/cocotb_array.sv",
        "third_party/cocotb/tests/designs/multi_dimension_array/cocotb_array_pkg.sv",
        "third_party/cocotb/tests/designs/multi_dimension_array/cocotb_struct_pkg.sv",
        "third_party/cocotb/tests/designs/sample_module/sample_module.sv",
        "third_party/cocotb/tests/designs/uart2bus/top/verilog_toplevel.sv",
        "third_party/cocotb/tests/designs/vhdl_configurations/testbench.sv",
        "third_party/cocotb/tests/test_cases/test_fatal/fatal.sv",
        "third_party/cocotb/tests/test_cases/test_first_on_coincident_triggers/test.sv",
        "third_party/cocotb/tests/test_cases/test_iteration_verilog/endian_swapper.sv",
        "third_party/cocotb/tests/test_cases/test_long_log_msg/test.sv",
        "third_party/cocotb/tests/test_cases/test_packed_union/test_packed_union.sv",
        "third_party/cocotb/tests/test_cases/test_sv_interface/top.sv",
        "third_party/cocotb/tests/test_cases/test_verilog_include_dirs/simple_and.sv",
        "third_party/riscv-dv/test/riscv_instr_base_test.sv",
        "third_party/riscv-dv/test/riscv_instr_cov_test.sv",
        "third_party/riscv-dv/test/riscv_instr_gen_tb_top.sv",
        "third_party/riscv-dv/test/riscv_instr_test.sv",
        "third_party/riscv-dv/test/riscv_instr_test_lib.sv",
        "third_party/riscv-dv/test/riscv_instr_test_pkg.sv",
        "verification/block/dccm/el2_lsu_dccm_mem_wrapper.sv",
        "verification/block/dec_ib/el2_dec_ib_ctl_wrapper.sv",
        "verification/block/dec_tl/el2_dec_trigger_wrapper.sv",
        "verification/block/dmi/dmi_test_wrapper.sv",
        "verification/block/exu_alu/el2_exu_alu_ctl_wrapper.sv",
        "verification/block/exu_div/el2_exu_div_ctl_wrapper.sv",
        "verification/block/exu_mul/el2_exu_mul_ctl_wrapper.sv",
        "verification/block/iccm/el2_ifu_iccm_mem_wrapper.sv",
        "verification/block/lsu_tl/el2_lsu_trigger_wrapper.sv",
        "verification/block/pmp/el2_pmp_wrapper.sv",
        "third_party/cocotb/examples/adder/hdl/adder.vhdl",
        "third_party/cocotb/examples/mixed_language/hdl/endian_swapper.vhdl",
        "third_party/cocotb/examples/mixed_language/hdl/toplevel.vhdl",
        "third_party/cocotb/examples/simple_dff/dff.vhdl",
        "third_party/cocotb/tests/designs/runner/runner.vhdl",
        "third_party/cocotb/tests/designs/sample_module/sample_module.vhdl",
        "third_party/cocotb/tests/designs/sample_module/sample_module_1.vhdl",
        "third_party/cocotb/tests/designs/sample_module/sample_module_pack.vhdl",
        "third_party/cocotb/tests/designs/uart2bus/top/vhdl_toplevel.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries/a.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries/b.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/a.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/b.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/c.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/d.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/e.vhdl",
        "third_party/cocotb/tests/test_cases/test_vhdl_zerovector/vhdl_zerovector.vhdl",
        "third_party/cocotb/examples/matrix_multiplier/hdl/matrix_multiplier.vhd",
        "third_party/cocotb/examples/matrix_multiplier/hdl/matrix_multiplier_pkg.vhd",
        "third_party/cocotb/tests/designs/array_module/array_module.vhd",
        "third_party/cocotb/tests/designs/array_module/array_module_aldec.vhd",
        "third_party/cocotb/tests/designs/array_module/array_module_pack.vhd",
        "third_party/cocotb/tests/designs/plusargs_module/tb_top.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/baudGen.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/uart2BusTop.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/uart2BusTop_pkg.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/uartParser.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/uartRx.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/uartTop.vhd",
        "third_party/cocotb/tests/designs/uart2bus/vhdl/uartTx.vhd",
        "third_party/cocotb/tests/designs/vhdl_configurations/configurations.vhd",
        "third_party/cocotb/tests/designs/vhdl_configurations/dut.vhd",
        "third_party/cocotb/tests/designs/vhdl_configurations/testbench.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/packages/pkg_components.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/packages/pkg_helper.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/packages/pkg_param.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/packages/pkg_param_derived.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/packages/pkg_trellis.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/packages/pkg_types.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/acs.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/axi4s_buffer.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/branch_distance.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/dec_viterbi.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/generic_sp_ram.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/ram_ctrl.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/recursion.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/reorder.vhd",
        "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/traceback.vhd",
        "third_party/cocotb/tests/test_cases/test_fatal/fatal.vhd",
        "third_party/cocotb/tests/test_cases/test_first_on_coincident_triggers/test.vhd",
        "third_party/cocotb/tests/test_cases/test_long_log_msg/test.vhd",
        "third_party/cocotb/tests/test_cases/test_toplevel_library/mylib.vhd"
    ],
    "files": [],
    "include_dirs": [],
    "repository": "https://github.com/chipsalliance/Cores-SweRV-EL2",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "Synchronizes",
            "file": "design/dmi/dmi_jtag_to_core_sync.v"
        },
        {
            "module": "dmi_jtag_to_core_sync",
            "file": "design/dmi/dmi_jtag_to_core_sync.v"
        },
        {
            "module": "dmi_mux",
            "file": "design/dmi/dmi_mux.v"
        },
        {
            "module": "for",
            "file": "design/dmi/dmi_wrapper.v"
        },
        {
            "module": "dmi_wrapper",
            "file": "design/dmi/dmi_wrapper.v"
        },
        {
            "module": "rvjtag_tap",
            "file": "design/dmi/rvjtag_tap.v"
        },
        {
            "module": "arbiter",
            "file": "testbench/axi4_mux/arbiter.v"
        },
        {
            "module": "axi_crossbar",
            "file": "testbench/axi4_mux/axi_crossbar.v"
        },
        {
            "module": "axi_crossbar_addr",
            "file": "testbench/axi4_mux/axi_crossbar_addr.v"
        },
        {
            "module": "axi_crossbar_rd",
            "file": "testbench/axi4_mux/axi_crossbar_rd.v"
        },
        {
            "module": "axi_crossbar_wr",
            "file": "testbench/axi4_mux/axi_crossbar_wr.v"
        },
        {
            "module": "axi_crossbar_wrap_2x1",
            "file": "testbench/axi4_mux/axi_crossbar_wrap_2x1.v"
        },
        {
            "module": "axi_register_rd",
            "file": "testbench/axi4_mux/axi_register_rd.v"
        },
        {
            "module": "axi_register_wr",
            "file": "testbench/axi4_mux/axi_register_wr.v"
        },
        {
            "module": "priority_encoder",
            "file": "testbench/axi4_mux/priority_encoder.v"
        },
        {
            "module": "module_a",
            "file": "third_party/cocotb/tests/designs/basic_hierarchy_module/basic_hierarchy_module.v"
        },
        {
            "module": "module",
            "file": "third_party/cocotb/tests/designs/basic_hierarchy_module/basic_hierarchy_module.v"
        },
        {
            "module": "module",
            "file": "third_party/cocotb/tests/designs/basic_hierarchy_module/basic_hierarchy_module.v"
        },
        {
            "module": "tb_top",
            "file": "third_party/cocotb/tests/designs/plusargs_module/tb_top.v"
        },
        {
            "module": "runner",
            "file": "third_party/cocotb/tests/designs/runner/runner.v"
        },
        {
            "module": "basic_hierarchy_module",
            "file": "third_party/cocotb/tests/designs/runner/runner.v"
        },
        {
            "module": "has",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/baud_gen.v"
        },
        {
            "module": "baud_gen",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/baud_gen.v"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/baud_gen.v"
        },
        {
            "module": "uart2bus_top",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart2bus_top.v"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart2bus_top.v"
        },
        {
            "module": "instance",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart2bus_top.v"
        },
        {
            "module": "uart_parser",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_parser.v"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_parser.v"
        },
        {
            "module": "uart_rx",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_rx.v"
        },
        {
            "module": "input",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_rx.v"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_rx.v"
        },
        {
            "module": "uart_top",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_top.v"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_top.v"
        },
        {
            "module": "baud_gen",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_top.v"
        },
        {
            "module": "uart_tx",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_tx.v"
        },
        {
            "module": "input",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_tx.v"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/verilog/uart_tx.v"
        },
        {
            "module": "trigger_counter",
            "file": "third_party/cocotb/tests/test_cases/test_3270/test_3270.v"
        },
        {
            "module": "el2_dma_ctrl",
            "file": "design/el2_dma_ctrl.sv"
        },
        {
            "module": "el2_mem",
            "file": "design/el2_mem.sv"
        },
        {
            "module": "el2_pic_ctrl",
            "file": "design/el2_pic_ctrl.sv"
        },
        {
            "module": "module",
            "file": "design/el2_pic_ctrl.sv"
        },
        {
            "module": "el2_configurable_gw",
            "file": "design/el2_pic_ctrl.sv"
        },
        {
            "module": "el2_pmp",
            "file": "design/el2_pmp.sv"
        },
        {
            "module": "el2_veer",
            "file": "design/el2_veer.sv"
        },
        {
            "module": "wants",
            "file": "design/el2_veer.sv"
        },
        {
            "module": "wants",
            "file": "design/el2_veer.sv"
        },
        {
            "module": "el2_veer_wrapper",
            "file": "design/el2_veer_wrapper.sv"
        },
        {
            "module": "el2_dbg",
            "file": "design/dbg/el2_dbg.sv"
        },
        {
            "module": "implements",
            "file": "design/dbg/el2_dbg.sv"
        },
        {
            "module": "el2_dec",
            "file": "design/dec/el2_dec.sv"
        },
        {
            "module": "el2_dec_decode_ctl",
            "file": "design/dec/el2_dec_decode_ctl.sv"
        },
        {
            "module": "el2_dec_dec_ctl",
            "file": "design/dec/el2_dec_decode_ctl.sv"
        },
        {
            "module": "el2_dec_gpr_ctl",
            "file": "design/dec/el2_dec_gpr_ctl.sv"
        },
        {
            "module": "el2_dec_ib_ctl",
            "file": "design/dec/el2_dec_ib_ctl.sv"
        },
        {
            "module": "el2_dec_pmp_ctl",
            "file": "design/dec/el2_dec_pmp_ctl.sv"
        },
        {
            "module": "el2_dec_tlu_ctl",
            "file": "design/dec/el2_dec_tlu_ctl.sv"
        },
        {
            "module": "el2_dec_timer_ctl",
            "file": "design/dec/el2_dec_tlu_ctl.sv"
        },
        {
            "module": "el2_dec_trigger",
            "file": "design/dec/el2_dec_trigger.sv"
        },
        {
            "module": "el2_exu",
            "file": "design/exu/el2_exu.sv"
        },
        {
            "module": "el2_exu_alu_ctl",
            "file": "design/exu/el2_exu_alu_ctl.sv"
        },
        {
            "module": "el2_exu_div_ctl",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_div_existing_1bit_cheapshortq",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_div_new_1bit_fullshortq",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_div_new_2bit_fullshortq",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_div_new_3bit_fullshortq",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_div_new_4bit_fullshortq",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_div_cls",
            "file": "design/exu/el2_exu_div_ctl.sv"
        },
        {
            "module": "el2_exu_mul_ctl",
            "file": "design/exu/el2_exu_mul_ctl.sv"
        },
        {
            "module": "el2_ifu",
            "file": "design/ifu/el2_ifu.sv"
        },
        {
            "module": "el2_ifu_aln_ctl",
            "file": "design/ifu/el2_ifu_aln_ctl.sv"
        },
        {
            "module": "el2_ifu_bp_ctl",
            "file": "design/ifu/el2_ifu_bp_ctl.sv"
        },
        {
            "module": "el2_ifu_compress_ctl",
            "file": "design/ifu/el2_ifu_compress_ctl.sv"
        },
        {
            "module": "el2_ifu_ic_mem",
            "file": "design/ifu/el2_ifu_ic_mem.sv"
        },
        {
            "module": "EL2_IC_DATA",
            "file": "design/ifu/el2_ifu_ic_mem.sv"
        },
        {
            "module": "EL2_IC_TAG",
            "file": "design/ifu/el2_ifu_ic_mem.sv"
        },
        {
            "module": "el2_ifu_iccm_mem",
            "file": "design/ifu/el2_ifu_iccm_mem.sv"
        },
        {
            "module": "el2_ifu_ifc_ctl",
            "file": "design/ifu/el2_ifu_ifc_ctl.sv"
        },
        {
            "module": "el2_ifu_mem_ctl",
            "file": "design/ifu/el2_ifu_mem_ctl.sv"
        },
        {
            "module": "el2_ifu_tb_memread",
            "file": "design/ifu/el2_ifu_tb_memread.sv"
        },
        {
            "module": "ahb_to_axi4",
            "file": "design/lib/ahb_to_axi4.sv"
        },
        {
            "module": "axi4_to_ahb",
            "file": "design/lib/axi4_to_ahb.sv"
        },
        {
            "module": "rvdff",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffs",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffsc",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdff_fpga",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffs_fpga",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffsc_fpga",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "module",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffpcie",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdfflie",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffppe",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "module",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvdffiee",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "module",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvsyncss_fpga",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvlsadder",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvbradder",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvtwoscomp",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvfindfirst1",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvfindfirst1hot",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvmaskandmatch",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvrangecheck",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rveven_paritygen",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rveven_paritycheck",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvecc_encode",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvecc_decode",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvecc_encode_64",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvecc_decode_64",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvclkhdr",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "rvoclkhdr",
            "file": "design/lib/beh_lib.sv"
        },
        {
            "module": "el2_btb_tag_hash",
            "file": "design/lib/el2_lib.sv"
        },
        {
            "module": "module",
            "file": "design/lib/el2_lib.sv"
        },
        {
            "module": "module",
            "file": "design/lib/el2_lib.sv"
        },
        {
            "module": "module",
            "file": "design/lib/el2_lib.sv"
        },
        {
            "module": "ram_",
            "file": "design/lib/mem_lib.sv"
        },
        {
            "module": "ram_be_",
            "file": "design/lib/mem_lib.sv"
        },
        {
            "module": "el2_ram",
            "file": "design/lib/mem_lib.sv"
        },
        {
            "module": "el2_lsu",
            "file": "design/lsu/el2_lsu.sv"
        },
        {
            "module": "el2_lsu_addrcheck",
            "file": "design/lsu/el2_lsu_addrcheck.sv"
        },
        {
            "module": "el2_lsu_bus_buffer",
            "file": "design/lsu/el2_lsu_bus_buffer.sv"
        },
        {
            "module": "el2_lsu_bus_intf",
            "file": "design/lsu/el2_lsu_bus_intf.sv"
        },
        {
            "module": "el2_lsu_clkdomain",
            "file": "design/lsu/el2_lsu_clkdomain.sv"
        },
        {
            "module": "el2_lsu_dccm_ctl",
            "file": "design/lsu/el2_lsu_dccm_ctl.sv"
        },
        {
            "module": "el2_lsu_dccm_mem",
            "file": "design/lsu/el2_lsu_dccm_mem.sv"
        },
        {
            "module": "el2_lsu_ecc",
            "file": "design/lsu/el2_lsu_ecc.sv"
        },
        {
            "module": "el2_lsu_lsc_ctl",
            "file": "design/lsu/el2_lsu_lsc_ctl.sv"
        },
        {
            "module": "el2_lsu_stbuf",
            "file": "design/lsu/el2_lsu_stbuf.sv"
        },
        {
            "module": "el2_lsu_trigger",
            "file": "design/lsu/el2_lsu_trigger.sv"
        },
        {
            "module": "ahb_lite_2to1_mux",
            "file": "testbench/ahb_lite_2to1_mux.sv"
        },
        {
            "module": "ahb_sif",
            "file": "testbench/ahb_sif.sv"
        },
        {
            "module": "axi_slv",
            "file": "testbench/ahb_sif.sv"
        },
        {
            "module": "axi_lsu_dma_bridge",
            "file": "testbench/axi_lsu_dma_bridge.sv"
        },
        {
            "module": "tb_top",
            "file": "testbench/tb_top.sv"
        },
        {
            "module": "tb_top",
            "file": "testbench/tb_top.sv"
        },
        {
            "module": "user_clock_gate",
            "file": "testbench/user_cells.sv"
        },
        {
            "module": "veer_wrapper",
            "file": "testbench/veer_wrapper.sv"
        },
        {
            "module": "jtagdpi",
            "file": "testbench/jtagdpi/jtagdpi.sv"
        },
        {
            "module": "tbench_top",
            "file": "testbench/uvm/mem/hdl/tbench_top.sv"
        },
        {
            "module": "adder",
            "file": "third_party/cocotb/examples/adder/hdl/adder.sv"
        },
        {
            "module": "digital",
            "file": "third_party/cocotb/examples/analog_model/digital.sv"
        },
        {
            "module": "my_design",
            "file": "third_party/cocotb/examples/doc_examples/quickstart/my_design.sv"
        },
        {
            "module": "matrix_multiplier",
            "file": "third_party/cocotb/examples/matrix_multiplier/hdl/matrix_multiplier.sv"
        },
        {
            "module": "endian_swapper_sv",
            "file": "third_party/cocotb/examples/mixed_language/hdl/endian_swapper.sv"
        },
        {
            "module": "endian_swapper_mixed",
            "file": "third_party/cocotb/examples/mixed_language/hdl/toplevel.sv"
        },
        {
            "module": "analog_probe",
            "file": "third_party/cocotb/examples/mixed_signal/hdl/analog_probe_cadence.sv"
        },
        {
            "module": "analog_probe",
            "file": "third_party/cocotb/examples/mixed_signal/hdl/analog_probe_synopsys.sv"
        },
        {
            "module": "regulator",
            "file": "third_party/cocotb/examples/mixed_signal/hdl/regulator.sv"
        },
        {
            "module": "rescap",
            "file": "third_party/cocotb/examples/mixed_signal/hdl/rescap.sv"
        },
        {
            "module": "tb_regulator",
            "file": "third_party/cocotb/examples/mixed_signal/hdl/tb_regulator.sv"
        },
        {
            "module": "tb_rescap",
            "file": "third_party/cocotb/examples/mixed_signal/hdl/tb_rescap.sv"
        },
        {
            "module": "dff",
            "file": "third_party/cocotb/examples/simple_dff/dff.sv"
        },
        {
            "module": "array_module",
            "file": "third_party/cocotb/tests/designs/array_module/array_module.sv"
        },
        {
            "module": "cocotb_array",
            "file": "third_party/cocotb/tests/designs/multi_dimension_array/cocotb_array.sv"
        },
        {
            "module": "sample_module",
            "file": "third_party/cocotb/tests/designs/sample_module/sample_module.sv"
        },
        {
            "module": "not",
            "file": "third_party/cocotb/tests/designs/sample_module/sample_module.sv"
        },
        {
            "module": "verilog_toplevel",
            "file": "third_party/cocotb/tests/designs/uart2bus/top/verilog_toplevel.sv"
        },
        {
            "module": "testbench",
            "file": "third_party/cocotb/tests/designs/vhdl_configurations/testbench.sv"
        },
        {
            "module": "fatal",
            "file": "third_party/cocotb/tests/test_cases/test_fatal/fatal.sv"
        },
        {
            "module": "test",
            "file": "third_party/cocotb/tests/test_cases/test_first_on_coincident_triggers/test.sv"
        },
        {
            "module": "endian_swapper_sv",
            "file": "third_party/cocotb/tests/test_cases/test_iteration_verilog/endian_swapper.sv"
        },
        {
            "module": "test",
            "file": "third_party/cocotb/tests/test_cases/test_long_log_msg/test.sv"
        },
        {
            "module": "test_packed_union",
            "file": "third_party/cocotb/tests/test_cases/test_packed_union/test_packed_union.sv"
        },
        {
            "module": "top",
            "file": "third_party/cocotb/tests/test_cases/test_sv_interface/top.sv"
        },
        {
            "module": "simple_and",
            "file": "third_party/cocotb/tests/test_cases/test_verilog_include_dirs/simple_and.sv"
        },
        {
            "module": "riscv_instr_gen_tb_top",
            "file": "third_party/riscv-dv/test/riscv_instr_gen_tb_top.sv"
        },
        {
            "module": "el2_lsu_dccm_mem_wrapper",
            "file": "verification/block/dccm/el2_lsu_dccm_mem_wrapper.sv"
        },
        {
            "module": "el2_dec_ib_ctl_wrapper",
            "file": "verification/block/dec_ib/el2_dec_ib_ctl_wrapper.sv"
        },
        {
            "module": "el2_dec_trigger_wrapper",
            "file": "verification/block/dec_tl/el2_dec_trigger_wrapper.sv"
        },
        {
            "module": "dmi_test_wrapper",
            "file": "verification/block/dmi/dmi_test_wrapper.sv"
        },
        {
            "module": "el2_exu_alu_ctl_wrapper",
            "file": "verification/block/exu_alu/el2_exu_alu_ctl_wrapper.sv"
        },
        {
            "module": "el2_exu_div_ctl_wrapper",
            "file": "verification/block/exu_div/el2_exu_div_ctl_wrapper.sv"
        },
        {
            "module": "el2_exu_mul_ctl_wrapper",
            "file": "verification/block/exu_mul/el2_exu_mul_ctl_wrapper.sv"
        },
        {
            "module": "el2_ifu_iccm_mem_wrapper",
            "file": "verification/block/iccm/el2_ifu_iccm_mem_wrapper.sv"
        },
        {
            "module": "for",
            "file": "verification/block/iccm/el2_ifu_iccm_mem_wrapper.sv"
        },
        {
            "module": "el2_lsu_trigger_wrapper",
            "file": "verification/block/lsu_tl/el2_lsu_trigger_wrapper.sv"
        },
        {
            "module": "el2_pmp_wrapper",
            "file": "verification/block/pmp/el2_pmp_wrapper.sv"
        },
        {
            "module": "el2_pmp",
            "file": "verification/block/pmp/el2_pmp_wrapper.sv"
        },
        {
            "module": "adder",
            "file": "third_party/cocotb/examples/adder/hdl/adder.vhdl"
        },
        {
            "module": "endian_swapper_vhdl",
            "file": "third_party/cocotb/examples/mixed_language/hdl/endian_swapper.vhdl"
        },
        {
            "module": "endian_swapper_mixed",
            "file": "third_party/cocotb/examples/mixed_language/hdl/toplevel.vhdl"
        },
        {
            "module": "instantiation",
            "file": "third_party/cocotb/examples/mixed_language/hdl/toplevel.vhdl"
        },
        {
            "module": "dff",
            "file": "third_party/cocotb/examples/simple_dff/dff.vhdl"
        },
        {
            "module": "runner",
            "file": "third_party/cocotb/tests/designs/runner/runner.vhdl"
        },
        {
            "module": "is",
            "file": "third_party/cocotb/tests/designs/sample_module/sample_module.vhdl"
        },
        {
            "module": "is",
            "file": "third_party/cocotb/tests/designs/sample_module/sample_module.vhdl"
        },
        {
            "module": "sample_module",
            "file": "third_party/cocotb/tests/designs/sample_module/sample_module.vhdl"
        },
        {
            "module": "sample_module_1",
            "file": "third_party/cocotb/tests/designs/sample_module/sample_module_1.vhdl"
        },
        {
            "module": "a",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries/a.vhdl"
        },
        {
            "module": "b",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries/b.vhdl"
        },
        {
            "module": "a",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/a.vhdl"
        },
        {
            "module": "b",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/b.vhdl"
        },
        {
            "module": "c",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/c.vhdl"
        },
        {
            "module": "d",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/d.vhdl"
        },
        {
            "module": "e",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_libraries_multiple/e.vhdl"
        },
        {
            "module": "vhdl_zerovector",
            "file": "third_party/cocotb/tests/test_cases/test_vhdl_zerovector/vhdl_zerovector.vhdl"
        },
        {
            "module": "matrix_multiplier",
            "file": "third_party/cocotb/examples/matrix_multiplier/hdl/matrix_multiplier.vhd"
        },
        {
            "module": "is",
            "file": "third_party/cocotb/tests/designs/array_module/array_module.vhd"
        },
        {
            "module": "is",
            "file": "third_party/cocotb/tests/designs/array_module/array_module.vhd"
        },
        {
            "module": "array_module",
            "file": "third_party/cocotb/tests/designs/array_module/array_module.vhd"
        },
        {
            "module": "is",
            "file": "third_party/cocotb/tests/designs/array_module/array_module_aldec.vhd"
        },
        {
            "module": "is",
            "file": "third_party/cocotb/tests/designs/array_module/array_module_aldec.vhd"
        },
        {
            "module": "array_module",
            "file": "third_party/cocotb/tests/designs/array_module/array_module_aldec.vhd"
        },
        {
            "module": "tb_top",
            "file": "third_party/cocotb/tests/designs/plusargs_module/tb_top.vhd"
        },
        {
            "module": "has",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/baudGen.vhd"
        },
        {
            "module": "baudGen",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/baudGen.vhd"
        },
        {
            "module": "instance",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uart2BusTop.vhd"
        },
        {
            "module": "uart2BusTop",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uart2BusTop.vhd"
        },
        {
            "module": "implementation",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartParser.vhd"
        },
        {
            "module": "uartParser",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartParser.vhd"
        },
        {
            "module": "serIn",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartRx.vhd"
        },
        {
            "module": "uartRx",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartRx.vhd"
        },
        {
            "module": "bg",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartTop.vhd"
        },
        {
            "module": "uartTop",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartTop.vhd"
        },
        {
            "module": "txData",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartTx.vhd"
        },
        {
            "module": "uartTx",
            "file": "third_party/cocotb/tests/designs/uart2bus/vhdl/uartTx.vhd"
        },
        {
            "module": "dut",
            "file": "third_party/cocotb/tests/designs/vhdl_configurations/dut.vhd"
        },
        {
            "module": "testbench",
            "file": "third_party/cocotb/tests/designs/vhdl_configurations/testbench.vhd"
        },
        {
            "module": "acs",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/acs.vhd"
        },
        {
            "module": "axi4s_buffer",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/axi4s_buffer.vhd"
        },
        {
            "module": "branch_distance",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/branch_distance.vhd"
        },
        {
            "module": "dec_viterbi_ent",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/dec_viterbi.vhd"
        },
        {
            "module": "generic_sp_ram",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/generic_sp_ram.vhd"
        },
        {
            "module": "ram_ctrl",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/ram_ctrl.vhd"
        },
        {
            "module": "recursionx",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/recursion.vhd"
        },
        {
            "module": "reorder",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/reorder.vhd"
        },
        {
            "module": "trellis_traceback",
            "file": "third_party/cocotb/tests/designs/viterbi_decoder_axi4s/src/traceback.vhd"
        },
        {
            "module": "fatal",
            "file": "third_party/cocotb/tests/test_cases/test_fatal/fatal.vhd"
        },
        {
            "module": "test",
            "file": "third_party/cocotb/tests/test_cases/test_first_on_coincident_triggers/test.vhd"
        },
        {
            "module": "test",
            "file": "third_party/cocotb/tests/test_cases/test_long_log_msg/test.vhd"
        },
        {
            "module": "myentity",
            "file": "third_party/cocotb/tests/test_cases/test_toplevel_library/mylib.vhd"
        }
    ],
    "module_graph": {
        "Synchronizes": [],
        "dmi_jtag_to_core_sync": [
            "for"
        ],
        "dmi_mux": [
            "el2_veer_wrapper",
            "dmi_test_wrapper"
        ],
        "for": [],
        "dmi_wrapper": [
            "el2_veer_wrapper",
            "dmi_test_wrapper"
        ],
        "rvjtag_tap": [
            "for"
        ],
        "arbiter": [],
        "axi_crossbar": [
            "axi_crossbar_wrap_2x1"
        ],
        "axi_crossbar_addr": [],
        "axi_crossbar_rd": [
            "axi_crossbar"
        ],
        "axi_crossbar_wr": [
            "axi_crossbar"
        ],
        "axi_crossbar_wrap_2x1": [
            "tb_top"
        ],
        "axi_register_rd": [],
        "axi_register_wr": [],
        "priority_encoder": [],
        "module_a": [],
        "module": [
            "dmi_mux",
            "for",
            "module_a",
            "module_a",
            "module_a",
            "uart2bus_top",
            "uart_parser",
            "uart_rx",
            "uart_top",
            "uart_tx",
            "trigger_counter",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "ahb_sif",
            "digital",
            "my_design",
            "regulator",
            "rescap",
            "dff",
            "cocotb_array",
            "verilog_toplevel",
            "testbench",
            "test",
            "test_packed_union",
            "top",
            "simple_and"
        ],
        "tb_top": [],
        "runner": [],
        "basic_hierarchy_module": [
            "runner"
        ],
        "has": [
            "ahb_to_axi4"
        ],
        "baud_gen": [
            "uart_top"
        ],
        "implementation": [],
        "uart2bus_top": [
            "verilog_toplevel"
        ],
        "instance": [],
        "uart_parser": [
            "uart2bus_top"
        ],
        "uart_rx": [
            "uart_top"
        ],
        "input": [],
        "uart_top": [
            "uart2bus_top"
        ],
        "uart_tx": [
            "uart_top"
        ],
        "trigger_counter": [],
        "el2_dma_ctrl": [
            "el2_veer"
        ],
        "el2_mem": [
            "el2_veer_wrapper"
        ],
        "el2_pic_ctrl": [
            "el2_veer"
        ],
        "el2_configurable_gw": [
            "el2_pic_ctrl"
        ],
        "el2_pmp": [
            "el2_veer"
        ],
        "el2_veer": [],
        "wants": [],
        "el2_veer_wrapper": [
            "veer_wrapper"
        ],
        "el2_dbg": [
            "el2_veer"
        ],
        "implements": [],
        "el2_dec": [
            "el2_veer"
        ],
        "el2_dec_decode_ctl": [
            "el2_dec"
        ],
        "el2_dec_dec_ctl": [],
        "el2_dec_gpr_ctl": [
            "el2_dec"
        ],
        "el2_dec_ib_ctl": [
            "el2_dec_ib_ctl_wrapper"
        ],
        "el2_dec_pmp_ctl": [
            "el2_dec_tlu_ctl"
        ],
        "el2_dec_tlu_ctl": [
            "el2_dec"
        ],
        "el2_dec_timer_ctl": [],
        "el2_dec_trigger": [
            "el2_dec"
        ],
        "el2_exu": [
            "el2_veer"
        ],
        "el2_exu_alu_ctl": [
            "el2_exu",
            "el2_exu_alu_ctl_wrapper"
        ],
        "el2_exu_div_ctl": [
            "el2_exu",
            "el2_exu_div_ctl_wrapper"
        ],
        "el2_exu_div_existing_1bit_cheapshortq": [],
        "el2_exu_div_new_1bit_fullshortq": [],
        "el2_exu_div_new_2bit_fullshortq": [],
        "el2_exu_div_new_3bit_fullshortq": [],
        "el2_exu_div_new_4bit_fullshortq": [],
        "el2_exu_div_cls": [
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl"
        ],
        "el2_exu_mul_ctl": [
            "el2_exu",
            "el2_exu_mul_ctl_wrapper"
        ],
        "el2_ifu": [],
        "el2_ifu_aln_ctl": [
            "el2_ifu"
        ],
        "el2_ifu_bp_ctl": [],
        "el2_ifu_compress_ctl": [
            "el2_ifu_tb_memread"
        ],
        "el2_ifu_ic_mem": [],
        "EL2_IC_DATA": [
            "el2_ifu_ic_mem"
        ],
        "EL2_IC_TAG": [
            "el2_ifu_ic_mem"
        ],
        "el2_ifu_iccm_mem": [
            "el2_ifu_iccm_mem_wrapper"
        ],
        "el2_ifu_ifc_ctl": [],
        "el2_ifu_mem_ctl": [
            "el2_ifu"
        ],
        "el2_ifu_tb_memread": [],
        "ahb_to_axi4": [
            "el2_veer"
        ],
        "axi4_to_ahb": [
            "el2_veer",
            "el2_veer"
        ],
        "rvdff": [
            "el2_dma_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_ifu",
            "el2_ifu_aln_ctl",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "axi4_to_ahb",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "el2_lsu",
            "el2_lsu",
            "el2_lsu_addrcheck",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_intf",
            "el2_lsu_bus_intf",
            "el2_lsu_bus_intf",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_dccm_mem",
            "el2_lsu_dccm_mem",
            "el2_lsu_ecc",
            "el2_lsu_ecc",
            "el2_lsu_ecc",
            "el2_lsu_ecc",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl",
            "el2_lsu_lsc_ctl"
        ],
        "rvdffs": [
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dbg",
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_iccm_mem",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "rvdff",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_stbuf",
            "el2_lsu_stbuf"
        ],
        "rvdffsc": [
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "rvdff",
            "rvdff",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_stbuf",
            "el2_lsu_stbuf",
            "el2_lsu_stbuf"
        ],
        "rvdff_fpga": [
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_pic_ctrl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "rvdff",
            "rvdff",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer"
        ],
        "rvdffs_fpga": [
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_ifu_bp_ctl",
            "el2_ifu_mem_ctl",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "rvdff",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer",
            "el2_lsu_bus_buffer"
        ],
        "rvdffsc_fpga": [
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "ahb_to_axi4",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "rvdff"
        ],
        "rvdffpcie": [
            "el2_dec_decode_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_exu",
            "el2_exu",
            "el2_exu",
            "el2_ifu_ifc_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl"
        ],
        "rvdfflie": [
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_dec_decode_ctl",
            "el2_ifu_bp_ctl",
            "el2_ifu_mem_ctl",
            "rvdff",
            "rvdff"
        ],
        "rvdffppe": [
            "el2_exu",
            "el2_exu",
            "rvdff"
        ],
        "rvdffiee": [
            "rvdff",
            "rvdff"
        ],
        "rvsyncss_fpga": [
            "el2_pic_ctrl",
            "rvdff"
        ],
        "rvlsadder": [
            "el2_lsu_lsc_ctl"
        ],
        "rvbradder": [
            "el2_dec_decode_ctl",
            "el2_exu_alu_ctl",
            "el2_ifu_bp_ctl",
            "el2_ifu_bp_ctl"
        ],
        "rvtwoscomp": [
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl",
            "el2_exu_div_ctl"
        ],
        "rvfindfirst1": [],
        "rvfindfirst1hot": [],
        "rvmaskandmatch": [
            "el2_dec_trigger",
            "el2_lsu_trigger"
        ],
        "rvrangecheck": [
            "ahb_to_axi4",
            "ahb_to_axi4",
            "el2_lsu_addrcheck",
            "el2_lsu_addrcheck",
            "el2_lsu_addrcheck"
        ],
        "rveven_paritygen": [
            "el2_ifu_ic_mem",
            "el2_ifu_ic_mem",
            "el2_ifu_mem_ctl"
        ],
        "rveven_paritycheck": [],
        "rvecc_encode": [
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_lsu_ecc",
            "el2_lsu_ecc"
        ],
        "rvecc_decode": [
            "el2_lsu_ecc"
        ],
        "rvecc_encode_64": [
            "el2_ifu_mem_ctl"
        ],
        "rvecc_decode_64": [
            "el2_ifu_ic_mem"
        ],
        "rvclkhdr": [
            "el2_dma_ctrl",
            "el2_ifu_bp_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "el2_ifu_mem_ctl",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "ahb_to_axi4",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "rvdff",
            "rvdff",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain"
        ],
        "rvoclkhdr": [
            "el2_dma_ctrl",
            "el2_dma_ctrl",
            "el2_mem",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_pic_ctrl",
            "el2_veer",
            "el2_veer",
            "el2_veer",
            "el2_veer",
            "el2_dbg",
            "el2_dbg",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_tlu_ctl",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain",
            "el2_lsu_clkdomain"
        ],
        "el2_btb_tag_hash": [
            "el2_ifu_aln_ctl",
            "el2_ifu_aln_ctl",
            "el2_ifu_bp_ctl",
            "el2_ifu_bp_ctl"
        ],
        "ram_": [],
        "ram_be_": [],
        "el2_ram": [],
        "el2_lsu": [
            "el2_veer"
        ],
        "el2_lsu_addrcheck": [
            "el2_lsu_lsc_ctl"
        ],
        "el2_lsu_bus_buffer": [
            "el2_lsu_bus_intf"
        ],
        "el2_lsu_bus_intf": [
            "el2_lsu"
        ],
        "el2_lsu_clkdomain": [
            "el2_lsu"
        ],
        "el2_lsu_dccm_ctl": [
            "el2_lsu"
        ],
        "el2_lsu_dccm_mem": [
            "tbench_top",
            "el2_lsu_dccm_mem_wrapper"
        ],
        "el2_lsu_ecc": [
            "el2_lsu"
        ],
        "el2_lsu_lsc_ctl": [
            "el2_lsu"
        ],
        "el2_lsu_stbuf": [
            "el2_lsu"
        ],
        "el2_lsu_trigger": [
            "el2_lsu"
        ],
        "ahb_lite_2to1_mux": [
            "tb_top"
        ],
        "ahb_sif": [
            "tb_top",
            "tb_top"
        ],
        "axi_slv": [
            "tb_top",
            "tb_top"
        ],
        "axi_lsu_dma_bridge": [
            "tb_top"
        ],
        "user_clock_gate": [],
        "veer_wrapper": [],
        "jtagdpi": [
            "tb_top"
        ],
        "tbench_top": [],
        "adder": [],
        "digital": [],
        "my_design": [],
        "matrix_multiplier": [],
        "endian_swapper_sv": [],
        "endian_swapper_mixed": [
            "endian_swapper_mixed"
        ],
        "analog_probe": [
            "tb_regulator",
            "tb_rescap"
        ],
        "regulator": [
            "tb_regulator"
        ],
        "rescap": [
            "tb_rescap"
        ],
        "tb_regulator": [],
        "tb_rescap": [],
        "dff": [],
        "array_module": [],
        "cocotb_array": [],
        "sample_module": [],
        "not": [
            "el2_lsu_stbuf"
        ],
        "verilog_toplevel": [],
        "testbench": [],
        "fatal": [],
        "test": [],
        "test_packed_union": [],
        "top": [],
        "simple_and": [],
        "riscv_instr_gen_tb_top": [],
        "el2_lsu_dccm_mem_wrapper": [],
        "el2_dec_ib_ctl_wrapper": [],
        "el2_dec_trigger_wrapper": [],
        "dmi_test_wrapper": [],
        "el2_exu_alu_ctl_wrapper": [],
        "el2_exu_div_ctl_wrapper": [],
        "el2_exu_mul_ctl_wrapper": [],
        "el2_ifu_iccm_mem_wrapper": [],
        "el2_lsu_trigger_wrapper": [],
        "el2_pmp_wrapper": [],
        "endian_swapper_vhdl": [
            "endian_swapper_mixed"
        ],
        "instantiation": [],
        "is": [
            "is",
            "is",
            "is",
            "is",
            "instance",
            "implementation",
            "serIn",
            "bg",
            "txData"
        ],
        "sample_module_1": [
            "is"
        ],
        "a": [
            "el2_dec_tlu_ctl",
            "el2_lsu_bus_buffer"
        ],
        "b": [],
        "c": [],
        "d": [],
        "e": [],
        "vhdl_zerovector": [],
        "baudGen": [],
        "uart2BusTop": [
            "verilog_toplevel"
        ],
        "uartParser": [],
        "serIn": [],
        "uartRx": [],
        "bg": [],
        "uartTop": [],
        "txData": [],
        "uartTx": [],
        "dut": [
            "testbench"
        ],
        "acs": [],
        "axi4s_buffer": [],
        "branch_distance": [],
        "dec_viterbi_ent": [],
        "generic_sp_ram": [],
        "ram_ctrl": [],
        "recursionx": [],
        "reorder": [],
        "trellis_traceback": [],
        "myentity": []
    },
    "module_graph_inverse": {
        "Synchronizes": [],
        "dmi_jtag_to_core_sync": [],
        "dmi_mux": [
            "module"
        ],
        "for": [
            "module",
            "rvjtag_tap",
            "dmi_jtag_to_core_sync"
        ],
        "dmi_wrapper": [],
        "rvjtag_tap": [],
        "arbiter": [],
        "axi_crossbar": [
            "axi_crossbar_wr",
            "axi_crossbar_rd"
        ],
        "axi_crossbar_addr": [],
        "axi_crossbar_rd": [],
        "axi_crossbar_wr": [],
        "axi_crossbar_wrap_2x1": [
            "axi_crossbar"
        ],
        "axi_register_rd": [],
        "axi_register_wr": [],
        "priority_encoder": [],
        "module_a": [
            "module",
            "module",
            "module"
        ],
        "module": [],
        "tb_top": [
            "ahb_lite_2to1_mux",
            "axi_crossbar_wrap_2x1",
            "ahb_sif",
            "ahb_sif",
            "axi_slv",
            "axi_slv",
            "axi_lsu_dma_bridge",
            "jtagdpi"
        ],
        "runner": [
            "basic_hierarchy_module"
        ],
        "basic_hierarchy_module": [],
        "has": [],
        "baud_gen": [],
        "implementation": [
            "is"
        ],
        "uart2bus_top": [
            "module",
            "uart_top",
            "uart_parser"
        ],
        "instance": [
            "is"
        ],
        "uart_parser": [
            "module"
        ],
        "uart_rx": [
            "module"
        ],
        "input": [],
        "uart_top": [
            "module",
            "baud_gen",
            "uart_rx",
            "uart_tx"
        ],
        "uart_tx": [
            "module"
        ],
        "trigger_counter": [
            "module"
        ],
        "el2_dma_ctrl": [
            "rvdffsc",
            "rvdffsc",
            "rvdffsc",
            "rvdffsc",
            "rvdffsc",
            "rvdffsc",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvclkhdr",
            "rvdffsc_fpga",
            "rvdffsc_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffsc_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga"
        ],
        "el2_mem": [
            "rvoclkhdr"
        ],
        "el2_pic_ctrl": [
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvsyncss_fpga",
            "el2_configurable_gw",
            "rvdff",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff_fpga"
        ],
        "el2_configurable_gw": [],
        "el2_pmp": [],
        "el2_veer": [
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "el2_dbg",
            "el2_dec",
            "el2_exu",
            "el2_lsu",
            "el2_pic_ctrl",
            "el2_dma_ctrl",
            "el2_pmp",
            "axi4_to_ahb",
            "axi4_to_ahb",
            "ahb_to_axi4"
        ],
        "wants": [],
        "el2_veer_wrapper": [
            "el2_mem",
            "dmi_wrapper",
            "dmi_mux"
        ],
        "el2_dbg": [
            "rvoclkhdr",
            "rvoclkhdr",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs"
        ],
        "implements": [],
        "el2_dec": [
            "el2_dec_decode_ctl",
            "el2_dec_tlu_ctl",
            "el2_dec_gpr_ctl",
            "el2_dec_trigger"
        ],
        "el2_dec_decode_ctl": [
            "rvdffs",
            "rvdff",
            "rvdff",
            "rvdfflie",
            "rvdfflie",
            "rvdffs",
            "rvdff",
            "rvdfflie",
            "rvdfflie",
            "rvdfflie",
            "rvdffpcie",
            "rvbradder"
        ],
        "el2_dec_dec_ctl": [],
        "el2_dec_gpr_ctl": [],
        "el2_dec_ib_ctl": [],
        "el2_dec_pmp_ctl": [],
        "el2_dec_tlu_ctl": [
            "a",
            "el2_dec_pmp_ctl",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvdffpcie",
            "rvdff",
            "rvdff",
            "rvdffpcie",
            "rvdffpcie",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvdff",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs"
        ],
        "el2_dec_timer_ctl": [],
        "el2_dec_trigger": [
            "rvmaskandmatch"
        ],
        "el2_exu": [
            "rvdffpcie",
            "rvdffppe",
            "rvdffppe",
            "rvdffpcie",
            "rvdffpcie",
            "el2_exu_alu_ctl",
            "el2_exu_mul_ctl",
            "el2_exu_div_ctl"
        ],
        "el2_exu_alu_ctl": [
            "rvbradder"
        ],
        "el2_exu_div_ctl": [
            "module",
            "rvtwoscomp",
            "rvtwoscomp",
            "rvtwoscomp",
            "module",
            "rvtwoscomp",
            "el2_exu_div_cls",
            "el2_exu_div_cls",
            "module",
            "rvtwoscomp",
            "el2_exu_div_cls",
            "el2_exu_div_cls",
            "module",
            "rvtwoscomp",
            "el2_exu_div_cls",
            "el2_exu_div_cls",
            "module",
            "rvtwoscomp",
            "el2_exu_div_cls",
            "el2_exu_div_cls",
            "module"
        ],
        "el2_exu_div_existing_1bit_cheapshortq": [],
        "el2_exu_div_new_1bit_fullshortq": [],
        "el2_exu_div_new_2bit_fullshortq": [],
        "el2_exu_div_new_3bit_fullshortq": [],
        "el2_exu_div_new_4bit_fullshortq": [],
        "el2_exu_div_cls": [],
        "el2_exu_mul_ctl": [],
        "el2_ifu": [
            "el2_ifu_aln_ctl",
            "el2_ifu_mem_ctl",
            "rvdff"
        ],
        "el2_ifu_aln_ctl": [
            "rvdff",
            "el2_btb_tag_hash",
            "el2_btb_tag_hash"
        ],
        "el2_ifu_bp_ctl": [
            "rvdfflie",
            "rvbradder",
            "rvbradder",
            "el2_btb_tag_hash",
            "el2_btb_tag_hash",
            "rvclkhdr",
            "rvdffs_fpga"
        ],
        "el2_ifu_compress_ctl": [],
        "el2_ifu_ic_mem": [
            "EL2_IC_TAG",
            "EL2_IC_DATA",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvecc_decode_64",
            "rvdff",
            "rveven_paritygen",
            "rveven_paritygen",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff",
            "rvdffs",
            "rvdff"
        ],
        "EL2_IC_DATA": [],
        "EL2_IC_TAG": [],
        "el2_ifu_iccm_mem": [
            "rvdffs",
            "rvdff",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs"
        ],
        "el2_ifu_ifc_ctl": [
            "rvdffpcie"
        ],
        "el2_ifu_mem_ctl": [
            "rvclkhdr",
            "rvclkhdr",
            "rvdffs",
            "rvdff_fpga",
            "rvdffpcie",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdffpcie",
            "rvdffpcie",
            "rvdff_fpga",
            "rvdfflie",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvecc_encode_64",
            "rveven_paritygen",
            "rvdff",
            "rvdff",
            "rvdffs",
            "rvclkhdr",
            "rvclkhdr",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvclkhdr",
            "rvdffs_fpga",
            "rvecc_encode",
            "rvecc_encode",
            "rvclkhdr",
            "rvclkhdr",
            "rvdff_fpga"
        ],
        "el2_ifu_tb_memread": [
            "el2_ifu_compress_ctl"
        ],
        "ahb_to_axi4": [
            "has",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvrangecheck",
            "rvrangecheck",
            "rvdffsc_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvclkhdr",
            "rvclkhdr",
            "rvclkhdr"
        ],
        "axi4_to_ahb": [
            "rvdff",
            "rvdffsc_fpga",
            "rvdffsc_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffsc_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffsc_fpga",
            "rvdffs_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvclkhdr",
            "rvclkhdr",
            "rvclkhdr"
        ],
        "rvdff": [
            "rvdff",
            "rvdffsc",
            "rvdff_fpga",
            "rvdff",
            "rvdffs_fpga",
            "rvdffs",
            "rvdffsc_fpga",
            "rvdffsc",
            "rvclkhdr",
            "rvdff",
            "rvdfflie",
            "rvdfflie",
            "rvdffiee",
            "rvdffppe",
            "rvclkhdr",
            "rvdff",
            "rvdffiee",
            "rvdff",
            "rvsyncss_fpga",
            "rvdff_fpga",
            "module",
            "module",
            "module",
            "module",
            "module",
            "module",
            "module"
        ],
        "rvdffs": [],
        "rvdffsc": [],
        "rvdff_fpga": [],
        "rvdffs_fpga": [],
        "rvdffsc_fpga": [],
        "rvdffpcie": [],
        "rvdfflie": [],
        "rvdffppe": [],
        "rvdffiee": [],
        "rvsyncss_fpga": [],
        "rvlsadder": [],
        "rvbradder": [],
        "rvtwoscomp": [],
        "rvfindfirst1": [],
        "rvfindfirst1hot": [],
        "rvmaskandmatch": [],
        "rvrangecheck": [],
        "rveven_paritygen": [],
        "rveven_paritycheck": [],
        "rvecc_encode": [],
        "rvecc_decode": [],
        "rvecc_encode_64": [],
        "rvecc_decode_64": [],
        "rvclkhdr": [],
        "rvoclkhdr": [],
        "el2_btb_tag_hash": [],
        "ram_": [],
        "ram_be_": [],
        "el2_ram": [],
        "el2_lsu": [
            "el2_lsu_lsc_ctl",
            "el2_lsu_dccm_ctl",
            "el2_lsu_stbuf",
            "el2_lsu_ecc",
            "el2_lsu_trigger",
            "el2_lsu_clkdomain",
            "el2_lsu_bus_intf",
            "rvdff",
            "rvdff"
        ],
        "el2_lsu_addrcheck": [
            "rvrangecheck",
            "rvrangecheck",
            "rvrangecheck",
            "rvdff"
        ],
        "el2_lsu_bus_buffer": [
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdff",
            "a",
            "rvdff_fpga",
            "rvdffsc",
            "rvdffs",
            "rvdffs",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdffs_fpga",
            "rvdff_fpga",
            "rvdffs",
            "rvdff",
            "rvdff",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffs",
            "rvdffsc",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff_fpga",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff"
        ],
        "el2_lsu_bus_intf": [
            "el2_lsu_bus_buffer",
            "rvdff",
            "rvdff",
            "rvdff"
        ],
        "el2_lsu_clkdomain": [
            "rvdff",
            "rvdff",
            "rvdff",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvoclkhdr",
            "rvclkhdr",
            "rvclkhdr",
            "rvoclkhdr"
        ],
        "el2_lsu_dccm_ctl": [
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff"
        ],
        "el2_lsu_dccm_mem": [
            "rvdff",
            "rvdff"
        ],
        "el2_lsu_ecc": [
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvecc_decode",
            "rvecc_encode",
            "rvecc_encode"
        ],
        "el2_lsu_lsc_ctl": [
            "rvlsadder",
            "el2_lsu_addrcheck",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff",
            "rvdff"
        ],
        "el2_lsu_stbuf": [
            "rvdffsc",
            "rvdffsc",
            "rvdffsc",
            "not",
            "rvdffs",
            "rvdffs"
        ],
        "el2_lsu_trigger": [
            "rvmaskandmatch"
        ],
        "ahb_lite_2to1_mux": [],
        "ahb_sif": [
            "module"
        ],
        "axi_slv": [],
        "axi_lsu_dma_bridge": [],
        "user_clock_gate": [],
        "veer_wrapper": [
            "el2_veer_wrapper"
        ],
        "jtagdpi": [],
        "tbench_top": [
            "el2_lsu_dccm_mem"
        ],
        "adder": [],
        "digital": [
            "module"
        ],
        "my_design": [
            "module"
        ],
        "matrix_multiplier": [],
        "endian_swapper_sv": [],
        "endian_swapper_mixed": [
            "endian_swapper_mixed",
            "endian_swapper_vhdl"
        ],
        "analog_probe": [],
        "regulator": [
            "module"
        ],
        "rescap": [
            "module"
        ],
        "tb_regulator": [
            "regulator",
            "analog_probe"
        ],
        "tb_rescap": [
            "rescap",
            "analog_probe"
        ],
        "dff": [
            "module"
        ],
        "array_module": [],
        "cocotb_array": [
            "module"
        ],
        "sample_module": [],
        "not": [],
        "verilog_toplevel": [
            "module",
            "uart2bus_top",
            "uart2BusTop"
        ],
        "testbench": [
            "module",
            "dut"
        ],
        "fatal": [],
        "test": [
            "module"
        ],
        "test_packed_union": [
            "module"
        ],
        "top": [
            "module"
        ],
        "simple_and": [
            "module"
        ],
        "riscv_instr_gen_tb_top": [],
        "el2_lsu_dccm_mem_wrapper": [
            "el2_lsu_dccm_mem"
        ],
        "el2_dec_ib_ctl_wrapper": [
            "el2_dec_ib_ctl"
        ],
        "el2_dec_trigger_wrapper": [],
        "dmi_test_wrapper": [
            "dmi_wrapper",
            "dmi_mux"
        ],
        "el2_exu_alu_ctl_wrapper": [
            "el2_exu_alu_ctl"
        ],
        "el2_exu_div_ctl_wrapper": [
            "el2_exu_div_ctl"
        ],
        "el2_exu_mul_ctl_wrapper": [
            "el2_exu_mul_ctl"
        ],
        "el2_ifu_iccm_mem_wrapper": [
            "el2_ifu_iccm_mem"
        ],
        "el2_lsu_trigger_wrapper": [],
        "el2_pmp_wrapper": [],
        "endian_swapper_vhdl": [],
        "instantiation": [],
        "is": [
            "is",
            "is",
            "is",
            "is",
            "sample_module_1"
        ],
        "sample_module_1": [],
        "a": [],
        "b": [],
        "c": [],
        "d": [],
        "e": [],
        "vhdl_zerovector": [],
        "baudGen": [],
        "uart2BusTop": [],
        "uartParser": [],
        "serIn": [
            "is"
        ],
        "uartRx": [],
        "bg": [
            "is"
        ],
        "uartTop": [],
        "txData": [
            "is"
        ],
        "uartTx": [],
        "dut": [],
        "acs": [],
        "axi4s_buffer": [],
        "branch_distance": [],
        "dec_viterbi_ent": [],
        "generic_sp_ram": [],
        "ram_ctrl": [],
        "recursionx": [],
        "reorder": [],
        "trellis_traceback": [],
        "myentity": []
    },
    "non_tb_files": [
        "design/dmi/dmi_jtag_to_core_sync.v",
        "design/dmi/dmi_mux.v",
        "design/dmi/dmi_wrapper.v",
        "design/dmi/rvjtag_tap.v",
        "design/el2_dma_ctrl.sv",
        "design/el2_mem.sv",
        "design/el2_pic_ctrl.sv",
        "design/el2_pmp.sv",
        "design/el2_veer.sv",
        "design/el2_veer_wrapper.sv",
        "design/dbg/el2_dbg.sv",
        "design/dec/el2_dec.sv",
        "design/dec/el2_dec_decode_ctl.sv",
        "design/dec/el2_dec_gpr_ctl.sv",
        "design/dec/el2_dec_ib_ctl.sv",
        "design/dec/el2_dec_pmp_ctl.sv",
        "design/dec/el2_dec_tlu_ctl.sv",
        "design/dec/el2_dec_trigger.sv",
        "design/exu/el2_exu.sv",
        "design/exu/el2_exu_alu_ctl.sv",
        "design/exu/el2_exu_div_ctl.sv",
        "design/exu/el2_exu_mul_ctl.sv",
        "design/ifu/el2_ifu.sv",
        "design/ifu/el2_ifu_aln_ctl.sv",
        "design/ifu/el2_ifu_bp_ctl.sv",
        "design/ifu/el2_ifu_compress_ctl.sv",
        "design/ifu/el2_ifu_ic_mem.sv",
        "design/ifu/el2_ifu_iccm_mem.sv",
        "design/ifu/el2_ifu_ifc_ctl.sv",
        "design/ifu/el2_ifu_mem_ctl.sv",
        "design/include/el2_def.sv",
        "design/lib/ahb_to_axi4.sv",
        "design/lib/axi4_to_ahb.sv",
        "design/lib/beh_lib.sv",
        "design/lib/el2_lib.sv",
        "design/lib/el2_mem_if.sv",
        "design/lib/mem_lib.sv",
        "design/lsu/el2_lsu.sv",
        "design/lsu/el2_lsu_addrcheck.sv",
        "design/lsu/el2_lsu_bus_buffer.sv",
        "design/lsu/el2_lsu_bus_intf.sv",
        "design/lsu/el2_lsu_clkdomain.sv",
        "design/lsu/el2_lsu_dccm_ctl.sv",
        "design/lsu/el2_lsu_dccm_mem.sv",
        "design/lsu/el2_lsu_ecc.sv",
        "design/lsu/el2_lsu_lsc_ctl.sv",
        "design/lsu/el2_lsu_trigger.sv",
        "third_party/riscv-dv/src/riscv_amo_instr_lib.sv",
        "third_party/riscv-dv/src/riscv_asm_program_gen.sv",
        "third_party/riscv-dv/src/riscv_callstack_gen.sv",
        "third_party/riscv-dv/src/riscv_data_page_gen.sv",
        "third_party/riscv-dv/src/riscv_debug_rom_gen.sv",
        "third_party/riscv-dv/src/riscv_directed_instr_lib.sv",
        "third_party/riscv-dv/src/riscv_illegal_instr.sv",
        "third_party/riscv-dv/src/riscv_instr_cover_group.sv",
        "third_party/riscv-dv/src/riscv_instr_gen_config.sv",
        "third_party/riscv-dv/src/riscv_instr_pkg.sv",
        "third_party/riscv-dv/src/riscv_instr_sequence.sv",
        "third_party/riscv-dv/src/riscv_instr_stream.sv",
        "third_party/riscv-dv/src/riscv_load_store_instr_lib.sv",
        "third_party/riscv-dv/src/riscv_loop_instr.sv",
        "third_party/riscv-dv/src/riscv_page_table.sv",
        "third_party/riscv-dv/src/riscv_page_table_entry.sv",
        "third_party/riscv-dv/src/riscv_page_table_exception_cfg.sv",
        "third_party/riscv-dv/src/riscv_page_table_list.sv",
        "third_party/riscv-dv/src/riscv_pmp_cfg.sv",
        "third_party/riscv-dv/src/riscv_privil_reg.sv",
        "third_party/riscv-dv/src/riscv_privileged_common_seq.sv",
        "third_party/riscv-dv/src/riscv_pseudo_instr.sv",
        "third_party/riscv-dv/src/riscv_reg.sv",
        "third_party/riscv-dv/src/riscv_signature_pkg.sv",
        "third_party/riscv-dv/src/riscv_vector_cfg.sv",
        "third_party/riscv-dv/src/isa/riscv_amo_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_b_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_compressed_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_csr_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_floating_point_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_vector_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_zba_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_zbb_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_zbc_instr.sv",
        "third_party/riscv-dv/src/isa/riscv_zbs_instr.sv",
        "third_party/riscv-dv/src/isa/rv128c_instr.sv",
        "third_party/riscv-dv/src/isa/rv32a_instr.sv",
        "third_party/riscv-dv/src/isa/rv32b_instr.sv",
        "third_party/riscv-dv/src/isa/rv32c_instr.sv",
        "third_party/riscv-dv/src/isa/rv32d_instr.sv",
        "third_party/riscv-dv/src/isa/rv32dc_instr.sv",
        "third_party/riscv-dv/src/isa/rv32f_instr.sv",
        "third_party/riscv-dv/src/isa/rv32fc_instr.sv",
        "third_party/riscv-dv/src/isa/rv32i_instr.sv",
        "third_party/riscv-dv/src/isa/rv32m_instr.sv",
        "third_party/riscv-dv/src/isa/rv32v_instr.sv",
        "third_party/riscv-dv/src/isa/rv32zba_instr.sv",
        "third_party/riscv-dv/src/isa/rv32zbb_instr.sv",
        "third_party/riscv-dv/src/isa/rv32zbc_instr.sv",
        "third_party/riscv-dv/src/isa/rv32zbs_instr.sv",
        "third_party/riscv-dv/src/isa/rv64a_instr.sv",
        "third_party/riscv-dv/src/isa/rv64b_instr.sv",
        "third_party/riscv-dv/src/isa/rv64c_instr.sv",
        "third_party/riscv-dv/src/isa/rv64d_instr.sv",
        "third_party/riscv-dv/src/isa/rv64f_instr.sv",
        "third_party/riscv-dv/src/isa/rv64i_instr.sv",
        "third_party/riscv-dv/src/isa/rv64m_instr.sv",
        "third_party/riscv-dv/src/isa/rv64zba_instr.sv",
        "third_party/riscv-dv/src/isa/rv64zbb_instr.sv",
        "third_party/riscv-dv/src/isa/custom/riscv_custom_instr.sv",
        "third_party/riscv-dv/src/isa/custom/riscv_custom_instr_enum.sv",
        "third_party/riscv-dv/src/isa/custom/rv32x_instr.sv",
        "third_party/riscv-dv/src/isa/custom/rv64x_instr.sv",
        "third_party/riscv-dv/target/ml/riscv_core_setting.sv",
        "third_party/riscv-dv/target/multi_harts/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv32i/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv32imafdc/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv32imc/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv32imc_sv32/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv32imcb/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv64gc/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv64gcv/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv64imafdc/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv64imc/riscv_core_setting.sv",
        "third_party/riscv-dv/target/rv64imcb/riscv_core_setting.sv",
        "tools/riscv-dv/riscv_core_setting.sv",
        "tools/riscv-dv/veer_directed_instr_lib.sv"
    ]
}