`timescale 1ns/1ps

module simple_module_tb;

reg clk;
reg rst;
wire [1:0] count;

simple_module uut (
    .clk(clk),
    .rst(rst),
    .count(count)
);

initial clk = 0;
always #5 clk = ~clk; // 10ns clock

initial begin
    rst = 1;
    #10;
    rst = 0;
    #100;
    $finish;
end

initial begin
    $monitor("Time=%0t | count=%b", $time, count);
end

endmodule
