# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:29 on Nov 04,2019
# vlog -reportprogress 300 ./datapath.sv 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 23:28:29 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlib work
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:04 on Nov 04,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: (vlog-13069) ./datapath.sv(8): near "input": syntax error, unexpected input, expecting ';'.
# ** Error: (vlog-13069) ./datapath.sv(25): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: (vlog-13069) ./datapath.sv(26): near "##": syntax error, unexpected ##, expecting ';'.
# ** Error: ./datapath.sv(60): (vlog-2730) Undefined variable: 'Rd_X30_Out1'.
# ** Error: ./datapath.sv(2): Identifier must be declared with a port mode: PCPlusFour.
# ** Error: ./datapath.sv(2): Identifier must be declared with a port mode: X30.
# ** Error: ./datapath.sv(2): (vlog-2730) Undefined variable: 'DAddr9'.
# ** Error: ./datapath.sv(2): Identifier must be declared with a port mode: DAddr9.
# ** Error: ./datapath.sv(4): Identifier must be declared with a port mode: flag_neg.
# ** Error: ./datapath.sv(4): Identifier must be declared with a port mode: flag_zero.
# ** Error: ./datapath.sv(4): Identifier must be declared with a port mode: flag_overf.
# ** Error: ./datapath.sv(4): Identifier must be declared with a port mode: flag_cOut.
# ** Error: ./datapath.sv(4): Identifier must be declared with a port mode: Db_ext.
# End time: 23:29:04 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:56 on Nov 04,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: (vlog-13069) ./datapath.sv(27): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: (vlog-13069) ./datapath.sv(28): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: ./datapath.sv(62): (vlog-2730) Undefined variable: 'Rd_X30_Out1'.
# End time: 23:48:56 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:23 on Nov 04,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: ./datapath.sv(38): (vlog-2730) Undefined variable: 'ALUimm12_se'.
# ** Error: ./datapath.sv(62): (vlog-2730) Undefined variable: 'Rd_X30_Out1'.
# End time: 23:49:23 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:57 on Nov 04,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error: ./datapath.sv(25): In, out, or inout does not appear in port list: DAddr9_se.
# ** Error: ./datapath.sv(25): In, out, or inout does not appear in port list: ALUImm12_se.
# ** Error (suppressible): (vlog-7045) ./datapath.sv(47): 'Rd_X30_in1[0]' is driven by more than one continuous assignment. See ./datapath.sv(46).
# End time: 23:49:57 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:53 on Nov 04,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error (suppressible): (vlog-7045) ./datapath.sv(47): 'Rd_X30_in1[0]' is driven by more than one continuous assignment. See ./datapath.sv(46).
# End time: 23:57:53 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:57 on Nov 05,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# ** Error (suppressible): (vlog-7045) ./datapath.sv(47): 'Rd_X30_in1[0]' is driven by more than one continuous assignment. See ./datapath.sv(46).
# End time: 00:03:57 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:04:18 on Nov 05,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 00:04:18 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./processor.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:07 on Nov 05,2019
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# ** Error: ./processor.sv(47): (vlog-2730) Undefined variable: 'Rd_X30'.
# End time: 00:06:07 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./processor.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:35 on Nov 05,2019
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:10:35 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:16 on Nov 05,2019
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 00:33:16 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:57 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# ** Error: ./program_counter.sv(35): 'uncond_mux' already declared in this scope.
# -- Compiling module program_counter_textbench
# End time: 00:36:57 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:41 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_textbench
# 
# Top level modules:
# 	program_counter_textbench
# End time: 00:37:41 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog D_FF_en.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:25 on Nov 05,2019
# vlog -reportprogress 300 D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 00:38:25 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog D_FF.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:38:27 on Nov 05,2019
# vlog -reportprogress 300 D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 00:38:28 on Nov 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 00:38:54 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'program_counter_testbench'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 00:38:54 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 00:39:07 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'program_counter_testbench'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 00:39:07 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:13 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 00:39:13 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 00:39:14 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# ** Error: (vsim-3033) ./program_counter.sv(24): Instantiation of 'n_bit_adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(25): Instantiation of 'n_bit_adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(28): Instantiation of 'sign_extend' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(29): Instantiation of 'sign_extend' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(32): Instantiation of 'shift_left' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(35): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(36): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(37): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 00:39:14 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vlog n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:27 on Nov 05,2019
# vlog -reportprogress 300 n_bit_adder.sv 
# -- Compiling module n_bit_adder
# ** Error: n_bit_adder.sv(11): (vlog-2730) Undefined variable: 'cntrl'.
# ** Error: (vlog-13069) n_bit_adder.sv(19): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 00:39:27 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:32 on Nov 05,2019
# vlog -reportprogress 300 ./n_bit_adder.sv 
# -- Compiling module n_bit_adder
# ** Error: ./n_bit_adder.sv(11): (vlog-2730) Undefined variable: 'cntrl'.
# ** Error: (vlog-13069) ./n_bit_adder.sv(19): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 00:39:32 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:46 on Nov 05,2019
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# ** Error: (vlog-13069) ./sign_extend.sv(7): near ",": syntax error, unexpected ',', expecting '}'.
# -- Compiling module sign_extend_testbench
# End time: 00:39:46 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
./vlog control.sv
# invalid command name "./vlog"
clear
# invalid command name "clear"
cls
# 
cl
# ambiguous command name "cl": class class_image cleanupGui clipboard clock clock_image close closedFolder clp
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:03 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# ** Error: (vlog-13069) ./control.sv(4): near "flag_wr_en": syntax error, unexpected IDENTIFIER, expecting ')'.
# End time: 00:41:03 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:41:47 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# ** Error: (vlog-13069) ./control.sv(57): near "Rd_X30": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: ./control.sv(83): (vlog-2730) Undefined variable: 'alu_zero'.
# End time: 00:41:47 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:22 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# ** Error: ./control.sv(83): (vlog-2730) Undefined variable: 'alu_zero'.
# End time: 00:42:23 on Nov 05,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:41 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:42:41 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:48 on Nov 05,2019
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:42:48 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./flag_register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:59 on Nov 05,2019
# vlog -reportprogress 300 ./flag_register.sv 
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# 
# Top level modules:
# 	flag_register_testbench
# End time: 00:42:59 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:12 on Nov 05,2019
# vlog -reportprogress 300 ./n_bit_adder.sv 
# -- Compiling module n_bit_adder
# ** Error: ./n_bit_adder.sv(11): (vlog-2730) Undefined variable: 'cntrl'.
# ** Error: (vlog-13069) ./n_bit_adder.sv(19): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 00:43:12 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
n_bit_adder.sv
# couldn't execute ".\n_bit_adder.sv": no such file or directory
vlog ./n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:44:47 on Nov 05,2019
# vlog -reportprogress 300 ./n_bit_adder.sv 
# -- Compiling module n_bit_adder
# ** Error: (vlog-13069) ./n_bit_adder.sv(19): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 00:44:47 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:14 on Nov 05,2019
# vlog -reportprogress 300 ./n_bit_adder.sv 
# -- Compiling module n_bit_adder
# 
# Top level modules:
# 	n_bit_adder
# End time: 00:45:14 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./nth_alu.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:42 on Nov 05,2019
# vlog -reportprogress 300 ./nth_alu.sv 
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# 
# Top level modules:
# 	nth_alu_testbench
# End time: 00:45:42 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./shift_left.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:48 on Nov 05,2019
# vlog -reportprogress 300 ./shift_left.sv 
# -- Compiling module shift_left
# ** Warning: (vlog-2121) ./shift_left.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module shift_left_testbench
# 
# Top level modules:
# 	shift_left
# 	shift_left_testbench
# End time: 00:45:48 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog ./shift_left.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:56 on Nov 05,2019
# vlog -reportprogress 300 ./shift_left.sv 
# -- Compiling module shift_left
# ** Error: (vlog-13069) ./shift_left.sv(7): near "'b": syntax error, unexpected BASE, expecting ',' or '}'.
# -- Compiling module shift_left_testbench
# End time: 00:46:56 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./shift_left.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:08 on Nov 05,2019
# vlog -reportprogress 300 ./shift_left.sv 
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# 
# Top level modules:
# 	shift_left
# 	shift_left_testbench
# End time: 00:47:08 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./shift_left.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:26 on Nov 05,2019
# vlog -reportprogress 300 ./shift_left.sv 
# -- Compiling module shift_left
# ** Warning: (vlog-2121) ./shift_left.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module shift_left_testbench
# 
# Top level modules:
# 	shift_left
# 	shift_left_testbench
# End time: 00:47:26 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog ./shift_left.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:05 on Nov 05,2019
# vlog -reportprogress 300 ./shift_left.sv 
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# 
# Top level modules:
# 	shift_left
# 	shift_left_testbench
# End time: 00:48:05 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:21 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 00:48:21 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./regfile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:29 on Nov 05,2019
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 00:48:29 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./register.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:35 on Nov 05,2019
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 00:48:35 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
./flog sign_extend.sv
# invalid command name "./flog"
vlog ./sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:41 on Nov 05,2019
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# ** Error: (vlog-13069) ./sign_extend.sv(7): near ",": syntax error, unexpected ',', expecting '}'.
# -- Compiling module sign_extend_testbench
# End time: 00:48:41 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:49:45 on Nov 05,2019
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# ** Error: (vlog-13069) ./sign_extend.sv(7): near ",": syntax error, unexpected ',', expecting '}'.
# -- Compiling module sign_extend_testbench
# End time: 00:49:45 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:22 on Nov 05,2019
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# ** Error: (vlog-13069) ./sign_extend.sv(8): near ",": syntax error, unexpected ',', expecting '}'.
# -- Compiling module sign_extend_testbench
# End time: 00:50:22 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:51 on Nov 05,2019
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend
# 	sign_extend_testbench
# End time: 00:50:52 on Nov 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog ./sign_extend.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:51:07 on Nov 05,2019
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# 
# Top level modules:
# 	sign_extend
# 	sign_extend_testbench
# End time: 00:51:07 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./zero_flag.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:51:26 on Nov 05,2019
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 00:51:26 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 00:51:45 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# ** Error: (vsim-3033) ./n_bit_adder.sv(11): Instantiation of 'full_adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder File: ./n_bit_adder.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./n_bit_adder.sv(11): Instantiation of 'full_adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder File: ./n_bit_adder.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Loading work.sign_extend
# Loading work.shift_left
# ** Error: (vsim-3033) ./program_counter.sv(35): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(36): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# ** Error: (vsim-3033) ./program_counter.sv(37): Instantiation of 'mux2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 00:51:45 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog ./full_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:51:54 on Nov 05,2019
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 00:51:54 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./mux2_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:16 on Nov 05,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 00:52:16 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./mux4_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:22 on Nov 05,2019
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 00:52:22 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 00:52:33 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in program_counter_testbench for port 'PCPlusFour'.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
# ** Warning: (vsim-3017) ./program_counter.sv(53): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut File: ./program_counter.sv
# ** Warning: (vsim-3722) ./program_counter.sv(53): [TFMPC] - Missing connection for port 'PCPlusFour'.
# ** Warning: (vsim-3015) ./program_counter.sv(24): [PCDPC] - Port size (64) does not match connection size (3) for port 'B'. The port definition is at: ./n_bit_adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder File: ./n_bit_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(11): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/adder0 File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[1]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[2]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[3]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[4]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[5]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[6]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[7]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[8]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[9]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[10]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[11]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[12]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[13]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[14]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[15]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[16]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[17]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[18]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[19]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[20]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[21]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[22]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[23]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[24]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[25]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[26]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[27]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[28]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[29]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[30]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[31]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[32]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[33]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[34]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[35]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[36]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[37]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[38]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[39]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[40]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[41]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[42]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[43]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[44]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[45]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[46]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[47]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[48]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[49]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[50]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[51]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[52]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[53]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[54]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[55]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[56]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[57]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[58]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[59]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[60]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[61]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[62]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[63]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(11): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/adder0 File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[1]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[2]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[3]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[4]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[5]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[6]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[7]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[8]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[9]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[10]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[11]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[12]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[13]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[14]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[15]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[16]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[17]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[18]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[19]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[20]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[21]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[22]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[23]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[24]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[25]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[26]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[27]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[28]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[29]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[30]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[31]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[32]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[33]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[34]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[35]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[36]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[37]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[38]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[39]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[40]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[41]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[42]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[43]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[44]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[45]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[46]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[47]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[48]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[49]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[50]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[51]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[52]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[53]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[54]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[55]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[56]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[57]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[58]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[59]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[60]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[61]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[62]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[63]/adderN File: ./full_adder.sv
# Error loading design
# End time: 00:52:33 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 129, Warnings: 3
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:56:56 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# ** Error: ./program_counter.sv(79): (vlog-2730) Undefined variable: 'pc_out_internal'.
# ** Error: ./program_counter.sv(95): Verilog Compiler exiting
# End time: 00:56:56 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:11 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 00:57:11 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 00:57:15 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./program_counter.sv(24): [PCDPC] - Port size (64) does not match connection size (3) for port 'B'. The port definition is at: ./n_bit_adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder File: ./n_bit_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(11): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/adder0 File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[1]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[2]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[3]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[4]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[5]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[6]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[7]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[8]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[9]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[10]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[11]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[12]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[13]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[14]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[15]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[16]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[17]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[18]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[19]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[20]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[21]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[22]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[23]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[24]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[25]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[26]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[27]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[28]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[29]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[30]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[31]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[32]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[33]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[34]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[35]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[36]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[37]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[38]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[39]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[40]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[41]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[42]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[43]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[44]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[45]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[46]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[47]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[48]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[49]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[50]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[51]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[52]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[53]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[54]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[55]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[56]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[57]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[58]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[59]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[60]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[61]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[62]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder/full_adders[63]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(11): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/adder0 File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[1]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[2]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[3]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[4]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[5]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[6]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[7]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[8]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[9]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[10]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[11]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[12]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[13]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[14]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[15]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[16]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[17]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[18]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[19]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[20]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[21]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[22]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[23]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[24]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[25]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[26]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[27]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[28]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[29]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[30]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[31]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[32]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[33]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[34]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[35]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[36]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[37]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[38]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[39]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[40]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[41]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[42]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[43]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[44]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[45]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[46]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[47]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[48]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[49]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[50]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[51]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[52]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[53]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[54]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[55]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[56]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[57]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[58]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[59]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[60]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[61]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[62]/adderN File: ./full_adder.sv
# ** Error: (vsim-3063) ./n_bit_adder.sv(18): Port 'out' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/bradder/full_adders[63]/adderN File: ./full_adder.sv
# Error loading design
# End time: 00:57:15 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 128, Warnings: 1
vlog ./n_bit_adder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:59 on Nov 05,2019
# vlog -reportprogress 300 ./n_bit_adder.sv 
# -- Compiling module n_bit_adder
# 
# Top level modules:
# 	n_bit_adder
# End time: 00:59:59 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 01:00:01 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./program_counter.sv(24): [PCDPC] - Port size (64) does not match connection size (3) for port 'B'. The port definition is at: ./n_bit_adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder File: ./n_bit_adder.sv
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/CondAddr19
add wave -position end  sim:/program_counter_testbench/BrAddr26
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/pc_ext
add wave -position end  sim:/program_counter_testbench/PCPlusFour
add wave -position 5  sim:/program_counter_testbench/BrTaken
add wave -position 6  sim:/program_counter_testbench/UncondBr
add wave -position 7  sim:/program_counter_testbench/pc_rd
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 79
# ** Note: $stop    : ./program_counter.sv(93)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 93
vsim clear
# End time: 01:02:26 on Nov 05,2019, Elapsed time: 0:02:25
# Errors: 1, Warnings: 1
# vsim clear 
# Start time: 01:02:26 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'clear'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 01:02:27 on Nov 05,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 01:02:34 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./program_counter.sv(24): [PCDPC] - Port size (64) does not match connection size (3) for port 'B'. The port definition is at: ./n_bit_adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder File: ./n_bit_adder.sv
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/BrTaken
add wave -position end  sim:/program_counter_testbench/UncondBr
add wave -position end  sim:/program_counter_testbench/pc_rd
add wave -position end sim:/program_counter_testbench/dut/bradder/*
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 79
# ** Note: $stop    : ./program_counter.sv(93)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 93
clear
# invalid command name "clear"
vsim clear
# End time: 01:03:57 on Nov 05,2019, Elapsed time: 0:01:23
# Errors: 2, Warnings: 1
# vsim clear 
# Start time: 01:03:57 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'clear'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 01:03:57 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 01:04:11 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./program_counter.sv(24): [PCDPC] - Port size (64) does not match connection size (3) for port 'B'. The port definition is at: ./n_bit_adder.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /program_counter_testbench/dut/non_bradder File: ./n_bit_adder.sv
add wave -position end sim:/program_counter_testbench/dut/non_bradder/*
add wave -position end  sim:/program_counter_testbench/dut/pc_out_internal
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 79
# ** Note: $stop    : ./program_counter.sv(93)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 93
vlog program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:34 on Nov 05,2019
# vlog -reportprogress 300 program_counter.sv 
# -- Compiling module program_counter
# ** Error: program_counter.sv(42): (vlog-2730) Undefined variable: 'non_br'.
# -- Compiling module program_counter_testbench
# End time: 01:08:34 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
vlog program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:55 on Nov 05,2019
# vlog -reportprogress 300 program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 01:08:55 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs="+acc" -t 1ps -lib work program_counter_testbench
# End time: 01:09:08 on Nov 05,2019, Elapsed time: 0:04:57
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work program_counter_testbench 
# Start time: 01:09:08 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/PCPlusFour
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: program_counter.sv Line: 79
# ** Note: $stop    : program_counter.sv(93)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at program_counter.sv line 93
vsim clear wave
# End time: 01:13:04 on Nov 05,2019, Elapsed time: 0:03:56
# Errors: 1, Warnings: 0
# vsim clear wave 
# Start time: 01:13:04 on Nov 05,2019
# ** Error: (vsim-3170) Could not find 'clear'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab3/work
# Error loading design
# End time: 01:13:04 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.program_counter_testbench
# vsim work.program_counter_testbench 
# Start time: 01:13:30 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/BrTaken
add wave -position end  sim:/program_counter_testbench/UncondBr
add wave -position end  sim:/program_counter_testbench/pc_rd
add wave -position 2  sim:/program_counter_testbench/CondAddr19
add wave -position 3  sim:/program_counter_testbench/BrAddr26
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/PCPlusFour
add wave -position 5  sim:/program_counter_testbench/pc_ext
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: program_counter.sv Line: 79
# ** Note: $stop    : program_counter.sv(93)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at program_counter.sv line 93
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:36 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 01:19:36 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.program_counter_testbench
# End time: 01:19:48 on Nov 05,2019, Elapsed time: 0:06:18
# Errors: 1, Warnings: 0
# vsim work.program_counter_testbench 
# Start time: 01:19:48 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/CondAddr19
add wave -position end  sim:/program_counter_testbench/BrAddr26
add wave -position end  sim:/program_counter_testbench/pc_ext
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:38 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 01:20:38 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.program_counter_testbench
# End time: 01:20:44 on Nov 05,2019, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
# vsim work.program_counter_testbench 
# Start time: 01:20:44 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/CondAddr19
add wave -position end  sim:/program_counter_testbench/BrAddr26
add wave -position end  sim:/program_counter_testbench/pc_ext
add wave -position end  sim:/program_counter_testbench/BrTaken
add wave -position end  sim:/program_counter_testbench/UncondBr
add wave -position end  sim:/program_counter_testbench/pc_rd
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/PCPlusFour
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 79
# ** Error: Assertion error.
#    Time: 7250 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 85
# ** Error: Assertion error.
#    Time: 7450 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 89
# ** Note: $stop    : ./program_counter.sv(97)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 97
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:21 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 01:22:21 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.program_counter_testbench
# End time: 01:22:39 on Nov 05,2019, Elapsed time: 0:01:55
# Errors: 3, Warnings: 0
# vsim work.program_counter_testbench 
# Start time: 01:22:39 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/CondAddr19
add wave -position end  sim:/program_counter_testbench/BrAddr26
add wave -position end  sim:/program_counter_testbench/pc_ext
add wave -position end  sim:/program_counter_testbench/BrTaken
add wave -position end  sim:/program_counter_testbench/UncondBr
add wave -position end  sim:/program_counter_testbench/pc_rd
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/PCPlusFour
run -all
# ** Error: Assertion error.
#    Time: 6850 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 79
# ** Error: Assertion error.
#    Time: 7250 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 85
# ** Note: $stop    : ./program_counter.sv(96)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 96
vlog ./program_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:24:21 on Nov 05,2019
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 01:24:21 on Nov 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.program_counter_testbench
# End time: 01:24:32 on Nov 05,2019, Elapsed time: 0:01:53
# Errors: 2, Warnings: 0
# vsim work.program_counter_testbench 
# Start time: 01:24:32 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/PCPlusFour
add wave -position 0  sim:/program_counter_testbench/clk
add wave -position 1  sim:/program_counter_testbench/reset
run -all
# ** Error: Assertion error.
#    Time: 7350 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 85
# ** Note: $stop    : ./program_counter.sv(94)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 94
vsim work.program_counter_testbench
# End time: 01:27:24 on Nov 05,2019, Elapsed time: 0:02:52
# Errors: 1, Warnings: 0
# vsim work.program_counter_testbench 
# Start time: 01:27:24 on Nov 05,2019
# Loading sv_std.std
# Loading work.program_counter_testbench
# Loading work.program_counter
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.D_FF
add wave -position end  sim:/program_counter_testbench/clk
add wave -position end  sim:/program_counter_testbench/reset
add wave -position end  sim:/program_counter_testbench/CondAddr19
add wave -position end  sim:/program_counter_testbench/BrAddr26
add wave -position end  sim:/program_counter_testbench/pc_ext
add wave -position end  sim:/program_counter_testbench/BrTaken
add wave -position end  sim:/program_counter_testbench/UncondBr
add wave -position end  sim:/program_counter_testbench/pc_rd
add wave -position end  sim:/program_counter_testbench/pc_out
add wave -position end  sim:/program_counter_testbench/PCPlusFour
run -all
# ** Error: Assertion error.
#    Time: 7350 ns  Scope: program_counter_testbench File: ./program_counter.sv Line: 85
# ** Note: $stop    : ./program_counter.sv(94)
#    Time: 10750 ns  Iteration: 1  Instance: /program_counter_testbench
# Break in Module program_counter_testbench at ./program_counter.sv line 94
# End time: 01:28:43 on Nov 05,2019, Elapsed time: 0:01:19
# Errors: 1, Warnings: 0
