{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729066468785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729066468788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 05:14:28 2024 " "Processing started: Wed Oct 16 05:14:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729066468788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066468788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto4 -c projeto4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto4 -c projeto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066468788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729066469866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729066469866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto4 " "Found entity 1: projeto4" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489428 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "divisordeclock.v(12) " "Verilog HDL Event Control warning at divisordeclock.v(12): Event Control contains a complex event expression" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 12 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1729066489433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisordeclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisordeclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisordeclock " "Found entity 1: divisordeclock" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador4bits " "Found entity 1: contador4bits" {  } { { "contador4bits.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/contador4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.v 1 1 " "Found 1 design units, including 1 entities, in source file relogio.v" { { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.v 1 1 " "Found 1 design units, including 1 entities, in source file alarme.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarme " "Found entity 1: alarme" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489449 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1729066489454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_logic.v(42) " "Verilog HDL information at lcd_logic.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729066489468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_controle " "Found entity 1: MUX_controle" {  } { { "MUX_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/MUX_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file gera_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gera_pulso " "Found entity 1: gera_pulso" {  } { { "gera_pulso.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/gera_pulso.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_temp " "Found entity 1: lcd_temp" {  } { { "lcd_temp.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecao_display.v 1 1 " "Found 1 design units, including 1 entities, in source file selecao_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecao_display " "Found entity 1: selecao_display" {  } { { "selecao_display.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecao_ajuste.v 1 1 " "Found 1 design units, including 1 entities, in source file selecao_ajuste.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecao_ajuste " "Found entity 1: selecao_ajuste" {  } { { "selecao_ajuste.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_ajuste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcao_decremente.v 1 1 " "Found 1 design units, including 1 entities, in source file funcao_decremente.v" { { "Info" "ISGN_ENTITY_NAME" "1 funcao_decremente " "Found entity 1: funcao_decremente" {  } { { "funcao_decremente.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/funcao_decremente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_funcao.v 1 1 " "Found 1 design units, including 1 entities, in source file or_funcao.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_funcao " "Found entity 1: or_funcao" {  } { { "or_funcao.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/or_funcao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeldalullaby.v 1 1 " "Found 1 design units, including 1 entities, in source file zeldalullaby.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeldaLullaby " "Found entity 1: ZeldaLullaby" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ZeldaLullaby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489518 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 ZeldaLullaby.v 65 TheLegendOfZelda.v(12) " "Verilog HDL macro warning at TheLegendOfZelda.v(12): overriding existing definition for macro \"E5\", which was defined in \"ZeldaLullaby.v\", line 65" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489521 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 ZeldaLullaby.v 55 TheLegendOfZelda.v(13) " "Verilog HDL macro warning at TheLegendOfZelda.v(13): overriding existing definition for macro \"FS4\", which was defined in \"ZeldaLullaby.v\", line 55" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489521 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 ZeldaLullaby.v 57 TheLegendOfZelda.v(14) " "Verilog HDL macro warning at TheLegendOfZelda.v(14): overriding existing definition for macro \"GS4\", which was defined in \"ZeldaLullaby.v\", line 57" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 ZeldaLullaby.v 58 TheLegendOfZelda.v(15) " "Verilog HDL macro warning at TheLegendOfZelda.v(15): overriding existing definition for macro \"A4\", which was defined in \"ZeldaLullaby.v\", line 58" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 ZeldaLullaby.v 49 TheLegendOfZelda.v(16) " "Verilog HDL macro warning at TheLegendOfZelda.v(16): overriding existing definition for macro \"C4\", which was defined in \"ZeldaLullaby.v\", line 49" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 ZeldaLullaby.v 50 TheLegendOfZelda.v(17) " "Verilog HDL macro warning at TheLegendOfZelda.v(17): overriding existing definition for macro \"CS4\", which was defined in \"ZeldaLullaby.v\", line 50" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 ZeldaLullaby.v 54 TheLegendOfZelda.v(18) " "Verilog HDL macro warning at TheLegendOfZelda.v(18): overriding existing definition for macro \"F4\", which was defined in \"ZeldaLullaby.v\", line 54" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 ZeldaLullaby.v 56 TheLegendOfZelda.v(19) " "Verilog HDL macro warning at TheLegendOfZelda.v(19): overriding existing definition for macro \"G4\", which was defined in \"ZeldaLullaby.v\", line 56" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 ZeldaLullaby.v 59 TheLegendOfZelda.v(20) " "Verilog HDL macro warning at TheLegendOfZelda.v(20): overriding existing definition for macro \"AS4\", which was defined in \"ZeldaLullaby.v\", line 59" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 ZeldaLullaby.v 61 TheLegendOfZelda.v(21) " "Verilog HDL macro warning at TheLegendOfZelda.v(21): overriding existing definition for macro \"C5\", which was defined in \"ZeldaLullaby.v\", line 61" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 ZeldaLullaby.v 62 TheLegendOfZelda.v(22) " "Verilog HDL macro warning at TheLegendOfZelda.v(22): overriding existing definition for macro \"CS5\", which was defined in \"ZeldaLullaby.v\", line 62" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489522 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 ZeldaLullaby.v 63 TheLegendOfZelda.v(23) " "Verilog HDL macro warning at TheLegendOfZelda.v(23): overriding existing definition for macro \"D5\", which was defined in \"ZeldaLullaby.v\", line 63" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 ZeldaLullaby.v 64 TheLegendOfZelda.v(24) " "Verilog HDL macro warning at TheLegendOfZelda.v(24): overriding existing definition for macro \"DS5\", which was defined in \"ZeldaLullaby.v\", line 64" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 ZeldaLullaby.v 66 TheLegendOfZelda.v(25) " "Verilog HDL macro warning at TheLegendOfZelda.v(25): overriding existing definition for macro \"F5\", which was defined in \"ZeldaLullaby.v\", line 66" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 ZeldaLullaby.v 67 TheLegendOfZelda.v(26) " "Verilog HDL macro warning at TheLegendOfZelda.v(26): overriding existing definition for macro \"FS5\", which was defined in \"ZeldaLullaby.v\", line 67" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 ZeldaLullaby.v 68 TheLegendOfZelda.v(27) " "Verilog HDL macro warning at TheLegendOfZelda.v(27): overriding existing definition for macro \"G5\", which was defined in \"ZeldaLullaby.v\", line 68" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 ZeldaLullaby.v 69 TheLegendOfZelda.v(28) " "Verilog HDL macro warning at TheLegendOfZelda.v(28): overriding existing definition for macro \"GS5\", which was defined in \"ZeldaLullaby.v\", line 69" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 ZeldaLullaby.v 70 TheLegendOfZelda.v(29) " "Verilog HDL macro warning at TheLegendOfZelda.v(29): overriding existing definition for macro \"A5\", which was defined in \"ZeldaLullaby.v\", line 70" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 ZeldaLullaby.v 71 TheLegendOfZelda.v(30) " "Verilog HDL macro warning at TheLegendOfZelda.v(30): overriding existing definition for macro \"AS5\", which was defined in \"ZeldaLullaby.v\", line 71" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 30 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 ZeldaLullaby.v 73 TheLegendOfZelda.v(31) " "Verilog HDL macro warning at TheLegendOfZelda.v(31): overriding existing definition for macro \"C6\", which was defined in \"ZeldaLullaby.v\", line 73" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 ZeldaLullaby.v 74 TheLegendOfZelda.v(32) " "Verilog HDL macro warning at TheLegendOfZelda.v(32): overriding existing definition for macro \"CS6\", which was defined in \"ZeldaLullaby.v\", line 74" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 32 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 ZeldaLullaby.v 103 TheLegendOfZelda.v(35) " "Verilog HDL macro warning at TheLegendOfZelda.v(35): overriding existing definition for macro \"ov_t4\", which was defined in \"ZeldaLullaby.v\", line 103" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 35 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489523 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 ZeldaLullaby.v 104 TheLegendOfZelda.v(36) " "Verilog HDL macro warning at TheLegendOfZelda.v(36): overriding existing definition for macro \"ov_t2\", which was defined in \"ZeldaLullaby.v\", line 104" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 36 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489524 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 ZeldaLullaby.v 105 TheLegendOfZelda.v(37) " "Verilog HDL macro warning at TheLegendOfZelda.v(37): overriding existing definition for macro \"ov_t1\", which was defined in \"ZeldaLullaby.v\", line 105" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 37 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489524 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 ZeldaLullaby.v 106 TheLegendOfZelda.v(38) " "Verilog HDL macro warning at TheLegendOfZelda.v(38): overriding existing definition for macro \"ov_t1_2\", which was defined in \"ZeldaLullaby.v\", line 106" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 38 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489524 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 ZeldaLullaby.v 107 TheLegendOfZelda.v(39) " "Verilog HDL macro warning at TheLegendOfZelda.v(39): overriding existing definition for macro \"ov_t1_4\", which was defined in \"ZeldaLullaby.v\", line 107" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489524 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 ZeldaLullaby.v 108 TheLegendOfZelda.v(40) " "Verilog HDL macro warning at TheLegendOfZelda.v(40): overriding existing definition for macro \"ov_t1_8\", which was defined in \"ZeldaLullaby.v\", line 108" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489524 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 ZeldaLullaby.v 109 TheLegendOfZelda.v(41) " "Verilog HDL macro warning at TheLegendOfZelda.v(41): overriding existing definition for macro \"ov_t1_16\", which was defined in \"ZeldaLullaby.v\", line 109" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 41 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489524 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 ZeldaLullaby.v 110 TheLegendOfZelda.v(42) " "Verilog HDL macro warning at TheLegendOfZelda.v(42): overriding existing definition for macro \"ov_Dot1\", which was defined in \"ZeldaLullaby.v\", line 110" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489525 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 ZeldaLullaby.v 111 TheLegendOfZelda.v(43) " "Verilog HDL macro warning at TheLegendOfZelda.v(43): overriding existing definition for macro \"ov_Dot2\", which was defined in \"ZeldaLullaby.v\", line 111" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489525 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 ZeldaLullaby.v 112 TheLegendOfZelda.v(44) " "Verilog HDL macro warning at TheLegendOfZelda.v(44): overriding existing definition for macro \"ov_Dot4\", which was defined in \"ZeldaLullaby.v\", line 112" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489525 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 ZeldaLullaby.v 113 TheLegendOfZelda.v(45) " "Verilog HDL macro warning at TheLegendOfZelda.v(45): overriding existing definition for macro \"ov_Dot8\", which was defined in \"ZeldaLullaby.v\", line 113" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(113) " "Verilog HDL Expression warning at TheLegendOfZelda.v(113): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489525 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(114) " "Verilog HDL Expression warning at TheLegendOfZelda.v(114): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(115) " "Verilog HDL Expression warning at TheLegendOfZelda.v(115): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(116) " "Verilog HDL Expression warning at TheLegendOfZelda.v(116): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(117) " "Verilog HDL Expression warning at TheLegendOfZelda.v(117): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(118) " "Verilog HDL Expression warning at TheLegendOfZelda.v(118): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(119) " "Verilog HDL Expression warning at TheLegendOfZelda.v(119): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(120) " "Verilog HDL Expression warning at TheLegendOfZelda.v(120): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(121) " "Verilog HDL Expression warning at TheLegendOfZelda.v(121): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(122) " "Verilog HDL Expression warning at TheLegendOfZelda.v(122): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489527 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(123) " "Verilog HDL Expression warning at TheLegendOfZelda.v(123): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489527 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(124) " "Verilog HDL Expression warning at TheLegendOfZelda.v(124): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489527 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(125) " "Verilog HDL Expression warning at TheLegendOfZelda.v(125): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489527 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(126) " "Verilog HDL Expression warning at TheLegendOfZelda.v(126): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(127) " "Verilog HDL Expression warning at TheLegendOfZelda.v(127): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(128) " "Verilog HDL Expression warning at TheLegendOfZelda.v(128): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(129) " "Verilog HDL Expression warning at TheLegendOfZelda.v(129): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(130) " "Verilog HDL Expression warning at TheLegendOfZelda.v(130): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(131) " "Verilog HDL Expression warning at TheLegendOfZelda.v(131): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(132) " "Verilog HDL Expression warning at TheLegendOfZelda.v(132): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(133) " "Verilog HDL Expression warning at TheLegendOfZelda.v(133): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(134) " "Verilog HDL Expression warning at TheLegendOfZelda.v(134): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(135) " "Verilog HDL Expression warning at TheLegendOfZelda.v(135): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(136) " "Verilog HDL Expression warning at TheLegendOfZelda.v(136): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(137) " "Verilog HDL Expression warning at TheLegendOfZelda.v(137): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(138) " "Verilog HDL Expression warning at TheLegendOfZelda.v(138): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(139) " "Verilog HDL Expression warning at TheLegendOfZelda.v(139): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(140) " "Verilog HDL Expression warning at TheLegendOfZelda.v(140): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(141) " "Verilog HDL Expression warning at TheLegendOfZelda.v(141): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(142) " "Verilog HDL Expression warning at TheLegendOfZelda.v(142): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(143) " "Verilog HDL Expression warning at TheLegendOfZelda.v(143): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(144) " "Verilog HDL Expression warning at TheLegendOfZelda.v(144): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(145) " "Verilog HDL Expression warning at TheLegendOfZelda.v(145): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(146) " "Verilog HDL Expression warning at TheLegendOfZelda.v(146): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 146 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(147) " "Verilog HDL Expression warning at TheLegendOfZelda.v(147): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(148) " "Verilog HDL Expression warning at TheLegendOfZelda.v(148): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(149) " "Verilog HDL Expression warning at TheLegendOfZelda.v(149): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(150) " "Verilog HDL Expression warning at TheLegendOfZelda.v(150): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 150 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(151) " "Verilog HDL Expression warning at TheLegendOfZelda.v(151): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(152) " "Verilog HDL Expression warning at TheLegendOfZelda.v(152): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 152 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(153) " "Verilog HDL Expression warning at TheLegendOfZelda.v(153): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 153 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(154) " "Verilog HDL Expression warning at TheLegendOfZelda.v(154): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 154 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(155) " "Verilog HDL Expression warning at TheLegendOfZelda.v(155): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 155 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(156) " "Verilog HDL Expression warning at TheLegendOfZelda.v(156): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 156 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(157) " "Verilog HDL Expression warning at TheLegendOfZelda.v(157): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(158) " "Verilog HDL Expression warning at TheLegendOfZelda.v(158): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 158 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(159) " "Verilog HDL Expression warning at TheLegendOfZelda.v(159): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 159 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thelegendofzelda.v 1 1 " "Found 1 design units, including 1 entities, in source file thelegendofzelda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheLegendOfZelda " "Found entity 1: TheLegendOfZelda" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_m " "Found entity 1: temporizador_m" {  } { { "temporizador_m.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/temporizador_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489544 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 ZeldaLullaby.v 49 SongOfStorms.v(50) " "Verilog HDL macro warning at SongOfStorms.v(50): overriding existing definition for macro \"C4\", which was defined in \"ZeldaLullaby.v\", line 49" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489549 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 ZeldaLullaby.v 50 SongOfStorms.v(51) " "Verilog HDL macro warning at SongOfStorms.v(51): overriding existing definition for macro \"CS4\", which was defined in \"ZeldaLullaby.v\", line 50" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 51 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489550 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 ZeldaLullaby.v 54 SongOfStorms.v(55) " "Verilog HDL macro warning at SongOfStorms.v(55): overriding existing definition for macro \"F4\", which was defined in \"ZeldaLullaby.v\", line 54" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 55 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489550 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 ZeldaLullaby.v 55 SongOfStorms.v(56) " "Verilog HDL macro warning at SongOfStorms.v(56): overriding existing definition for macro \"FS4\", which was defined in \"ZeldaLullaby.v\", line 55" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489550 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 ZeldaLullaby.v 56 SongOfStorms.v(57) " "Verilog HDL macro warning at SongOfStorms.v(57): overriding existing definition for macro \"G4\", which was defined in \"ZeldaLullaby.v\", line 56" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 57 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489550 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 ZeldaLullaby.v 57 SongOfStorms.v(58) " "Verilog HDL macro warning at SongOfStorms.v(58): overriding existing definition for macro \"GS4\", which was defined in \"ZeldaLullaby.v\", line 57" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 58 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 ZeldaLullaby.v 58 SongOfStorms.v(59) " "Verilog HDL macro warning at SongOfStorms.v(59): overriding existing definition for macro \"A4\", which was defined in \"ZeldaLullaby.v\", line 58" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 59 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 ZeldaLullaby.v 59 SongOfStorms.v(60) " "Verilog HDL macro warning at SongOfStorms.v(60): overriding existing definition for macro \"AS4\", which was defined in \"ZeldaLullaby.v\", line 59" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 ZeldaLullaby.v 61 SongOfStorms.v(62) " "Verilog HDL macro warning at SongOfStorms.v(62): overriding existing definition for macro \"C5\", which was defined in \"ZeldaLullaby.v\", line 61" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 ZeldaLullaby.v 62 SongOfStorms.v(63) " "Verilog HDL macro warning at SongOfStorms.v(63): overriding existing definition for macro \"CS5\", which was defined in \"ZeldaLullaby.v\", line 62" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 ZeldaLullaby.v 63 SongOfStorms.v(64) " "Verilog HDL macro warning at SongOfStorms.v(64): overriding existing definition for macro \"D5\", which was defined in \"ZeldaLullaby.v\", line 63" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 64 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 ZeldaLullaby.v 64 SongOfStorms.v(65) " "Verilog HDL macro warning at SongOfStorms.v(65): overriding existing definition for macro \"DS5\", which was defined in \"ZeldaLullaby.v\", line 64" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 ZeldaLullaby.v 65 SongOfStorms.v(66) " "Verilog HDL macro warning at SongOfStorms.v(66): overriding existing definition for macro \"E5\", which was defined in \"ZeldaLullaby.v\", line 65" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 66 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489552 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 ZeldaLullaby.v 66 SongOfStorms.v(67) " "Verilog HDL macro warning at SongOfStorms.v(67): overriding existing definition for macro \"F5\", which was defined in \"ZeldaLullaby.v\", line 66" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 67 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489553 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 ZeldaLullaby.v 67 SongOfStorms.v(68) " "Verilog HDL macro warning at SongOfStorms.v(68): overriding existing definition for macro \"FS5\", which was defined in \"ZeldaLullaby.v\", line 67" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 68 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489553 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 ZeldaLullaby.v 68 SongOfStorms.v(69) " "Verilog HDL macro warning at SongOfStorms.v(69): overriding existing definition for macro \"G5\", which was defined in \"ZeldaLullaby.v\", line 68" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489553 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 ZeldaLullaby.v 69 SongOfStorms.v(70) " "Verilog HDL macro warning at SongOfStorms.v(70): overriding existing definition for macro \"GS5\", which was defined in \"ZeldaLullaby.v\", line 69" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489554 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 ZeldaLullaby.v 70 SongOfStorms.v(71) " "Verilog HDL macro warning at SongOfStorms.v(71): overriding existing definition for macro \"A5\", which was defined in \"ZeldaLullaby.v\", line 70" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489555 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 ZeldaLullaby.v 71 SongOfStorms.v(72) " "Verilog HDL macro warning at SongOfStorms.v(72): overriding existing definition for macro \"AS5\", which was defined in \"ZeldaLullaby.v\", line 71" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489556 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 ZeldaLullaby.v 73 SongOfStorms.v(74) " "Verilog HDL macro warning at SongOfStorms.v(74): overriding existing definition for macro \"C6\", which was defined in \"ZeldaLullaby.v\", line 73" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 74 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489556 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 ZeldaLullaby.v 74 SongOfStorms.v(75) " "Verilog HDL macro warning at SongOfStorms.v(75): overriding existing definition for macro \"CS6\", which was defined in \"ZeldaLullaby.v\", line 74" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 75 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489558 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 ZeldaLullaby.v 103 SongOfStorms.v(104) " "Verilog HDL macro warning at SongOfStorms.v(104): overriding existing definition for macro \"ov_t4\", which was defined in \"ZeldaLullaby.v\", line 103" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 104 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489558 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 ZeldaLullaby.v 104 SongOfStorms.v(105) " "Verilog HDL macro warning at SongOfStorms.v(105): overriding existing definition for macro \"ov_t2\", which was defined in \"ZeldaLullaby.v\", line 104" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 105 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489559 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 ZeldaLullaby.v 105 SongOfStorms.v(106) " "Verilog HDL macro warning at SongOfStorms.v(106): overriding existing definition for macro \"ov_t1\", which was defined in \"ZeldaLullaby.v\", line 105" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 106 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489559 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 ZeldaLullaby.v 106 SongOfStorms.v(107) " "Verilog HDL macro warning at SongOfStorms.v(107): overriding existing definition for macro \"ov_t1_2\", which was defined in \"ZeldaLullaby.v\", line 106" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 107 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 ZeldaLullaby.v 107 SongOfStorms.v(108) " "Verilog HDL macro warning at SongOfStorms.v(108): overriding existing definition for macro \"ov_t1_4\", which was defined in \"ZeldaLullaby.v\", line 107" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 108 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 ZeldaLullaby.v 108 SongOfStorms.v(109) " "Verilog HDL macro warning at SongOfStorms.v(109): overriding existing definition for macro \"ov_t1_8\", which was defined in \"ZeldaLullaby.v\", line 108" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 109 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 ZeldaLullaby.v 109 SongOfStorms.v(110) " "Verilog HDL macro warning at SongOfStorms.v(110): overriding existing definition for macro \"ov_t1_16\", which was defined in \"ZeldaLullaby.v\", line 109" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 110 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 ZeldaLullaby.v 110 SongOfStorms.v(111) " "Verilog HDL macro warning at SongOfStorms.v(111): overriding existing definition for macro \"ov_Dot1\", which was defined in \"ZeldaLullaby.v\", line 110" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 111 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 ZeldaLullaby.v 111 SongOfStorms.v(112) " "Verilog HDL macro warning at SongOfStorms.v(112): overriding existing definition for macro \"ov_Dot2\", which was defined in \"ZeldaLullaby.v\", line 111" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 112 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 ZeldaLullaby.v 112 SongOfStorms.v(113) " "Verilog HDL macro warning at SongOfStorms.v(113): overriding existing definition for macro \"ov_Dot4\", which was defined in \"ZeldaLullaby.v\", line 112" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 113 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489560 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 ZeldaLullaby.v 113 SongOfStorms.v(114) " "Verilog HDL macro warning at SongOfStorms.v(114): overriding existing definition for macro \"ov_Dot8\", which was defined in \"ZeldaLullaby.v\", line 113" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 114 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(181) " "Verilog HDL Expression warning at SongOfStorms.v(181): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 181 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(182) " "Verilog HDL Expression warning at SongOfStorms.v(182): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489561 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(183) " "Verilog HDL Expression warning at SongOfStorms.v(183): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(184) " "Verilog HDL Expression warning at SongOfStorms.v(184): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729066489562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "songofstorms.v 1 1 " "Found 1 design units, including 1 entities, in source file songofstorms.v" { { "Info" "ISGN_ENTITY_NAME" "1 SongOfStorms " "Found entity 1: SongOfStorms" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecao_de_musica_alarmes.v 1 1 " "Found 1 design units, including 1 entities, in source file selecao_de_musica_alarmes.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecao_de_musica_alarmes " "Found entity 1: selecao_de_musica_alarmes" {  } { { "selecao_de_musica_alarmes.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_de_musica_alarmes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_buzzer " "Found entity 1: mux_buzzer" {  } { { "mux_buzzer.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/mux_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489578 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B4 ZeldaLullaby.v 60 HarryPotter.v(12) " "Verilog HDL macro warning at HarryPotter.v(12): overriding existing definition for macro \"B4\", which was defined in \"ZeldaLullaby.v\", line 60" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489581 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D4 ZeldaLullaby.v 51 HarryPotter.v(13) " "Verilog HDL macro warning at HarryPotter.v(13): overriding existing definition for macro \"D4\", which was defined in \"ZeldaLullaby.v\", line 51" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489581 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 ZeldaLullaby.v 65 HarryPotter.v(14) " "Verilog HDL macro warning at HarryPotter.v(14): overriding existing definition for macro \"E5\", which was defined in \"ZeldaLullaby.v\", line 65" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489581 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 ZeldaLullaby.v 55 HarryPotter.v(15) " "Verilog HDL macro warning at HarryPotter.v(15): overriding existing definition for macro \"FS4\", which was defined in \"ZeldaLullaby.v\", line 55" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 ZeldaLullaby.v 57 HarryPotter.v(16) " "Verilog HDL macro warning at HarryPotter.v(16): overriding existing definition for macro \"GS4\", which was defined in \"ZeldaLullaby.v\", line 57" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 ZeldaLullaby.v 58 HarryPotter.v(17) " "Verilog HDL macro warning at HarryPotter.v(17): overriding existing definition for macro \"A4\", which was defined in \"ZeldaLullaby.v\", line 58" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 ZeldaLullaby.v 49 HarryPotter.v(18) " "Verilog HDL macro warning at HarryPotter.v(18): overriding existing definition for macro \"C4\", which was defined in \"ZeldaLullaby.v\", line 49" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 ZeldaLullaby.v 50 HarryPotter.v(19) " "Verilog HDL macro warning at HarryPotter.v(19): overriding existing definition for macro \"CS4\", which was defined in \"ZeldaLullaby.v\", line 50" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 ZeldaLullaby.v 54 HarryPotter.v(20) " "Verilog HDL macro warning at HarryPotter.v(20): overriding existing definition for macro \"F4\", which was defined in \"ZeldaLullaby.v\", line 54" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 ZeldaLullaby.v 56 HarryPotter.v(21) " "Verilog HDL macro warning at HarryPotter.v(21): overriding existing definition for macro \"G4\", which was defined in \"ZeldaLullaby.v\", line 56" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 ZeldaLullaby.v 59 HarryPotter.v(22) " "Verilog HDL macro warning at HarryPotter.v(22): overriding existing definition for macro \"AS4\", which was defined in \"ZeldaLullaby.v\", line 59" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 ZeldaLullaby.v 61 HarryPotter.v(23) " "Verilog HDL macro warning at HarryPotter.v(23): overriding existing definition for macro \"C5\", which was defined in \"ZeldaLullaby.v\", line 61" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 ZeldaLullaby.v 62 HarryPotter.v(24) " "Verilog HDL macro warning at HarryPotter.v(24): overriding existing definition for macro \"CS5\", which was defined in \"ZeldaLullaby.v\", line 62" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 ZeldaLullaby.v 63 HarryPotter.v(25) " "Verilog HDL macro warning at HarryPotter.v(25): overriding existing definition for macro \"D5\", which was defined in \"ZeldaLullaby.v\", line 63" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 ZeldaLullaby.v 64 HarryPotter.v(26) " "Verilog HDL macro warning at HarryPotter.v(26): overriding existing definition for macro \"DS5\", which was defined in \"ZeldaLullaby.v\", line 64" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489582 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 ZeldaLullaby.v 66 HarryPotter.v(27) " "Verilog HDL macro warning at HarryPotter.v(27): overriding existing definition for macro \"F5\", which was defined in \"ZeldaLullaby.v\", line 66" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 ZeldaLullaby.v 67 HarryPotter.v(28) " "Verilog HDL macro warning at HarryPotter.v(28): overriding existing definition for macro \"FS5\", which was defined in \"ZeldaLullaby.v\", line 67" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 ZeldaLullaby.v 68 HarryPotter.v(29) " "Verilog HDL macro warning at HarryPotter.v(29): overriding existing definition for macro \"G5\", which was defined in \"ZeldaLullaby.v\", line 68" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 ZeldaLullaby.v 69 HarryPotter.v(30) " "Verilog HDL macro warning at HarryPotter.v(30): overriding existing definition for macro \"GS5\", which was defined in \"ZeldaLullaby.v\", line 69" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 30 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 ZeldaLullaby.v 70 HarryPotter.v(31) " "Verilog HDL macro warning at HarryPotter.v(31): overriding existing definition for macro \"A5\", which was defined in \"ZeldaLullaby.v\", line 70" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 ZeldaLullaby.v 71 HarryPotter.v(32) " "Verilog HDL macro warning at HarryPotter.v(32): overriding existing definition for macro \"AS5\", which was defined in \"ZeldaLullaby.v\", line 71" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 32 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 ZeldaLullaby.v 73 HarryPotter.v(33) " "Verilog HDL macro warning at HarryPotter.v(33): overriding existing definition for macro \"C6\", which was defined in \"ZeldaLullaby.v\", line 73" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 33 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 ZeldaLullaby.v 74 HarryPotter.v(34) " "Verilog HDL macro warning at HarryPotter.v(34): overriding existing definition for macro \"CS6\", which was defined in \"ZeldaLullaby.v\", line 74" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 34 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 ZeldaLullaby.v 103 HarryPotter.v(37) " "Verilog HDL macro warning at HarryPotter.v(37): overriding existing definition for macro \"ov_t4\", which was defined in \"ZeldaLullaby.v\", line 103" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 37 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 ZeldaLullaby.v 104 HarryPotter.v(38) " "Verilog HDL macro warning at HarryPotter.v(38): overriding existing definition for macro \"ov_t2\", which was defined in \"ZeldaLullaby.v\", line 104" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 38 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 ZeldaLullaby.v 105 HarryPotter.v(39) " "Verilog HDL macro warning at HarryPotter.v(39): overriding existing definition for macro \"ov_t1\", which was defined in \"ZeldaLullaby.v\", line 105" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 ZeldaLullaby.v 106 HarryPotter.v(40) " "Verilog HDL macro warning at HarryPotter.v(40): overriding existing definition for macro \"ov_t1_2\", which was defined in \"ZeldaLullaby.v\", line 106" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489583 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 ZeldaLullaby.v 107 HarryPotter.v(41) " "Verilog HDL macro warning at HarryPotter.v(41): overriding existing definition for macro \"ov_t1_4\", which was defined in \"ZeldaLullaby.v\", line 107" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 41 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 ZeldaLullaby.v 108 HarryPotter.v(42) " "Verilog HDL macro warning at HarryPotter.v(42): overriding existing definition for macro \"ov_t1_8\", which was defined in \"ZeldaLullaby.v\", line 108" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 ZeldaLullaby.v 109 HarryPotter.v(43) " "Verilog HDL macro warning at HarryPotter.v(43): overriding existing definition for macro \"ov_t1_16\", which was defined in \"ZeldaLullaby.v\", line 109" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 ZeldaLullaby.v 110 HarryPotter.v(44) " "Verilog HDL macro warning at HarryPotter.v(44): overriding existing definition for macro \"ov_Dot1\", which was defined in \"ZeldaLullaby.v\", line 110" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 ZeldaLullaby.v 111 HarryPotter.v(45) " "Verilog HDL macro warning at HarryPotter.v(45): overriding existing definition for macro \"ov_Dot2\", which was defined in \"ZeldaLullaby.v\", line 111" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 ZeldaLullaby.v 112 HarryPotter.v(46) " "Verilog HDL macro warning at HarryPotter.v(46): overriding existing definition for macro \"ov_Dot4\", which was defined in \"ZeldaLullaby.v\", line 112" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 46 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 ZeldaLullaby.v 113 HarryPotter.v(47) " "Verilog HDL macro warning at HarryPotter.v(47): overriding existing definition for macro \"ov_Dot8\", which was defined in \"ZeldaLullaby.v\", line 113" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 47 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729066489584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harrypotter.v 1 1 " "Found 1 design units, including 1 entities, in source file harrypotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HarryPotter " "Found entity 1: HarryPotter" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_zeldalullaby.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_zeldalullaby.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_ZeldaLullaby " "Found entity 1: Estrutura_ZeldaLullaby" {  } { { "Estrutura_ZeldaLullaby.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_ZeldaLullaby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_songofstorms.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_songofstorms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_SongOfStorms " "Found entity 1: Estrutura_SongOfStorms" {  } { { "Estrutura_SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_SongOfStorms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_harrypotter.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_harrypotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_HarryPotter " "Found entity 1: Estrutura_HarryPotter" {  } { { "Estrutura_HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_frerejacques.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_frerejacques.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_FrereJacques " "Found entity 1: Estrutura_FrereJacques" {  } { { "Estrutura_FrereJacques.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_FrereJacques.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock_m.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorclock_m " "Found entity 1: divisorclock_m" {  } { { "divisorclock_m.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisorclock_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_de_musicas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_de_musicas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_de_musicas " "Found entity 1: Bloco_de_musicas" {  } { { "Bloco_de_musicas.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066489621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066489621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto4 " "Elaborating entity \"projeto4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729066489990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_read_verilog.v 1 1 " "Using design file i2c_read_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_verilog " "Found entity 1: I2C_READ_verilog" {  } { { "i2c_read_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/i2c_read_verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066490021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729066490021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_verilog I2C_READ_verilog:inst31 " "Elaborating entity \"I2C_READ_verilog\" for hierarchy \"I2C_READ_verilog:inst31\"" {  } { { "projeto4.bdf" "inst31" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 992 1616 1776 1104 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.bdf 1 1 " "Using design file lcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066490057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729066490057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:inst " "Elaborating entity \"lcd\" for hierarchy \"lcd:inst\"" {  } { { "projeto4.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 360 1664 1904 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490058 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controle.v(27) " "Verilog HDL information at lcd_controle.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729066490099 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controle.v 1 1 " "Using design file lcd_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controle " "Found entity 1: LCD_Controle" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066490100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729066490100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controle lcd:inst\|LCD_Controle:inst1 " "Elaborating entity \"LCD_Controle\" for hierarchy \"lcd:inst\|LCD_Controle:inst1\"" {  } { { "lcd.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd.bdf" { { 80 872 1080 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 lcd_controle.v(103) " "Verilog HDL assignment warning at lcd_controle.v(103): truncated value with size 10 to match size of target (8)" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490105 "|projeto4|lcd:inst|LCD_Controle:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lcd_controle.v(126) " "Verilog HDL assignment warning at lcd_controle.v(126): truncated value with size 2 to match size of target (1)" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490105 "|projeto4|lcd:inst|LCD_Controle:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic lcd:inst\|lcd_logic:inst " "Elaborating entity \"lcd_logic\" for hierarchy \"lcd:inst\|lcd_logic:inst\"" {  } { { "lcd.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd.bdf" { { 96 568 784 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(67) " "Verilog HDL assignment warning at lcd_logic.v(67): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490111 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(120) " "Verilog HDL assignment warning at lcd_logic.v(120): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490111 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(174) " "Verilog HDL assignment warning at lcd_logic.v(174): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490111 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(228) " "Verilog HDL assignment warning at lcd_logic.v(228): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490111 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_controle MUX_controle:inst50 " "Elaborating entity \"MUX_controle\" for hierarchy \"MUX_controle:inst50\"" {  } { { "projeto4.bdf" "inst50" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 728 1928 2144 904 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir_verilog.v 1 1 " "Using design file ir_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ir_verilog " "Found entity 1: ir_verilog" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066490152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729066490152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_verilog ir_verilog:inst22 " "Elaborating entity \"ir_verilog\" for hierarchy \"ir_verilog:inst22\"" {  } { { "projeto4.bdf" "inst22" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 712 1672 1840 824 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_endereco ir_verilog.v(16) " "Verilog HDL or VHDL warning at ir_verilog.v(16): object \"c_endereco\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729066490156 "|projeto4|ir_verilog:inst22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endereco ir_verilog.v(16) " "Verilog HDL or VHDL warning at ir_verilog.v(16): object \"endereco\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729066490156 "|projeto4|ir_verilog:inst22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_comando ir_verilog.v(16) " "Verilog HDL or VHDL warning at ir_verilog.v(16): object \"c_comando\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729066490156 "|projeto4|ir_verilog:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_temp lcd_temp:inst47 " "Elaborating entity \"lcd_temp\" for hierarchy \"lcd_temp:inst47\"" {  } { { "projeto4.bdf" "inst47" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 1056 2072 2264 1168 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 lcd_temp.v(84) " "Verilog HDL assignment warning at lcd_temp.v(84): truncated value with size 4 to match size of target (1)" {  } { { "lcd_temp.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_temp.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490160 "|projeto4|lcd_temp:inst47"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg_d_verilog.v(66) " "Verilog HDL information at seg_d_verilog.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729066490200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg_d_verilog.v 1 1 " "Using design file seg_d_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D_verilog " "Found entity 1: SEG_D_verilog" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729066490201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729066490201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D_verilog SEG_D_verilog:inst1 " "Elaborating entity \"SEG_D_verilog\" for hierarchy \"SEG_D_verilog:inst1\"" {  } { { "projeto4.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 992 1848 2024 1104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(75) " "Verilog HDL assignment warning at seg_d_verilog.v(75): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(76) " "Verilog HDL assignment warning at seg_d_verilog.v(76): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(77) " "Verilog HDL assignment warning at seg_d_verilog.v(77): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(78) " "Verilog HDL assignment warning at seg_d_verilog.v(78): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(79) " "Verilog HDL assignment warning at seg_d_verilog.v(79): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(80) " "Verilog HDL assignment warning at seg_d_verilog.v(80): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(81) " "Verilog HDL assignment warning at seg_d_verilog.v(81): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(82) " "Verilog HDL assignment warning at seg_d_verilog.v(82): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(83) " "Verilog HDL assignment warning at seg_d_verilog.v(83): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(84) " "Verilog HDL assignment warning at seg_d_verilog.v(84): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490208 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(85) " "Verilog HDL assignment warning at seg_d_verilog.v(85): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490209 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(86) " "Verilog HDL assignment warning at seg_d_verilog.v(86): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490209 "|projeto4|SEG_D_verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisordeclock divisordeclock:inst13 " "Elaborating entity \"divisordeclock\" for hierarchy \"divisordeclock:inst13\"" {  } { { "projeto4.bdf" "inst13" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 504 104 256 584 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divisordeclock.v(9) " "Verilog HDL assignment warning at divisordeclock.v(9): truncated value with size 32 to match size of target (24)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490212 "|projeto4|divisordeclock:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divisordeclock.v(21) " "Verilog HDL assignment warning at divisordeclock.v(21): truncated value with size 32 to match size of target (24)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490212 "|projeto4|divisordeclock:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecao_ajuste selecao_ajuste:inst48 " "Elaborating entity \"selecao_ajuste\" for hierarchy \"selecao_ajuste:inst48\"" {  } { { "projeto4.bdf" "inst48" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 680 216 376 792 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 selecao_ajuste.v(18) " "Verilog HDL assignment warning at selecao_ajuste.v(18): truncated value with size 32 to match size of target (2)" {  } { { "selecao_ajuste.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_ajuste.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490218 "|projeto4|selecao_ajuste:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:inst42 " "Elaborating entity \"Mux\" for hierarchy \"Mux:inst42\"" {  } { { "projeto4.bdf" "inst42" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 136 1688 1960 344 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490220 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador1 Mux.v(34) " "Verilog HDL Always Construct warning at Mux.v(34): inferring latch(es) for variable \"comparador1\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729066490225 "|projeto4|Mux:inst42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador2 Mux.v(34) " "Verilog HDL Always Construct warning at Mux.v(34): inferring latch(es) for variable \"comparador2\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729066490226 "|projeto4|Mux:inst42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador3 Mux.v(34) " "Verilog HDL Always Construct warning at Mux.v(34): inferring latch(es) for variable \"comparador3\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729066490226 "|projeto4|Mux:inst42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador3 Mux.v(34) " "Inferred latch for \"comparador3\" at Mux.v(34)" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066490226 "|projeto4|Mux:inst42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador2 Mux.v(34) " "Inferred latch for \"comparador2\" at Mux.v(34)" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066490226 "|projeto4|Mux:inst42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador1 Mux.v(34) " "Inferred latch for \"comparador1\" at Mux.v(34)" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066490226 "|projeto4|Mux:inst42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarme alarme:inst0394850395834853098538309848950345834098609484056 " "Elaborating entity \"alarme\" for hierarchy \"alarme:inst0394850395834853098538309848950345834098609484056\"" {  } { { "projeto4.bdf" "inst0394850395834853098538309848950345834098609484056" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 328 888 1136 472 "inst0394850395834853098538309848950345834098609484056" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490229 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "seletor alarme.v(84) " "Verilog HDL Event Control warning at alarme.v(84): posedge or negedge of vector \"seletor\" depends solely on its least-significant bit" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 84 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1729066490231 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "alarme.v(86) " "Verilog HDL warning at alarme.v(86): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 86 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729066490231 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incremento alarme.v(84) " "Verilog HDL Always Construct warning at alarme.v(84): inferring latch(es) for variable \"incremento\", which holds its previous value in one or more paths through the always construct" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729066490231 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incremento alarme.v(84) " "Inferred latch for \"incremento\" at alarme.v(84)" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066490232 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador4bits alarme:inst0394850395834853098538309848950345834098609484056\|contador4bits:contador_seg_unidade " "Elaborating entity \"contador4bits\" for hierarchy \"alarme:inst0394850395834853098538309848950345834098609484056\|contador4bits:contador_seg_unidade\"" {  } { { "alarme.v" "contador_seg_unidade" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador4bits.v(21) " "Verilog HDL assignment warning at contador4bits.v(21): truncated value with size 32 to match size of target (4)" {  } { { "contador4bits.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/contador4bits.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490235 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_seg_unidade"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador4bits.v(29) " "Verilog HDL assignment warning at contador4bits.v(29): truncated value with size 32 to match size of target (4)" {  } { { "contador4bits.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/contador4bits.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490236 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_seg_unidade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funcao_decremente funcao_decremente:inst49 " "Elaborating entity \"funcao_decremente\" for hierarchy \"funcao_decremente:inst49\"" {  } { { "projeto4.bdf" "inst49" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 904 216 328 984 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecao_display selecao_display:inst12312312312423543464675475633 " "Elaborating entity \"selecao_display\" for hierarchy \"selecao_display:inst12312312312423543464675475633\"" {  } { { "projeto4.bdf" "inst12312312312423543464675475633" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 808 216 376 888 "inst12312312312423543464675475633" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecao_display.v(17) " "Verilog HDL assignment warning at selecao_display.v(17): truncated value with size 32 to match size of target (3)" {  } { { "selecao_display.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490244 "|projeto4|selecao_display:inst12312312312423543464675475633"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relogio relogio:inst43 " "Elaborating entity \"relogio\" for hierarchy \"relogio:inst43\"" {  } { { "projeto4.bdf" "inst43" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 136 888 1144 312 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490254 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "seletor relogio.v(86) " "Verilog HDL Event Control warning at relogio.v(86): posedge or negedge of vector \"seletor\" depends solely on its least-significant bit" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 86 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1729066490255 "|projeto4|relogio:inst43"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "relogio.v(88) " "Verilog HDL warning at relogio.v(88): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 88 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729066490256 "|projeto4|relogio:inst43"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incremento relogio.v(86) " "Verilog HDL Always Construct warning at relogio.v(86): inferring latch(es) for variable \"incremento\", which holds its previous value in one or more paths through the always construct" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729066490256 "|projeto4|relogio:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incremento relogio.v(86) " "Inferred latch for \"incremento\" at relogio.v(86)" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066490256 "|projeto4|relogio:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisordeclock divisordeclock:inst12 " "Elaborating entity \"divisordeclock\" for hierarchy \"divisordeclock:inst12\"" {  } { { "projeto4.bdf" "inst12" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 352 104 256 432 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divisordeclock.v(9) " "Verilog HDL assignment warning at divisordeclock.v(9): truncated value with size 32 to match size of target (25)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490262 "|projeto4|divisordeclock:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divisordeclock.v(21) " "Verilog HDL assignment warning at divisordeclock.v(21): truncated value with size 32 to match size of target (25)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490262 "|projeto4|divisordeclock:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_funcao or_funcao:inst52 " "Elaborating entity \"or_funcao\" for hierarchy \"or_funcao:inst52\"" {  } { { "projeto4.bdf" "inst52" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 1000 216 328 1080 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloco_de_musicas Bloco_de_musicas:inst3 " "Elaborating entity \"Bloco_de_musicas\" for hierarchy \"Bloco_de_musicas:inst3\"" {  } { { "projeto4.bdf" "inst3" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 960 896 1104 1088 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_buzzer Bloco_de_musicas:inst3\|mux_buzzer:inst5 " "Elaborating entity \"mux_buzzer\" for hierarchy \"Bloco_de_musicas:inst3\|mux_buzzer:inst5\"" {  } { { "Bloco_de_musicas.bdf" "inst5" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 264 760 992 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_HarryPotter Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1 " "Elaborating entity \"Estrutura_HarryPotter\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\"" {  } { { "Bloco_de_musicas.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 136 408 560 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador_m Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|temporizador_m:temp " "Elaborating entity \"temporizador_m\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|temporizador_m:temp\"" {  } { { "Estrutura_HarryPotter.v" "temp" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 temporizador_m.v(22) " "Verilog HDL assignment warning at temporizador_m.v(22): truncated value with size 32 to match size of target (28)" {  } { { "temporizador_m.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/temporizador_m.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729066490320 "|projeto4|Bloco_de_musicas:inst3|Estrutura_HarryPotter:inst1|temporizador_m:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorclock_m Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|divisorclock_m:div_clk " "Elaborating entity \"divisorclock_m\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|divisorclock_m:div_clk\"" {  } { { "Estrutura_HarryPotter.v" "div_clk" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HarryPotter Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|HarryPotter:musica " "Elaborating entity \"HarryPotter\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|HarryPotter:musica\"" {  } { { "Estrutura_HarryPotter.v" "musica" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecao_de_musica_alarmes Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst " "Elaborating entity \"selecao_de_musica_alarmes\" for hierarchy \"Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\"" {  } { { "Bloco_de_musicas.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 216 -16 192 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_SongOfStorms Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2 " "Elaborating entity \"Estrutura_SongOfStorms\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2\"" {  } { { "Bloco_de_musicas.bdf" "inst2" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 272 408 560 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SongOfStorms Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2\|SongOfStorms:musica " "Elaborating entity \"SongOfStorms\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2\|SongOfStorms:musica\"" {  } { { "Estrutura_SongOfStorms.v" "musica" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_SongOfStorms.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490350 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1029) " "Verilog HDL Case Statement warning at SongOfStorms.v(1029): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1029 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490360 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1042) " "Verilog HDL Case Statement warning at SongOfStorms.v(1042): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1042 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490360 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1055) " "Verilog HDL Case Statement warning at SongOfStorms.v(1055): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1055 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490361 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1068) " "Verilog HDL Case Statement warning at SongOfStorms.v(1068): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1068 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490361 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1153) " "Verilog HDL Case Statement warning at SongOfStorms.v(1153): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490361 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1154) " "Verilog HDL Case Statement warning at SongOfStorms.v(1154): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1154 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490362 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1155) " "Verilog HDL Case Statement warning at SongOfStorms.v(1155): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490362 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1156) " "Verilog HDL Case Statement warning at SongOfStorms.v(1156): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1156 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729066490362 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_ZeldaLullaby Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3 " "Elaborating entity \"Estrutura_ZeldaLullaby\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3\"" {  } { { "Bloco_de_musicas.bdf" "inst3" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 424 408 560 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeldaLullaby Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3\|ZeldaLullaby:musica " "Elaborating entity \"ZeldaLullaby\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3\|ZeldaLullaby:musica\"" {  } { { "Estrutura_ZeldaLullaby.v" "musica" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_ZeldaLullaby.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066490375 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[6\] " "Found clock multiplexer relogio:inst43\|clock\[6\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729066491038 "|projeto4|relogio:inst43|clock[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[5\] " "Found clock multiplexer relogio:inst43\|clock\[5\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729066491038 "|projeto4|relogio:inst43|clock[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[4\] " "Found clock multiplexer relogio:inst43\|clock\[4\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729066491038 "|projeto4|relogio:inst43|clock[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[3\] " "Found clock multiplexer relogio:inst43\|clock\[3\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729066491038 "|projeto4|relogio:inst43|clock[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[2\] " "Found clock multiplexer relogio:inst43\|clock\[2\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729066491038 "|projeto4|relogio:inst43|clock[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[1\] " "Found clock multiplexer relogio:inst43\|clock\[1\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729066491038 "|projeto4|relogio:inst43|clock[1]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1729066491038 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729066495780 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_read_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/i2c_read_verilog.v" 16 -1 0 } } { "i2c_read_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/i2c_read_verilog.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729066495849 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729066495849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 400 1976 2152 416 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729066498103 "|projeto4|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729066498103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729066498379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "203 " "203 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729066502200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/output_files/projeto4.map.smsg " "Generated suppressed messages file C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/output_files/projeto4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066502437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729066502864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729066502864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 192 56 224 208 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729066503203 "|projeto4|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 192 56 224 208 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729066503203 "|projeto4|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 192 56 224 208 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729066503203 "|projeto4|key[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729066503203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1548 " "Implemented 1548 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729066503204 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729066503204 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729066503204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1511 " "Implemented 1511 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729066503204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729066503204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729066503350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 05:15:03 2024 " "Processing ended: Wed Oct 16 05:15:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729066503350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729066503350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729066503350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729066503350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729066505881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729066505883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 05:15:04 2024 " "Processing started: Wed Oct 16 05:15:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729066505883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729066505883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto4 -c projeto4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto4 -c projeto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729066505884 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729066506640 ""}
{ "Info" "0" "" "Project  = projeto4" {  } {  } 0 0 "Project  = projeto4" 0 0 "Fitter" 0 0 1729066506641 ""}
{ "Info" "0" "" "Revision = projeto4" {  } {  } 0 0 "Revision = projeto4" 0 0 "Fitter" 0 0 1729066506641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729066506897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729066506899 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "projeto4 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design projeto4" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1729066507212 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1729066507375 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1729066507375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729066507695 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729066507731 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729066508542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729066508542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729066508542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729066508542 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729066508549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 2984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729066508549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 2986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729066508549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 2988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729066508549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729066508549 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729066508549 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729066508552 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1729066509909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto4.sdc " "Synopsys Design Constraints File file not found: 'projeto4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729066509912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729066509913 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[1\]  from: datac  to: combout " "Cell: inst43\|clock\[1\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066509930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[2\]  from: datac  to: combout " "Cell: inst43\|clock\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066509930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[3\]  from: datac  to: combout " "Cell: inst43\|clock\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066509930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[4\]  from: datac  to: combout " "Cell: inst43\|clock\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066509930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[5\]  from: datac  to: combout " "Cell: inst43\|clock\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066509930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[6\]  from: datac  to: combout " "Cell: inst43\|clock\[6\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066509930 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1729066509930 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729066509944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1729066509950 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729066509951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisordeclock:inst12\|clk_out " "Destination node divisordeclock:inst12\|clk_out" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729066510141 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729066510141 ""}  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 160 56 224 176 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 2976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "Automatically promoted node Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510142 ""}  } { { "selecao_de_musica_alarmes.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_de_musica_alarmes.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst0394850395834853098538309848950345834098609484056\|clock\[1\]  " "Automatically promoted node alarme:inst0394850395834853098538309848950345834098609484056\|clock\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510142 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst0394850395834853098538309848950345834098609484056\|clock\[2\]  " "Automatically promoted node alarme:inst0394850395834853098538309848950345834098609484056\|clock\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510142 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst0394850395834853098538309848950345834098609484056\|clock\[3\]  " "Automatically promoted node alarme:inst0394850395834853098538309848950345834098609484056\|clock\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510142 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst0394850395834853098538309848950345834098609484056\|clock\[4\]  " "Automatically promoted node alarme:inst0394850395834853098538309848950345834098609484056\|clock\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510143 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst0394850395834853098538309848950345834098609484056\|clock\[5\]  " "Automatically promoted node alarme:inst0394850395834853098538309848950345834098609484056\|clock\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510144 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst0394850395834853098538309848950345834098609484056\|clock\[6\]  " "Automatically promoted node alarme:inst0394850395834853098538309848950345834098609484056\|clock\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510145 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst44\|clock\[1\]  " "Automatically promoted node alarme:inst44\|clock\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510145 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme:inst44\|clock\[2\]  " "Automatically promoted node alarme:inst44\|clock\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729066510145 ""}  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729066510145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729066510736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729066510739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729066510739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729066510744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729066510751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729066510764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729066510764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729066510768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729066511129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729066511133 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729066511133 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[0\] " "Node \"S_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[1\] " "Node \"S_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CAS " "Node \"S_CAS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CS " "Node \"S_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[0\] " "Node \"S_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_RAS " "Node \"S_RAS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_WE " "Node \"S_WE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_clk " "Node \"ps_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_data " "Node \"ps_data\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1729066511253 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1729066511253 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729066511257 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1729066511270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729066512406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729066513530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729066513578 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729066521543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729066521543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729066522308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+02 ns 1.1% " "2e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1729066524768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729066525332 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729066525332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729066531842 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729066531842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729066531848 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.21 " "Total time spent on timing analysis during the Fitter is 5.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729066532099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729066532126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729066532632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729066532633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729066533102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729066534401 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1729066535093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/output_files/projeto4.fit.smsg " "Generated suppressed messages file C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/output_files/projeto4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729066535332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5527 " "Peak virtual memory: 5527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729066536324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 05:15:36 2024 " "Processing ended: Wed Oct 16 05:15:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729066536324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729066536324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729066536324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729066536324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729066538247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729066538249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 05:15:38 2024 " "Processing started: Wed Oct 16 05:15:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729066538249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729066538249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto4 -c projeto4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto4 -c projeto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729066538249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729066539490 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1729066540176 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729066540209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729066540542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 05:15:40 2024 " "Processing ended: Wed Oct 16 05:15:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729066540542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729066540542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729066540542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729066540542 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729066541272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729066543050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729066543051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 05:15:42 2024 " "Processing started: Wed Oct 16 05:15:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729066543051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729066543051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto4 -c projeto4 " "Command: quartus_sta projeto4 -c projeto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729066543052 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729066543390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729066543869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729066543869 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1729066543984 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1729066543984 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1729066544379 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto4.sdc " "Synopsys Design Constraints File file not found: 'projeto4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729066544625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066544625 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MUX_controle:inst50\|prev MUX_controle:inst50\|prev " "create_clock -period 1.000 -name MUX_controle:inst50\|prev MUX_controle:inst50\|prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MUX_controle:inst50\|botao\[4\] MUX_controle:inst50\|botao\[4\] " "create_clock -period 1.000 -name MUX_controle:inst50\|botao\[4\] MUX_controle:inst50\|botao\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MUX_controle:inst50\|botao\[3\] MUX_controle:inst50\|botao\[3\] " "create_clock -period 1.000 -name MUX_controle:inst50\|botao\[3\] MUX_controle:inst50\|botao\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name alarme:inst45\|incremento alarme:inst45\|incremento " "create_clock -period 1.000 -name alarme:inst45\|incremento alarme:inst45\|incremento" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selecao_ajuste:inst48\|count\[0\] selecao_ajuste:inst48\|count\[0\] " "create_clock -period 1.000 -name selecao_ajuste:inst48\|count\[0\] selecao_ajuste:inst48\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MUX_controle:inst50\|count MUX_controle:inst50\|count " "create_clock -period 1.000 -name MUX_controle:inst50\|count MUX_controle:inst50\|count" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " "create_clock -period 1.000 -name Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729066544635 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729066544635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[1\]  from: datad  to: combout " "Cell: inst43\|clock\[1\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066544664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[2\]  from: dataa  to: combout " "Cell: inst43\|clock\[2\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066544664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[3\]  from: dataa  to: combout " "Cell: inst43\|clock\[3\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066544664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[4\]  from: datad  to: combout " "Cell: inst43\|clock\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066544664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[5\]  from: datad  to: combout " "Cell: inst43\|clock\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066544664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[6\]  from: datad  to: combout " "Cell: inst43\|clock\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066544664 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729066544664 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729066544696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729066544700 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729066544702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729066544799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729066545111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729066545111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.246 " "Worst-case setup slack is -7.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.246            -855.817 clock  " "   -7.246            -855.817 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.817            -438.151 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "   -4.817            -438.151 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.955             -52.972 MUX_controle:inst50\|count  " "   -2.955             -52.972 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534            -127.131 selecao_ajuste:inst48\|count\[0\]  " "   -2.534            -127.131 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.424             -41.828 alarme:inst45\|incremento  " "   -2.424             -41.828 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -1.243 MUX_controle:inst50\|botao\[4\]  " "   -0.754              -1.243 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.182 MUX_controle:inst50\|botao\[3\]  " "   -0.107              -0.182 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 MUX_controle:inst50\|prev  " "    0.106               0.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066545124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.029 " "Worst-case hold slack is -0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.087 selecao_ajuste:inst48\|count\[0\]  " "   -0.029              -0.087 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 MUX_controle:inst50\|count  " "    0.166               0.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 alarme:inst45\|incremento  " "    0.300               0.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock  " "    0.342               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "    0.378               0.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.382               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 MUX_controle:inst50\|botao\[4\]  " "    0.439               0.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 MUX_controle:inst50\|prev  " "    0.453               0.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066545173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.214 " "Worst-case recovery slack is -2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214             -16.002 MUX_controle:inst50\|count  " "   -2.214             -16.002 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088             -53.614 clock  " "   -2.088             -53.614 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947              -7.788 alarme:inst45\|incremento  " "   -1.947              -7.788 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.746             -17.447 selecao_ajuste:inst48\|count\[0\]  " "   -1.746             -17.447 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464              -0.928 MUX_controle:inst50\|botao\[4\]  " "   -0.464              -0.928 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -1.164 MUX_controle:inst50\|botao\[3\]  " "   -0.388              -1.164 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066545207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.504               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 MUX_controle:inst50\|botao\[4\]  " "    0.564               0.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 clock  " "    1.182               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 selecao_ajuste:inst48\|count\[0\]  " "    1.256               0.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 MUX_controle:inst50\|count  " "    1.429               0.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 alarme:inst45\|incremento  " "    1.477               0.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066545233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -320.000 clock  " "   -3.000            -320.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -123.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "   -1.000            -123.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -72.000 selecao_ajuste:inst48\|count\[0\]  " "   -1.000             -72.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 MUX_controle:inst50\|count  " "   -1.000             -29.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 alarme:inst45\|incremento  " "   -1.000             -24.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 MUX_controle:inst50\|prev  " "   -1.000              -4.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 MUX_controle:inst50\|botao\[3\]  " "   -1.000              -3.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 MUX_controle:inst50\|botao\[4\]  " "   -1.000              -2.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066545247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066545247 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729066545964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729066546012 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729066546961 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[1\]  from: datad  to: combout " "Cell: inst43\|clock\[1\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066547302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[2\]  from: dataa  to: combout " "Cell: inst43\|clock\[2\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066547302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[3\]  from: dataa  to: combout " "Cell: inst43\|clock\[3\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066547302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[4\]  from: datad  to: combout " "Cell: inst43\|clock\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066547302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[5\]  from: datad  to: combout " "Cell: inst43\|clock\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066547302 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[6\]  from: datad  to: combout " "Cell: inst43\|clock\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066547302 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729066547302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729066547309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729066547415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729066547415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.418 " "Worst-case setup slack is -6.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.418            -734.574 clock  " "   -6.418            -734.574 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.232            -382.677 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "   -4.232            -382.677 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.597             -44.975 MUX_controle:inst50\|count  " "   -2.597             -44.975 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223            -108.696 selecao_ajuste:inst48\|count\[0\]  " "   -2.223            -108.696 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084             -35.253 alarme:inst45\|incremento  " "   -2.084             -35.253 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.930 MUX_controle:inst50\|botao\[4\]  " "   -0.550              -0.930 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.020               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 MUX_controle:inst50\|prev  " "    0.204               0.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066547445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 selecao_ajuste:inst48\|count\[0\]  " "    0.016               0.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 MUX_controle:inst50\|count  " "    0.158               0.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 alarme:inst45\|incremento  " "    0.254               0.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.333               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "    0.344               0.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 MUX_controle:inst50\|botao\[4\]  " "    0.394               0.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 MUX_controle:inst50\|prev  " "    0.401               0.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066547523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.912 " "Worst-case recovery slack is -1.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912             -13.608 MUX_controle:inst50\|count  " "   -1.912             -13.608 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874             -47.973 clock  " "   -1.874             -47.973 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653              -6.612 alarme:inst45\|incremento  " "   -1.653              -6.612 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -14.465 selecao_ajuste:inst48\|count\[0\]  " "   -1.470             -14.465 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.694 MUX_controle:inst50\|botao\[4\]  " "   -0.347              -0.694 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -0.711 MUX_controle:inst50\|botao\[3\]  " "   -0.237              -0.711 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066547609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.450 " "Worst-case removal slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.450               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 MUX_controle:inst50\|botao\[4\]  " "    0.501               0.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 clock  " "    1.046               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 selecao_ajuste:inst48\|count\[0\]  " "    1.117               0.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 MUX_controle:inst50\|count  " "    1.281               0.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 alarme:inst45\|incremento  " "    1.320               0.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066547642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -320.000 clock  " "   -3.000            -320.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -123.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "   -1.000            -123.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -72.000 selecao_ajuste:inst48\|count\[0\]  " "   -1.000             -72.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 MUX_controle:inst50\|count  " "   -1.000             -29.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 alarme:inst45\|incremento  " "   -1.000             -24.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 MUX_controle:inst50\|prev  " "   -1.000              -4.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 MUX_controle:inst50\|botao\[3\]  " "   -1.000              -3.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 MUX_controle:inst50\|botao\[4\]  " "   -1.000              -2.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066547720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066547720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729066548729 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[1\]  from: datad  to: combout " "Cell: inst43\|clock\[1\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066548948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[2\]  from: dataa  to: combout " "Cell: inst43\|clock\[2\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066548948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[3\]  from: dataa  to: combout " "Cell: inst43\|clock\[3\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066548948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[4\]  from: datad  to: combout " "Cell: inst43\|clock\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066548948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[5\]  from: datad  to: combout " "Cell: inst43\|clock\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066548948 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst43\|clock\[6\]  from: datad  to: combout " "Cell: inst43\|clock\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729066548948 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729066548948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729066548952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729066548975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729066548975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.733 " "Worst-case setup slack is -3.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.733            -364.421 clock  " "   -3.733            -364.421 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.228            -192.745 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "   -2.228            -192.745 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436             -20.890 MUX_controle:inst50\|count  " "   -1.436             -20.890 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186             -54.575 selecao_ajuste:inst48\|count\[0\]  " "   -1.186             -54.575 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987             -16.570 alarme:inst45\|incremento  " "   -0.987             -16.570 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.169 MUX_controle:inst50\|botao\[4\]  " "   -0.115              -0.169 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.378               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 MUX_controle:inst50\|prev  " "    0.514               0.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066549008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.104 " "Worst-case hold slack is -0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.528 selecao_ajuste:inst48\|count\[0\]  " "   -0.104              -0.528 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 MUX_controle:inst50\|count  " "    0.068               0.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 alarme:inst45\|incremento  " "    0.157               0.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock  " "    0.179               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "    0.195               0.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.201               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 MUX_controle:inst50\|botao\[4\]  " "    0.207               0.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 MUX_controle:inst50\|prev  " "    0.242               0.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066549054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.854 " "Worst-case recovery slack is -0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -5.329 MUX_controle:inst50\|count  " "   -0.854              -5.329 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -2.868 alarme:inst45\|incremento  " "   -0.717              -2.868 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716             -18.160 clock  " "   -0.716             -18.160 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -4.796 selecao_ajuste:inst48\|count\[0\]  " "   -0.614              -4.796 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.304 MUX_controle:inst50\|botao\[4\]  " "   -0.152              -0.304 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.237 MUX_controle:inst50\|botao\[3\]  " "   -0.079              -0.237 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066549088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.282 " "Worst-case removal slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 MUX_controle:inst50\|botao\[3\]  " "    0.282               0.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 MUX_controle:inst50\|botao\[4\]  " "    0.320               0.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 clock  " "    0.511               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 selecao_ajuste:inst48\|count\[0\]  " "    0.693               0.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 MUX_controle:inst50\|count  " "    0.790               0.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 alarme:inst45\|incremento  " "    0.816               0.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066549137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -342.914 clock  " "   -3.000            -342.914 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -123.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1  " "   -1.000            -123.000 Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\|clock_mus1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -72.000 selecao_ajuste:inst48\|count\[0\]  " "   -1.000             -72.000 selecao_ajuste:inst48\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 MUX_controle:inst50\|count  " "   -1.000             -29.000 MUX_controle:inst50\|count " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 alarme:inst45\|incremento  " "   -1.000             -24.000 alarme:inst45\|incremento " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 MUX_controle:inst50\|prev  " "   -1.000              -4.000 MUX_controle:inst50\|prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 MUX_controle:inst50\|botao\[3\]  " "   -1.000              -3.000 MUX_controle:inst50\|botao\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 MUX_controle:inst50\|botao\[4\]  " "   -1.000              -2.000 MUX_controle:inst50\|botao\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729066549168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729066549168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729066551324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729066551326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729066551723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 05:15:51 2024 " "Processing ended: Wed Oct 16 05:15:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729066551723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729066551723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729066551723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729066551723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1729066553546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729066553547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 05:15:53 2024 " "Processing started: Wed Oct 16 05:15:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729066553547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729066553547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto4 -c projeto4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto4 -c projeto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729066553548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1729066554971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto4.vo C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/simulation/modelsim/ simulation " "Generated file projeto4.vo in folder \"C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1729066555547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729066555690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 05:15:55 2024 " "Processing ended: Wed Oct 16 05:15:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729066555690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729066555690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729066555690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729066555690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 283 s " "Quartus Prime Full Compilation was successful. 0 errors, 283 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729066556526 ""}
