// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_35 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_344_p2;
reg   [0:0] icmp_ln86_reg_1190;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1190_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1190_pp0_iter2_reg;
wire   [0:0] icmp_ln86_922_fu_350_p2;
reg   [0:0] icmp_ln86_922_reg_1201;
wire   [0:0] icmp_ln86_923_fu_356_p2;
reg   [0:0] icmp_ln86_923_reg_1206;
reg   [0:0] icmp_ln86_923_reg_1206_pp0_iter1_reg;
wire   [0:0] icmp_ln86_924_fu_362_p2;
reg   [0:0] icmp_ln86_924_reg_1212;
wire   [0:0] icmp_ln86_925_fu_368_p2;
reg   [0:0] icmp_ln86_925_reg_1218;
wire   [0:0] icmp_ln86_926_fu_374_p2;
reg   [0:0] icmp_ln86_926_reg_1224;
reg   [0:0] icmp_ln86_926_reg_1224_pp0_iter1_reg;
reg   [0:0] icmp_ln86_926_reg_1224_pp0_iter2_reg;
wire   [0:0] icmp_ln86_927_fu_380_p2;
reg   [0:0] icmp_ln86_927_reg_1230;
reg   [0:0] icmp_ln86_927_reg_1230_pp0_iter1_reg;
reg   [0:0] icmp_ln86_927_reg_1230_pp0_iter2_reg;
wire   [0:0] icmp_ln86_928_fu_386_p2;
reg   [0:0] icmp_ln86_928_reg_1236;
wire   [0:0] icmp_ln86_929_fu_392_p2;
reg   [0:0] icmp_ln86_929_reg_1241;
reg   [0:0] icmp_ln86_929_reg_1241_pp0_iter1_reg;
wire   [0:0] icmp_ln86_930_fu_398_p2;
reg   [0:0] icmp_ln86_930_reg_1247;
reg   [0:0] icmp_ln86_930_reg_1247_pp0_iter1_reg;
reg   [0:0] icmp_ln86_930_reg_1247_pp0_iter2_reg;
wire   [0:0] icmp_ln86_931_fu_404_p2;
reg   [0:0] icmp_ln86_931_reg_1253;
reg   [0:0] icmp_ln86_931_reg_1253_pp0_iter1_reg;
reg   [0:0] icmp_ln86_931_reg_1253_pp0_iter2_reg;
wire   [0:0] icmp_ln86_932_fu_410_p2;
reg   [0:0] icmp_ln86_932_reg_1259;
reg   [0:0] icmp_ln86_932_reg_1259_pp0_iter1_reg;
reg   [0:0] icmp_ln86_932_reg_1259_pp0_iter2_reg;
reg   [0:0] icmp_ln86_932_reg_1259_pp0_iter3_reg;
wire   [0:0] icmp_ln86_933_fu_416_p2;
reg   [0:0] icmp_ln86_933_reg_1265;
reg   [0:0] icmp_ln86_933_reg_1265_pp0_iter1_reg;
reg   [0:0] icmp_ln86_933_reg_1265_pp0_iter2_reg;
reg   [0:0] icmp_ln86_933_reg_1265_pp0_iter3_reg;
reg   [0:0] icmp_ln86_933_reg_1265_pp0_iter4_reg;
wire   [0:0] icmp_ln86_934_fu_422_p2;
reg   [0:0] icmp_ln86_934_reg_1271;
reg   [0:0] icmp_ln86_934_reg_1271_pp0_iter1_reg;
reg   [0:0] icmp_ln86_934_reg_1271_pp0_iter2_reg;
reg   [0:0] icmp_ln86_934_reg_1271_pp0_iter3_reg;
reg   [0:0] icmp_ln86_934_reg_1271_pp0_iter4_reg;
reg   [0:0] icmp_ln86_934_reg_1271_pp0_iter5_reg;
wire   [0:0] icmp_ln86_935_fu_428_p2;
reg   [0:0] icmp_ln86_935_reg_1277;
reg   [0:0] icmp_ln86_935_reg_1277_pp0_iter1_reg;
wire   [0:0] icmp_ln86_936_fu_434_p2;
reg   [0:0] icmp_ln86_936_reg_1282;
reg   [0:0] icmp_ln86_936_reg_1282_pp0_iter1_reg;
wire   [0:0] icmp_ln86_937_fu_440_p2;
reg   [0:0] icmp_ln86_937_reg_1287;
reg   [0:0] icmp_ln86_937_reg_1287_pp0_iter1_reg;
wire   [0:0] icmp_ln86_938_fu_446_p2;
reg   [0:0] icmp_ln86_938_reg_1292;
reg   [0:0] icmp_ln86_938_reg_1292_pp0_iter1_reg;
reg   [0:0] icmp_ln86_938_reg_1292_pp0_iter2_reg;
wire   [0:0] icmp_ln86_939_fu_452_p2;
reg   [0:0] icmp_ln86_939_reg_1297;
reg   [0:0] icmp_ln86_939_reg_1297_pp0_iter1_reg;
reg   [0:0] icmp_ln86_939_reg_1297_pp0_iter2_reg;
wire   [0:0] icmp_ln86_940_fu_458_p2;
reg   [0:0] icmp_ln86_940_reg_1302;
reg   [0:0] icmp_ln86_940_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_940_reg_1302_pp0_iter2_reg;
wire   [0:0] icmp_ln86_941_fu_464_p2;
reg   [0:0] icmp_ln86_941_reg_1307;
reg   [0:0] icmp_ln86_941_reg_1307_pp0_iter1_reg;
reg   [0:0] icmp_ln86_941_reg_1307_pp0_iter2_reg;
reg   [0:0] icmp_ln86_941_reg_1307_pp0_iter3_reg;
wire   [0:0] icmp_ln86_942_fu_470_p2;
reg   [0:0] icmp_ln86_942_reg_1312;
reg   [0:0] icmp_ln86_942_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_942_reg_1312_pp0_iter2_reg;
reg   [0:0] icmp_ln86_942_reg_1312_pp0_iter3_reg;
wire   [0:0] icmp_ln86_943_fu_476_p2;
reg   [0:0] icmp_ln86_943_reg_1317;
reg   [0:0] icmp_ln86_943_reg_1317_pp0_iter1_reg;
reg   [0:0] icmp_ln86_943_reg_1317_pp0_iter2_reg;
reg   [0:0] icmp_ln86_943_reg_1317_pp0_iter3_reg;
wire   [0:0] icmp_ln86_944_fu_482_p2;
reg   [0:0] icmp_ln86_944_reg_1322;
reg   [0:0] icmp_ln86_944_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_944_reg_1322_pp0_iter2_reg;
reg   [0:0] icmp_ln86_944_reg_1322_pp0_iter3_reg;
reg   [0:0] icmp_ln86_944_reg_1322_pp0_iter4_reg;
wire   [0:0] icmp_ln86_945_fu_488_p2;
reg   [0:0] icmp_ln86_945_reg_1327;
reg   [0:0] icmp_ln86_945_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_945_reg_1327_pp0_iter2_reg;
reg   [0:0] icmp_ln86_945_reg_1327_pp0_iter3_reg;
reg   [0:0] icmp_ln86_945_reg_1327_pp0_iter4_reg;
wire   [0:0] icmp_ln86_946_fu_494_p2;
reg   [0:0] icmp_ln86_946_reg_1332;
reg   [0:0] icmp_ln86_946_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_946_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_946_reg_1332_pp0_iter3_reg;
reg   [0:0] icmp_ln86_946_reg_1332_pp0_iter4_reg;
reg   [0:0] icmp_ln86_946_reg_1332_pp0_iter5_reg;
wire   [0:0] and_ln104_fu_506_p2;
reg   [0:0] and_ln104_reg_1337;
wire   [0:0] xor_ln104_fu_512_p2;
reg   [0:0] xor_ln104_reg_1343;
wire   [0:0] and_ln102_fu_517_p2;
reg   [0:0] and_ln102_reg_1349;
wire   [0:0] and_ln102_888_fu_531_p2;
reg   [0:0] and_ln102_888_reg_1355;
wire   [0:0] and_ln104_182_fu_540_p2;
reg   [0:0] and_ln104_182_reg_1361;
reg   [0:0] and_ln104_182_reg_1361_pp0_iter2_reg;
wire   [0:0] and_ln102_892_fu_556_p2;
reg   [0:0] and_ln102_892_reg_1367;
wire   [1:0] select_ln117_893_fu_585_p3;
reg   [1:0] select_ln117_893_reg_1372;
wire   [0:0] or_ln117_846_fu_593_p2;
reg   [0:0] or_ln117_846_reg_1377;
wire   [0:0] and_ln102_886_fu_599_p2;
reg   [0:0] and_ln102_886_reg_1383;
wire   [0:0] and_ln104_181_fu_608_p2;
reg   [0:0] and_ln104_181_reg_1389;
wire   [0:0] and_ln102_889_fu_613_p2;
reg   [0:0] and_ln102_889_reg_1395;
wire   [0:0] and_ln102_894_fu_627_p2;
reg   [0:0] and_ln102_894_reg_1401;
wire   [0:0] or_ln117_850_fu_709_p2;
reg   [0:0] or_ln117_850_reg_1407;
wire   [3:0] select_ln117_899_fu_723_p3;
reg   [3:0] select_ln117_899_reg_1412;
wire   [0:0] and_ln104_183_fu_736_p2;
reg   [0:0] and_ln104_183_reg_1417;
wire   [0:0] and_ln102_890_fu_741_p2;
reg   [0:0] and_ln102_890_reg_1422;
reg   [0:0] and_ln102_890_reg_1422_pp0_iter4_reg;
wire   [0:0] and_ln104_184_fu_750_p2;
reg   [0:0] and_ln104_184_reg_1429;
reg   [0:0] and_ln104_184_reg_1429_pp0_iter4_reg;
reg   [0:0] and_ln104_184_reg_1429_pp0_iter5_reg;
wire   [0:0] and_ln102_895_fu_765_p2;
reg   [0:0] and_ln102_895_reg_1435;
wire   [0:0] or_ln117_855_fu_844_p2;
reg   [0:0] or_ln117_855_reg_1440;
wire   [3:0] select_ln117_905_fu_856_p3;
reg   [3:0] select_ln117_905_reg_1445;
wire   [0:0] or_ln117_857_fu_864_p2;
reg   [0:0] or_ln117_857_reg_1450;
wire   [0:0] or_ln117_859_fu_870_p2;
reg   [0:0] or_ln117_859_reg_1456;
reg   [0:0] or_ln117_859_reg_1456_pp0_iter4_reg;
wire   [0:0] or_ln117_861_fu_950_p2;
reg   [0:0] or_ln117_861_reg_1464;
wire   [4:0] select_ln117_911_fu_963_p3;
reg   [4:0] select_ln117_911_reg_1469;
wire   [0:0] or_ln117_865_fu_1025_p2;
reg   [0:0] or_ln117_865_reg_1474;
wire   [4:0] select_ln117_915_fu_1039_p3;
reg   [4:0] select_ln117_915_reg_1479;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_442_fu_500_p2;
wire   [0:0] xor_ln104_445_fu_535_p2;
wire   [0:0] xor_ln104_444_fu_526_p2;
wire   [0:0] and_ln102_910_fu_545_p2;
wire   [0:0] and_ln102_887_fu_521_p2;
wire   [0:0] and_ln102_891_fu_550_p2;
wire   [0:0] xor_ln117_fu_567_p2;
wire   [0:0] or_ln117_fu_561_p2;
wire   [1:0] zext_ln117_fu_573_p1;
wire   [1:0] select_ln117_fu_577_p3;
wire   [0:0] xor_ln104_443_fu_603_p2;
wire   [0:0] xor_ln104_448_fu_618_p2;
wire   [0:0] and_ln102_911_fu_636_p2;
wire   [0:0] and_ln102_893_fu_623_p2;
wire   [0:0] and_ln102_898_fu_632_p2;
wire   [0:0] or_ln117_845_fu_651_p2;
wire   [2:0] zext_ln117_102_fu_656_p1;
wire   [0:0] and_ln102_899_fu_641_p2;
wire   [2:0] select_ln117_894_fu_659_p3;
wire   [0:0] or_ln117_847_fu_667_p2;
wire   [2:0] select_ln117_895_fu_672_p3;
wire   [0:0] or_ln117_848_fu_679_p2;
wire   [0:0] and_ln102_900_fu_646_p2;
wire   [2:0] select_ln117_896_fu_683_p3;
wire   [2:0] select_ln117_897_fu_697_p3;
wire   [0:0] or_ln117_849_fu_691_p2;
wire   [3:0] zext_ln117_103_fu_705_p1;
wire   [3:0] select_ln117_898_fu_715_p3;
wire   [0:0] xor_ln104_446_fu_731_p2;
wire   [0:0] xor_ln104_447_fu_745_p2;
wire   [0:0] xor_ln104_449_fu_755_p2;
wire   [0:0] and_ln102_912_fu_770_p2;
wire   [0:0] xor_ln104_450_fu_760_p2;
wire   [0:0] and_ln102_913_fu_784_p2;
wire   [0:0] and_ln102_901_fu_775_p2;
wire   [0:0] or_ln117_851_fu_794_p2;
wire   [0:0] and_ln102_902_fu_780_p2;
wire   [3:0] select_ln117_900_fu_799_p3;
wire   [0:0] or_ln117_852_fu_806_p2;
wire   [3:0] select_ln117_901_fu_811_p3;
wire   [0:0] or_ln117_853_fu_818_p2;
wire   [0:0] and_ln102_903_fu_789_p2;
wire   [3:0] select_ln117_902_fu_822_p3;
wire   [0:0] or_ln117_854_fu_830_p2;
wire   [3:0] select_ln117_903_fu_836_p3;
wire   [3:0] select_ln117_904_fu_848_p3;
wire   [0:0] xor_ln104_451_fu_874_p2;
wire   [0:0] and_ln102_914_fu_887_p2;
wire   [0:0] and_ln102_896_fu_879_p2;
wire   [0:0] and_ln102_904_fu_883_p2;
wire   [0:0] or_ln117_856_fu_902_p2;
wire   [4:0] zext_ln117_104_fu_907_p1;
wire   [0:0] and_ln102_905_fu_892_p2;
wire   [4:0] select_ln117_906_fu_910_p3;
wire   [0:0] or_ln117_858_fu_918_p2;
wire   [4:0] select_ln117_907_fu_923_p3;
wire   [0:0] and_ln102_906_fu_897_p2;
wire   [4:0] select_ln117_908_fu_930_p3;
wire   [0:0] or_ln117_860_fu_938_p2;
wire   [4:0] select_ln117_909_fu_943_p3;
wire   [4:0] select_ln117_910_fu_955_p3;
wire   [0:0] xor_ln104_452_fu_971_p2;
wire   [0:0] and_ln102_915_fu_980_p2;
wire   [0:0] and_ln102_897_fu_976_p2;
wire   [0:0] and_ln102_907_fu_985_p2;
wire   [0:0] or_ln117_862_fu_995_p2;
wire   [0:0] or_ln117_863_fu_1000_p2;
wire   [0:0] and_ln102_908_fu_990_p2;
wire   [4:0] select_ln117_912_fu_1004_p3;
wire   [0:0] or_ln117_864_fu_1011_p2;
wire   [4:0] select_ln117_913_fu_1017_p3;
wire   [4:0] select_ln117_914_fu_1031_p3;
wire   [0:0] xor_ln104_453_fu_1047_p2;
wire   [0:0] and_ln102_916_fu_1052_p2;
wire   [0:0] and_ln102_909_fu_1057_p2;
wire   [0:0] or_ln117_866_fu_1062_p2;
wire   [11:0] agg_result_fu_1074_p55;
wire   [4:0] agg_result_fu_1074_p56;
wire   [11:0] agg_result_fu_1074_p57;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1074_p1;
wire   [4:0] agg_result_fu_1074_p3;
wire   [4:0] agg_result_fu_1074_p5;
wire   [4:0] agg_result_fu_1074_p7;
wire   [4:0] agg_result_fu_1074_p9;
wire   [4:0] agg_result_fu_1074_p11;
wire   [4:0] agg_result_fu_1074_p13;
wire   [4:0] agg_result_fu_1074_p15;
wire   [4:0] agg_result_fu_1074_p17;
wire   [4:0] agg_result_fu_1074_p19;
wire   [4:0] agg_result_fu_1074_p21;
wire   [4:0] agg_result_fu_1074_p23;
wire   [4:0] agg_result_fu_1074_p25;
wire   [4:0] agg_result_fu_1074_p27;
wire   [4:0] agg_result_fu_1074_p29;
wire   [4:0] agg_result_fu_1074_p31;
wire  signed [4:0] agg_result_fu_1074_p33;
wire  signed [4:0] agg_result_fu_1074_p35;
wire  signed [4:0] agg_result_fu_1074_p37;
wire  signed [4:0] agg_result_fu_1074_p39;
wire  signed [4:0] agg_result_fu_1074_p41;
wire  signed [4:0] agg_result_fu_1074_p43;
wire  signed [4:0] agg_result_fu_1074_p45;
wire  signed [4:0] agg_result_fu_1074_p47;
wire  signed [4:0] agg_result_fu_1074_p49;
wire  signed [4:0] agg_result_fu_1074_p51;
wire  signed [4:0] agg_result_fu_1074_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_55_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_55_5_12_1_1_x_U1577(
    .din0(12'd3579),
    .din1(12'd594),
    .din2(12'd3719),
    .din3(12'd154),
    .din4(12'd677),
    .din5(12'd4068),
    .din6(12'd29),
    .din7(12'd3986),
    .din8(12'd908),
    .din9(12'd136),
    .din10(12'd4001),
    .din11(12'd3958),
    .din12(12'd1594),
    .din13(12'd3623),
    .din14(12'd819),
    .din15(12'd317),
    .din16(12'd3557),
    .din17(12'd29),
    .din18(12'd3713),
    .din19(12'd3644),
    .din20(12'd63),
    .din21(12'd146),
    .din22(12'd4030),
    .din23(12'd3886),
    .din24(12'd3075),
    .din25(12'd3942),
    .din26(12'd1125),
    .def(agg_result_fu_1074_p55),
    .sel(agg_result_fu_1074_p56),
    .dout(agg_result_fu_1074_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_886_reg_1383 <= and_ln102_886_fu_599_p2;
        and_ln102_888_reg_1355 <= and_ln102_888_fu_531_p2;
        and_ln102_889_reg_1395 <= and_ln102_889_fu_613_p2;
        and_ln102_890_reg_1422 <= and_ln102_890_fu_741_p2;
        and_ln102_890_reg_1422_pp0_iter4_reg <= and_ln102_890_reg_1422;
        and_ln102_892_reg_1367 <= and_ln102_892_fu_556_p2;
        and_ln102_894_reg_1401 <= and_ln102_894_fu_627_p2;
        and_ln102_895_reg_1435 <= and_ln102_895_fu_765_p2;
        and_ln102_reg_1349 <= and_ln102_fu_517_p2;
        and_ln104_181_reg_1389 <= and_ln104_181_fu_608_p2;
        and_ln104_182_reg_1361 <= and_ln104_182_fu_540_p2;
        and_ln104_182_reg_1361_pp0_iter2_reg <= and_ln104_182_reg_1361;
        and_ln104_183_reg_1417 <= and_ln104_183_fu_736_p2;
        and_ln104_184_reg_1429 <= and_ln104_184_fu_750_p2;
        and_ln104_184_reg_1429_pp0_iter4_reg <= and_ln104_184_reg_1429;
        and_ln104_184_reg_1429_pp0_iter5_reg <= and_ln104_184_reg_1429_pp0_iter4_reg;
        and_ln104_reg_1337 <= and_ln104_fu_506_p2;
        icmp_ln86_922_reg_1201 <= icmp_ln86_922_fu_350_p2;
        icmp_ln86_923_reg_1206 <= icmp_ln86_923_fu_356_p2;
        icmp_ln86_923_reg_1206_pp0_iter1_reg <= icmp_ln86_923_reg_1206;
        icmp_ln86_924_reg_1212 <= icmp_ln86_924_fu_362_p2;
        icmp_ln86_925_reg_1218 <= icmp_ln86_925_fu_368_p2;
        icmp_ln86_926_reg_1224 <= icmp_ln86_926_fu_374_p2;
        icmp_ln86_926_reg_1224_pp0_iter1_reg <= icmp_ln86_926_reg_1224;
        icmp_ln86_926_reg_1224_pp0_iter2_reg <= icmp_ln86_926_reg_1224_pp0_iter1_reg;
        icmp_ln86_927_reg_1230 <= icmp_ln86_927_fu_380_p2;
        icmp_ln86_927_reg_1230_pp0_iter1_reg <= icmp_ln86_927_reg_1230;
        icmp_ln86_927_reg_1230_pp0_iter2_reg <= icmp_ln86_927_reg_1230_pp0_iter1_reg;
        icmp_ln86_928_reg_1236 <= icmp_ln86_928_fu_386_p2;
        icmp_ln86_929_reg_1241 <= icmp_ln86_929_fu_392_p2;
        icmp_ln86_929_reg_1241_pp0_iter1_reg <= icmp_ln86_929_reg_1241;
        icmp_ln86_930_reg_1247 <= icmp_ln86_930_fu_398_p2;
        icmp_ln86_930_reg_1247_pp0_iter1_reg <= icmp_ln86_930_reg_1247;
        icmp_ln86_930_reg_1247_pp0_iter2_reg <= icmp_ln86_930_reg_1247_pp0_iter1_reg;
        icmp_ln86_931_reg_1253 <= icmp_ln86_931_fu_404_p2;
        icmp_ln86_931_reg_1253_pp0_iter1_reg <= icmp_ln86_931_reg_1253;
        icmp_ln86_931_reg_1253_pp0_iter2_reg <= icmp_ln86_931_reg_1253_pp0_iter1_reg;
        icmp_ln86_932_reg_1259 <= icmp_ln86_932_fu_410_p2;
        icmp_ln86_932_reg_1259_pp0_iter1_reg <= icmp_ln86_932_reg_1259;
        icmp_ln86_932_reg_1259_pp0_iter2_reg <= icmp_ln86_932_reg_1259_pp0_iter1_reg;
        icmp_ln86_932_reg_1259_pp0_iter3_reg <= icmp_ln86_932_reg_1259_pp0_iter2_reg;
        icmp_ln86_933_reg_1265 <= icmp_ln86_933_fu_416_p2;
        icmp_ln86_933_reg_1265_pp0_iter1_reg <= icmp_ln86_933_reg_1265;
        icmp_ln86_933_reg_1265_pp0_iter2_reg <= icmp_ln86_933_reg_1265_pp0_iter1_reg;
        icmp_ln86_933_reg_1265_pp0_iter3_reg <= icmp_ln86_933_reg_1265_pp0_iter2_reg;
        icmp_ln86_933_reg_1265_pp0_iter4_reg <= icmp_ln86_933_reg_1265_pp0_iter3_reg;
        icmp_ln86_934_reg_1271 <= icmp_ln86_934_fu_422_p2;
        icmp_ln86_934_reg_1271_pp0_iter1_reg <= icmp_ln86_934_reg_1271;
        icmp_ln86_934_reg_1271_pp0_iter2_reg <= icmp_ln86_934_reg_1271_pp0_iter1_reg;
        icmp_ln86_934_reg_1271_pp0_iter3_reg <= icmp_ln86_934_reg_1271_pp0_iter2_reg;
        icmp_ln86_934_reg_1271_pp0_iter4_reg <= icmp_ln86_934_reg_1271_pp0_iter3_reg;
        icmp_ln86_934_reg_1271_pp0_iter5_reg <= icmp_ln86_934_reg_1271_pp0_iter4_reg;
        icmp_ln86_935_reg_1277 <= icmp_ln86_935_fu_428_p2;
        icmp_ln86_935_reg_1277_pp0_iter1_reg <= icmp_ln86_935_reg_1277;
        icmp_ln86_936_reg_1282 <= icmp_ln86_936_fu_434_p2;
        icmp_ln86_936_reg_1282_pp0_iter1_reg <= icmp_ln86_936_reg_1282;
        icmp_ln86_937_reg_1287 <= icmp_ln86_937_fu_440_p2;
        icmp_ln86_937_reg_1287_pp0_iter1_reg <= icmp_ln86_937_reg_1287;
        icmp_ln86_938_reg_1292 <= icmp_ln86_938_fu_446_p2;
        icmp_ln86_938_reg_1292_pp0_iter1_reg <= icmp_ln86_938_reg_1292;
        icmp_ln86_938_reg_1292_pp0_iter2_reg <= icmp_ln86_938_reg_1292_pp0_iter1_reg;
        icmp_ln86_939_reg_1297 <= icmp_ln86_939_fu_452_p2;
        icmp_ln86_939_reg_1297_pp0_iter1_reg <= icmp_ln86_939_reg_1297;
        icmp_ln86_939_reg_1297_pp0_iter2_reg <= icmp_ln86_939_reg_1297_pp0_iter1_reg;
        icmp_ln86_940_reg_1302 <= icmp_ln86_940_fu_458_p2;
        icmp_ln86_940_reg_1302_pp0_iter1_reg <= icmp_ln86_940_reg_1302;
        icmp_ln86_940_reg_1302_pp0_iter2_reg <= icmp_ln86_940_reg_1302_pp0_iter1_reg;
        icmp_ln86_941_reg_1307 <= icmp_ln86_941_fu_464_p2;
        icmp_ln86_941_reg_1307_pp0_iter1_reg <= icmp_ln86_941_reg_1307;
        icmp_ln86_941_reg_1307_pp0_iter2_reg <= icmp_ln86_941_reg_1307_pp0_iter1_reg;
        icmp_ln86_941_reg_1307_pp0_iter3_reg <= icmp_ln86_941_reg_1307_pp0_iter2_reg;
        icmp_ln86_942_reg_1312 <= icmp_ln86_942_fu_470_p2;
        icmp_ln86_942_reg_1312_pp0_iter1_reg <= icmp_ln86_942_reg_1312;
        icmp_ln86_942_reg_1312_pp0_iter2_reg <= icmp_ln86_942_reg_1312_pp0_iter1_reg;
        icmp_ln86_942_reg_1312_pp0_iter3_reg <= icmp_ln86_942_reg_1312_pp0_iter2_reg;
        icmp_ln86_943_reg_1317 <= icmp_ln86_943_fu_476_p2;
        icmp_ln86_943_reg_1317_pp0_iter1_reg <= icmp_ln86_943_reg_1317;
        icmp_ln86_943_reg_1317_pp0_iter2_reg <= icmp_ln86_943_reg_1317_pp0_iter1_reg;
        icmp_ln86_943_reg_1317_pp0_iter3_reg <= icmp_ln86_943_reg_1317_pp0_iter2_reg;
        icmp_ln86_944_reg_1322 <= icmp_ln86_944_fu_482_p2;
        icmp_ln86_944_reg_1322_pp0_iter1_reg <= icmp_ln86_944_reg_1322;
        icmp_ln86_944_reg_1322_pp0_iter2_reg <= icmp_ln86_944_reg_1322_pp0_iter1_reg;
        icmp_ln86_944_reg_1322_pp0_iter3_reg <= icmp_ln86_944_reg_1322_pp0_iter2_reg;
        icmp_ln86_944_reg_1322_pp0_iter4_reg <= icmp_ln86_944_reg_1322_pp0_iter3_reg;
        icmp_ln86_945_reg_1327 <= icmp_ln86_945_fu_488_p2;
        icmp_ln86_945_reg_1327_pp0_iter1_reg <= icmp_ln86_945_reg_1327;
        icmp_ln86_945_reg_1327_pp0_iter2_reg <= icmp_ln86_945_reg_1327_pp0_iter1_reg;
        icmp_ln86_945_reg_1327_pp0_iter3_reg <= icmp_ln86_945_reg_1327_pp0_iter2_reg;
        icmp_ln86_945_reg_1327_pp0_iter4_reg <= icmp_ln86_945_reg_1327_pp0_iter3_reg;
        icmp_ln86_946_reg_1332 <= icmp_ln86_946_fu_494_p2;
        icmp_ln86_946_reg_1332_pp0_iter1_reg <= icmp_ln86_946_reg_1332;
        icmp_ln86_946_reg_1332_pp0_iter2_reg <= icmp_ln86_946_reg_1332_pp0_iter1_reg;
        icmp_ln86_946_reg_1332_pp0_iter3_reg <= icmp_ln86_946_reg_1332_pp0_iter2_reg;
        icmp_ln86_946_reg_1332_pp0_iter4_reg <= icmp_ln86_946_reg_1332_pp0_iter3_reg;
        icmp_ln86_946_reg_1332_pp0_iter5_reg <= icmp_ln86_946_reg_1332_pp0_iter4_reg;
        icmp_ln86_reg_1190 <= icmp_ln86_fu_344_p2;
        icmp_ln86_reg_1190_pp0_iter1_reg <= icmp_ln86_reg_1190;
        icmp_ln86_reg_1190_pp0_iter2_reg <= icmp_ln86_reg_1190_pp0_iter1_reg;
        or_ln117_846_reg_1377 <= or_ln117_846_fu_593_p2;
        or_ln117_850_reg_1407 <= or_ln117_850_fu_709_p2;
        or_ln117_855_reg_1440 <= or_ln117_855_fu_844_p2;
        or_ln117_857_reg_1450 <= or_ln117_857_fu_864_p2;
        or_ln117_859_reg_1456 <= or_ln117_859_fu_870_p2;
        or_ln117_859_reg_1456_pp0_iter4_reg <= or_ln117_859_reg_1456;
        or_ln117_861_reg_1464 <= or_ln117_861_fu_950_p2;
        or_ln117_865_reg_1474 <= or_ln117_865_fu_1025_p2;
        select_ln117_893_reg_1372 <= select_ln117_893_fu_585_p3;
        select_ln117_899_reg_1412 <= select_ln117_899_fu_723_p3;
        select_ln117_905_reg_1445 <= select_ln117_905_fu_856_p3;
        select_ln117_911_reg_1469 <= select_ln117_911_fu_963_p3;
        select_ln117_915_reg_1479 <= select_ln117_915_fu_1039_p3;
        xor_ln104_reg_1343 <= xor_ln104_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1074_p55 = 'bx;

assign agg_result_fu_1074_p56 = ((or_ln117_866_fu_1062_p2[0:0] == 1'b1) ? select_ln117_915_reg_1479 : 5'd26);

assign and_ln102_886_fu_599_p2 = (xor_ln104_reg_1343 & icmp_ln86_923_reg_1206_pp0_iter1_reg);

assign and_ln102_887_fu_521_p2 = (icmp_ln86_924_reg_1212 & and_ln102_fu_517_p2);

assign and_ln102_888_fu_531_p2 = (icmp_ln86_925_reg_1218 & and_ln104_reg_1337);

assign and_ln102_889_fu_613_p2 = (icmp_ln86_926_reg_1224_pp0_iter1_reg & and_ln102_886_fu_599_p2);

assign and_ln102_890_fu_741_p2 = (icmp_ln86_927_reg_1230_pp0_iter2_reg & and_ln104_181_reg_1389);

assign and_ln102_891_fu_550_p2 = (and_ln102_fu_517_p2 & and_ln102_910_fu_545_p2);

assign and_ln102_892_fu_556_p2 = (icmp_ln86_929_reg_1241 & and_ln102_888_fu_531_p2);

assign and_ln102_893_fu_623_p2 = (icmp_ln86_930_reg_1247_pp0_iter1_reg & and_ln104_182_reg_1361);

assign and_ln102_894_fu_627_p2 = (icmp_ln86_931_reg_1253_pp0_iter1_reg & and_ln102_889_fu_613_p2);

assign and_ln102_895_fu_765_p2 = (icmp_ln86_932_reg_1259_pp0_iter2_reg & and_ln104_183_fu_736_p2);

assign and_ln102_896_fu_879_p2 = (icmp_ln86_933_reg_1265_pp0_iter3_reg & and_ln102_890_reg_1422);

assign and_ln102_897_fu_976_p2 = (icmp_ln86_934_reg_1271_pp0_iter4_reg & and_ln104_184_reg_1429_pp0_iter4_reg);

assign and_ln102_898_fu_632_p2 = (icmp_ln86_935_reg_1277_pp0_iter1_reg & and_ln102_892_reg_1367);

assign and_ln102_899_fu_641_p2 = (and_ln102_911_fu_636_p2 & and_ln102_888_reg_1355);

assign and_ln102_900_fu_646_p2 = (icmp_ln86_937_reg_1287_pp0_iter1_reg & and_ln102_893_fu_623_p2);

assign and_ln102_901_fu_775_p2 = (and_ln104_182_reg_1361_pp0_iter2_reg & and_ln102_912_fu_770_p2);

assign and_ln102_902_fu_780_p2 = (icmp_ln86_939_reg_1297_pp0_iter2_reg & and_ln102_894_reg_1401);

assign and_ln102_903_fu_789_p2 = (and_ln102_913_fu_784_p2 & and_ln102_889_reg_1395);

assign and_ln102_904_fu_883_p2 = (icmp_ln86_941_reg_1307_pp0_iter3_reg & and_ln102_895_reg_1435);

assign and_ln102_905_fu_892_p2 = (and_ln104_183_reg_1417 & and_ln102_914_fu_887_p2);

assign and_ln102_906_fu_897_p2 = (icmp_ln86_943_reg_1317_pp0_iter3_reg & and_ln102_896_fu_879_p2);

assign and_ln102_907_fu_985_p2 = (and_ln102_915_fu_980_p2 & and_ln102_890_reg_1422_pp0_iter4_reg);

assign and_ln102_908_fu_990_p2 = (icmp_ln86_945_reg_1327_pp0_iter4_reg & and_ln102_897_fu_976_p2);

assign and_ln102_909_fu_1057_p2 = (and_ln104_184_reg_1429_pp0_iter5_reg & and_ln102_916_fu_1052_p2);

assign and_ln102_910_fu_545_p2 = (xor_ln104_444_fu_526_p2 & icmp_ln86_928_reg_1236);

assign and_ln102_911_fu_636_p2 = (xor_ln104_448_fu_618_p2 & icmp_ln86_936_reg_1282_pp0_iter1_reg);

assign and_ln102_912_fu_770_p2 = (xor_ln104_449_fu_755_p2 & icmp_ln86_938_reg_1292_pp0_iter2_reg);

assign and_ln102_913_fu_784_p2 = (xor_ln104_450_fu_760_p2 & icmp_ln86_940_reg_1302_pp0_iter2_reg);

assign and_ln102_914_fu_887_p2 = (xor_ln104_451_fu_874_p2 & icmp_ln86_942_reg_1312_pp0_iter3_reg);

assign and_ln102_915_fu_980_p2 = (xor_ln104_452_fu_971_p2 & icmp_ln86_944_reg_1322_pp0_iter4_reg);

assign and_ln102_916_fu_1052_p2 = (xor_ln104_453_fu_1047_p2 & icmp_ln86_946_reg_1332_pp0_iter5_reg);

assign and_ln102_fu_517_p2 = (icmp_ln86_reg_1190 & icmp_ln86_922_reg_1201);

assign and_ln104_181_fu_608_p2 = (xor_ln104_reg_1343 & xor_ln104_443_fu_603_p2);

assign and_ln104_182_fu_540_p2 = (xor_ln104_445_fu_535_p2 & and_ln104_reg_1337);

assign and_ln104_183_fu_736_p2 = (xor_ln104_446_fu_731_p2 & and_ln102_886_reg_1383);

assign and_ln104_184_fu_750_p2 = (xor_ln104_447_fu_745_p2 & and_ln104_181_reg_1389);

assign and_ln104_fu_506_p2 = (xor_ln104_442_fu_500_p2 & icmp_ln86_fu_344_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1074_p57;

assign icmp_ln86_922_fu_350_p2 = (($signed(p_read1_int_reg) < $signed(18'd56914)) ? 1'b1 : 1'b0);

assign icmp_ln86_923_fu_356_p2 = (($signed(p_read17_int_reg) < $signed(18'd78756)) ? 1'b1 : 1'b0);

assign icmp_ln86_924_fu_362_p2 = (($signed(p_read9_int_reg) < $signed(18'd875)) ? 1'b1 : 1'b0);

assign icmp_ln86_925_fu_368_p2 = (($signed(p_read1_int_reg) < $signed(18'd61780)) ? 1'b1 : 1'b0);

assign icmp_ln86_926_fu_374_p2 = (($signed(p_read12_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_927_fu_380_p2 = (($signed(p_read18_int_reg) < $signed(18'd510)) ? 1'b1 : 1'b0);

assign icmp_ln86_928_fu_386_p2 = (($signed(p_read12_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_929_fu_392_p2 = (($signed(p_read2_int_reg) < $signed(18'd260571)) ? 1'b1 : 1'b0);

assign icmp_ln86_930_fu_398_p2 = (($signed(p_read15_int_reg) < $signed(18'd77195)) ? 1'b1 : 1'b0);

assign icmp_ln86_931_fu_404_p2 = (($signed(p_read14_int_reg) < $signed(18'd326)) ? 1'b1 : 1'b0);

assign icmp_ln86_932_fu_410_p2 = (($signed(p_read13_int_reg) < $signed(18'd1406)) ? 1'b1 : 1'b0);

assign icmp_ln86_933_fu_416_p2 = (($signed(p_read10_int_reg) < $signed(18'd487)) ? 1'b1 : 1'b0);

assign icmp_ln86_934_fu_422_p2 = (($signed(p_read8_int_reg) < $signed(18'd1193)) ? 1'b1 : 1'b0);

assign icmp_ln86_935_fu_428_p2 = (($signed(p_read11_int_reg) < $signed(18'd44)) ? 1'b1 : 1'b0);

assign icmp_ln86_936_fu_434_p2 = (($signed(p_read1_int_reg) < $signed(18'd235098)) ? 1'b1 : 1'b0);

assign icmp_ln86_937_fu_440_p2 = (($signed(p_read2_int_reg) < $signed(18'd1633)) ? 1'b1 : 1'b0);

assign icmp_ln86_938_fu_446_p2 = (($signed(p_read4_int_reg) < $signed(18'd6062)) ? 1'b1 : 1'b0);

assign icmp_ln86_939_fu_452_p2 = (($signed(p_read3_int_reg) < $signed(18'd17599)) ? 1'b1 : 1'b0);

assign icmp_ln86_940_fu_458_p2 = (($signed(p_read5_int_reg) < $signed(18'd33)) ? 1'b1 : 1'b0);

assign icmp_ln86_941_fu_464_p2 = (($signed(p_read7_int_reg) < $signed(18'd11766)) ? 1'b1 : 1'b0);

assign icmp_ln86_942_fu_470_p2 = (($signed(p_read6_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_943_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_944_fu_482_p2 = (($signed(p_read16_int_reg) < $signed(18'd82728)) ? 1'b1 : 1'b0);

assign icmp_ln86_945_fu_488_p2 = (($signed(p_read12_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_946_fu_494_p2 = (($signed(p_read2_int_reg) < $signed(18'd1347)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_344_p2 = (($signed(p_read10_int_reg) < $signed(18'd486)) ? 1'b1 : 1'b0);

assign or_ln117_845_fu_651_p2 = (and_ln102_reg_1349 | and_ln102_898_fu_632_p2);

assign or_ln117_846_fu_593_p2 = (and_ln102_fu_517_p2 | and_ln102_892_fu_556_p2);

assign or_ln117_847_fu_667_p2 = (or_ln117_846_reg_1377 | and_ln102_899_fu_641_p2);

assign or_ln117_848_fu_679_p2 = (and_ln102_reg_1349 | and_ln102_888_reg_1355);

assign or_ln117_849_fu_691_p2 = (or_ln117_848_fu_679_p2 | and_ln102_900_fu_646_p2);

assign or_ln117_850_fu_709_p2 = (or_ln117_848_fu_679_p2 | and_ln102_893_fu_623_p2);

assign or_ln117_851_fu_794_p2 = (or_ln117_850_reg_1407 | and_ln102_901_fu_775_p2);

assign or_ln117_852_fu_806_p2 = (icmp_ln86_reg_1190_pp0_iter2_reg | and_ln102_902_fu_780_p2);

assign or_ln117_853_fu_818_p2 = (icmp_ln86_reg_1190_pp0_iter2_reg | and_ln102_894_reg_1401);

assign or_ln117_854_fu_830_p2 = (or_ln117_853_fu_818_p2 | and_ln102_903_fu_789_p2);

assign or_ln117_855_fu_844_p2 = (icmp_ln86_reg_1190_pp0_iter2_reg | and_ln102_889_reg_1395);

assign or_ln117_856_fu_902_p2 = (or_ln117_855_reg_1440 | and_ln102_904_fu_883_p2);

assign or_ln117_857_fu_864_p2 = (or_ln117_855_fu_844_p2 | and_ln102_895_fu_765_p2);

assign or_ln117_858_fu_918_p2 = (or_ln117_857_reg_1450 | and_ln102_905_fu_892_p2);

assign or_ln117_859_fu_870_p2 = (icmp_ln86_reg_1190_pp0_iter2_reg | and_ln102_886_reg_1383);

assign or_ln117_860_fu_938_p2 = (or_ln117_859_reg_1456 | and_ln102_906_fu_897_p2);

assign or_ln117_861_fu_950_p2 = (or_ln117_859_reg_1456 | and_ln102_896_fu_879_p2);

assign or_ln117_862_fu_995_p2 = (or_ln117_861_reg_1464 | and_ln102_907_fu_985_p2);

assign or_ln117_863_fu_1000_p2 = (or_ln117_859_reg_1456_pp0_iter4_reg | and_ln102_890_reg_1422_pp0_iter4_reg);

assign or_ln117_864_fu_1011_p2 = (or_ln117_863_fu_1000_p2 | and_ln102_908_fu_990_p2);

assign or_ln117_865_fu_1025_p2 = (or_ln117_863_fu_1000_p2 | and_ln102_897_fu_976_p2);

assign or_ln117_866_fu_1062_p2 = (or_ln117_865_reg_1474 | and_ln102_909_fu_1057_p2);

assign or_ln117_fu_561_p2 = (and_ln102_891_fu_550_p2 | and_ln102_887_fu_521_p2);

assign select_ln117_893_fu_585_p3 = ((and_ln102_fu_517_p2[0:0] == 1'b1) ? select_ln117_fu_577_p3 : 2'd3);

assign select_ln117_894_fu_659_p3 = ((or_ln117_845_fu_651_p2[0:0] == 1'b1) ? zext_ln117_102_fu_656_p1 : 3'd4);

assign select_ln117_895_fu_672_p3 = ((or_ln117_846_reg_1377[0:0] == 1'b1) ? select_ln117_894_fu_659_p3 : 3'd5);

assign select_ln117_896_fu_683_p3 = ((or_ln117_847_fu_667_p2[0:0] == 1'b1) ? select_ln117_895_fu_672_p3 : 3'd6);

assign select_ln117_897_fu_697_p3 = ((or_ln117_848_fu_679_p2[0:0] == 1'b1) ? select_ln117_896_fu_683_p3 : 3'd7);

assign select_ln117_898_fu_715_p3 = ((or_ln117_849_fu_691_p2[0:0] == 1'b1) ? zext_ln117_103_fu_705_p1 : 4'd8);

assign select_ln117_899_fu_723_p3 = ((or_ln117_850_fu_709_p2[0:0] == 1'b1) ? select_ln117_898_fu_715_p3 : 4'd9);

assign select_ln117_900_fu_799_p3 = ((or_ln117_851_fu_794_p2[0:0] == 1'b1) ? select_ln117_899_reg_1412 : 4'd10);

assign select_ln117_901_fu_811_p3 = ((icmp_ln86_reg_1190_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_900_fu_799_p3 : 4'd11);

assign select_ln117_902_fu_822_p3 = ((or_ln117_852_fu_806_p2[0:0] == 1'b1) ? select_ln117_901_fu_811_p3 : 4'd12);

assign select_ln117_903_fu_836_p3 = ((or_ln117_853_fu_818_p2[0:0] == 1'b1) ? select_ln117_902_fu_822_p3 : 4'd13);

assign select_ln117_904_fu_848_p3 = ((or_ln117_854_fu_830_p2[0:0] == 1'b1) ? select_ln117_903_fu_836_p3 : 4'd14);

assign select_ln117_905_fu_856_p3 = ((or_ln117_855_fu_844_p2[0:0] == 1'b1) ? select_ln117_904_fu_848_p3 : 4'd15);

assign select_ln117_906_fu_910_p3 = ((or_ln117_856_fu_902_p2[0:0] == 1'b1) ? zext_ln117_104_fu_907_p1 : 5'd16);

assign select_ln117_907_fu_923_p3 = ((or_ln117_857_reg_1450[0:0] == 1'b1) ? select_ln117_906_fu_910_p3 : 5'd17);

assign select_ln117_908_fu_930_p3 = ((or_ln117_858_fu_918_p2[0:0] == 1'b1) ? select_ln117_907_fu_923_p3 : 5'd18);

assign select_ln117_909_fu_943_p3 = ((or_ln117_859_reg_1456[0:0] == 1'b1) ? select_ln117_908_fu_930_p3 : 5'd19);

assign select_ln117_910_fu_955_p3 = ((or_ln117_860_fu_938_p2[0:0] == 1'b1) ? select_ln117_909_fu_943_p3 : 5'd20);

assign select_ln117_911_fu_963_p3 = ((or_ln117_861_fu_950_p2[0:0] == 1'b1) ? select_ln117_910_fu_955_p3 : 5'd21);

assign select_ln117_912_fu_1004_p3 = ((or_ln117_862_fu_995_p2[0:0] == 1'b1) ? select_ln117_911_reg_1469 : 5'd22);

assign select_ln117_913_fu_1017_p3 = ((or_ln117_863_fu_1000_p2[0:0] == 1'b1) ? select_ln117_912_fu_1004_p3 : 5'd23);

assign select_ln117_914_fu_1031_p3 = ((or_ln117_864_fu_1011_p2[0:0] == 1'b1) ? select_ln117_913_fu_1017_p3 : 5'd24);

assign select_ln117_915_fu_1039_p3 = ((or_ln117_865_fu_1025_p2[0:0] == 1'b1) ? select_ln117_914_fu_1031_p3 : 5'd25);

assign select_ln117_fu_577_p3 = ((or_ln117_fu_561_p2[0:0] == 1'b1) ? zext_ln117_fu_573_p1 : 2'd2);

assign xor_ln104_442_fu_500_p2 = (icmp_ln86_922_fu_350_p2 ^ 1'd1);

assign xor_ln104_443_fu_603_p2 = (icmp_ln86_923_reg_1206_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_444_fu_526_p2 = (icmp_ln86_924_reg_1212 ^ 1'd1);

assign xor_ln104_445_fu_535_p2 = (icmp_ln86_925_reg_1218 ^ 1'd1);

assign xor_ln104_446_fu_731_p2 = (icmp_ln86_926_reg_1224_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_447_fu_745_p2 = (icmp_ln86_927_reg_1230_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_448_fu_618_p2 = (icmp_ln86_929_reg_1241_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_449_fu_755_p2 = (icmp_ln86_930_reg_1247_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_450_fu_760_p2 = (icmp_ln86_931_reg_1253_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_451_fu_874_p2 = (icmp_ln86_932_reg_1259_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_452_fu_971_p2 = (icmp_ln86_933_reg_1265_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_453_fu_1047_p2 = (icmp_ln86_934_reg_1271_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_512_p2 = (icmp_ln86_reg_1190 ^ 1'd1);

assign xor_ln117_fu_567_p2 = (1'd1 ^ and_ln102_887_fu_521_p2);

assign zext_ln117_102_fu_656_p1 = select_ln117_893_reg_1372;

assign zext_ln117_103_fu_705_p1 = select_ln117_897_fu_697_p3;

assign zext_ln117_104_fu_907_p1 = select_ln117_905_reg_1445;

assign zext_ln117_fu_573_p1 = xor_ln117_fu_567_p2;

endmodule //conifer_jettag_accelerator_decision_function_35
