# system info system_design on 2015.05.15.10:00:23
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1431702007
#
#
# Files generated for system_design on 2015.05.15.10:00:23
files:
filepath,kind,attributes,module,is_top
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/system_design.v,VERILOG,,system_design,true
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_sdram0.v,VERILOG,,system_design_sdram0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_sdram0_test_component.v,VERILOG,,system_design_sdram0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/SRAM_16Bit_512K.v,VERILOG,TOP_LEVEL_FILE,SRAM_16Bit_512K,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/SEG7_LUT.v,VERILOG,,SEG7_LUT_8,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/SEG7_LUT_8.v,VERILOG,TOP_LEVEL_FILE,SEG7_LUT_8,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/AUDIO_IF.v,VERILOG,,AUDIO_IF,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/AUDIO_ADC.v,VERILOG,,AUDIO_IF,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/AUDIO_DAC.v,VERILOG,,AUDIO_IF,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/audio_fifo.v,VERILOG,,AUDIO_IF,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0.sdc,SDC,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_bht_ram.dat,DAT,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_bht_ram.hex,HEX,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_bht_ram.mif,MIF,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_dc_tag_ram.dat,DAT,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_dc_tag_ram.hex,HEX,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_dc_tag_ram.mif,MIF,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ic_tag_ram.dat,DAT,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ic_tag_ram.hex,HEX,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ic_tag_ram.mif,MIF,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_jtag_debug_module_sysclk.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_jtag_debug_module_tck.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_jtag_debug_module_wrapper.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_mult_cell.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_nios2_waves.do,OTHER,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ociram_default_contents.dat,DAT,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ociram_default_contents.hex,HEX,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_ociram_default_contents.mif,MIF,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_oci_test_bench.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_a.dat,DAT,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_a.hex,HEX,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_a.mif,MIF,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_b.dat,DAT,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_b.hex,HEX,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_rf_ram_b.mif,MIF,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_nios0_test_bench.v,VERILOG,,system_design_nios0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/avl_mm_master_export.v,VERILOG,TOP_LEVEL_FILE,avl_mm_master_export,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_jtag0.v,VERILOG,,system_design_jtag0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_pll0.vo,VERILOG,,system_design_pll0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_opencores.v,VERILOG,,i2c_opencores,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_top.v,VERILOG,,i2c_opencores,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_defines.v,VERILOG,,i2c_opencores,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_byte_ctrl.v,VERILOG,,i2c_opencores,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/i2c_master_bit_ctrl.v,VERILOG,,i2c_opencores,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_pio0.v,VERILOG,,system_design_pio0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_onchip_memory2_0.hex,HEX,,system_design_onchip_memory2_0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_onchip_memory2_0.v,VERILOG,,system_design_onchip_memory2_0,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router.sv,SYSTEM_VERILOG,,system_design_addr_router,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router_001.sv,SYSTEM_VERILOG,,system_design_addr_router_001,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router_002.sv,SYSTEM_VERILOG,,system_design_addr_router_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_addr_router_003.sv,SYSTEM_VERILOG,,system_design_addr_router_003,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router.sv,SYSTEM_VERILOG,,system_design_id_router,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_001.sv,SYSTEM_VERILOG,,system_design_id_router_001,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_002.sv,SYSTEM_VERILOG,,system_design_id_router_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_003.sv,SYSTEM_VERILOG,,system_design_id_router_003,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_007.sv,SYSTEM_VERILOG,,system_design_id_router_007,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_008.sv,SYSTEM_VERILOG,,system_design_id_router_008,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_id_router_009.sv,SYSTEM_VERILOG,,system_design_id_router_009,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_demux.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_demux,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_demux_001,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_demux_002.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_demux_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_mux,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_mux.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_mux,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_mux_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_cmd_xbar_mux_002.sv,SYSTEM_VERILOG,,system_design_cmd_xbar_mux_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_demux_002.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_demux_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_demux_003,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_mux,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_mux.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_mux,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_mux_001,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_mux_001,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_mux_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_rsp_xbar_mux_002.sv,SYSTEM_VERILOG,,system_design_rsp_xbar_mux_002,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/system_design_irq_mapper.sv,SYSTEM_VERILOG,,system_design_irq_mapper,false
D:/temp/altera_sim/puj-ca-de1-audio-pump/generated_files/simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_design.sdram0,system_design_sdram0
system_design.sram0,SRAM_16Bit_512K
system_design.sevenseg0,SEG7_LUT_8
system_design.audio0,AUDIO_IF
system_design.nios0,system_design_nios0
system_design.avlm0,avl_mm_master_export
system_design.jtag0,system_design_jtag0
system_design.pll0,system_design_pll0
system_design.i2c0,i2c_opencores
system_design.pio0,system_design_pio0
system_design.onchip_memory2_0,system_design_onchip_memory2_0
system_design.reset_controller_0,altera_reset_controller
system_design.rst_controller,altera_reset_controller
system_design.rst_controller_001,altera_reset_controller
system_design.mm_clock_crossing_bridge_0,altera_avalon_mm_clock_crossing_bridge
system_design.nios0_data_master_translator,altera_merlin_master_translator
system_design.nios0_instruction_master_translator,altera_merlin_master_translator
system_design.avlm0_avalon_master_translator,altera_merlin_master_translator
system_design.mm_clock_crossing_bridge_0_m0_translator,altera_merlin_master_translator
system_design.nios0_jtag_debug_module_translator,altera_merlin_slave_translator
system_design.sram0_avalon_slave_0_translator,altera_merlin_slave_translator
system_design.sdram0_s1_translator,altera_merlin_slave_translator
system_design.jtag0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system_design.pll0_pll_slave_translator,altera_merlin_slave_translator
system_design.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
system_design.mm_clock_crossing_bridge_0_s0_translator,altera_merlin_slave_translator
system_design.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
system_design.audio0_avalon_slave_translator,altera_merlin_slave_translator
system_design.i2c0_avalon_slave_0_translator,altera_merlin_slave_translator
system_design.pio0_s1_translator,altera_merlin_slave_translator
system_design.sevenseg0_avalon_slave_translator,altera_merlin_slave_translator
system_design.nios0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_design.nios0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_design.avlm0_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_design.mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
system_design.nios0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.sram0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.sdram0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.jtag0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.pll0_pll_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.onchip_memory2_0_s2_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.audio0_avalon_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.i2c0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.pio0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.sevenseg0_avalon_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
system_design.nios0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.nios0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.sram0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.sram0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.sdram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.sdram0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.jtag0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.jtag0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.pll0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.pll0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.onchip_memory2_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.onchip_memory2_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.audio0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.audio0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.i2c0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.i2c0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.pio0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.pio0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.sevenseg0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system_design.sevenseg0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
system_design.addr_router,system_design_addr_router
system_design.addr_router_001,system_design_addr_router_001
system_design.addr_router_002,system_design_addr_router_002
system_design.addr_router_003,system_design_addr_router_003
system_design.id_router,system_design_id_router
system_design.id_router_001,system_design_id_router_001
system_design.id_router_002,system_design_id_router_002
system_design.id_router_003,system_design_id_router_003
system_design.id_router_004,system_design_id_router_003
system_design.id_router_005,system_design_id_router_003
system_design.id_router_006,system_design_id_router_003
system_design.id_router_007,system_design_id_router_007
system_design.id_router_008,system_design_id_router_008
system_design.id_router_009,system_design_id_router_009
system_design.id_router_010,system_design_id_router_009
system_design.id_router_011,system_design_id_router_009
system_design.limiter,altera_merlin_traffic_limiter
system_design.limiter_001,altera_merlin_traffic_limiter
system_design.limiter_002,altera_merlin_traffic_limiter
system_design.burst_adapter,altera_merlin_burst_adapter
system_design.burst_adapter_001,altera_merlin_burst_adapter
system_design.burst_adapter_002,altera_merlin_burst_adapter
system_design.burst_adapter_003,altera_merlin_burst_adapter
system_design.burst_adapter_004,altera_merlin_burst_adapter
system_design.burst_adapter_005,altera_merlin_burst_adapter
system_design.burst_adapter_006,altera_merlin_burst_adapter
system_design.burst_adapter_007,altera_merlin_burst_adapter
system_design.cmd_xbar_demux,system_design_cmd_xbar_demux
system_design.cmd_xbar_demux_001,system_design_cmd_xbar_demux_001
system_design.cmd_xbar_demux_003,system_design_cmd_xbar_demux_001
system_design.cmd_xbar_demux_002,system_design_cmd_xbar_demux_002
system_design.rsp_xbar_demux,system_design_cmd_xbar_demux_002
system_design.rsp_xbar_demux_001,system_design_cmd_xbar_demux_002
system_design.rsp_xbar_demux_008,system_design_cmd_xbar_demux_002
system_design.cmd_xbar_mux,system_design_cmd_xbar_mux
system_design.cmd_xbar_mux_001,system_design_cmd_xbar_mux
system_design.cmd_xbar_mux_008,system_design_cmd_xbar_mux
system_design.cmd_xbar_mux_002,system_design_cmd_xbar_mux_002
system_design.rsp_xbar_demux_002,system_design_rsp_xbar_demux_002
system_design.rsp_xbar_demux_003,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_004,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_005,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_006,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_007,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_009,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_010,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_demux_011,system_design_rsp_xbar_demux_003
system_design.rsp_xbar_mux,system_design_rsp_xbar_mux
system_design.rsp_xbar_mux_001,system_design_rsp_xbar_mux_001
system_design.rsp_xbar_mux_003,system_design_rsp_xbar_mux_001
system_design.rsp_xbar_mux_002,system_design_rsp_xbar_mux_002
system_design.width_adapter,altera_merlin_width_adapter
system_design.width_adapter_001,altera_merlin_width_adapter
system_design.width_adapter_002,altera_merlin_width_adapter
system_design.width_adapter_003,altera_merlin_width_adapter
system_design.crosser,altera_avalon_st_handshake_clock_crosser
system_design.crosser_001,altera_avalon_st_handshake_clock_crosser
system_design.crosser_002,altera_avalon_st_handshake_clock_crosser
system_design.crosser_003,altera_avalon_st_handshake_clock_crosser
system_design.crosser_004,altera_avalon_st_handshake_clock_crosser
system_design.crosser_005,altera_avalon_st_handshake_clock_crosser
system_design.crosser_006,altera_avalon_st_handshake_clock_crosser
system_design.crosser_007,altera_avalon_st_handshake_clock_crosser
system_design.crosser_008,altera_avalon_st_handshake_clock_crosser
system_design.crosser_009,altera_avalon_st_handshake_clock_crosser
system_design.crosser_010,altera_avalon_st_handshake_clock_crosser
system_design.crosser_011,altera_avalon_st_handshake_clock_crosser
system_design.irq_mapper,system_design_irq_mapper
system_design.irq_synchronizer,altera_irq_clock_crosser
