// Seed: 637998
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0();
endmodule
module module_3 (
    output logic id_0,
    input tri0 id_1,
    input wor id_2,
    output uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input logic id_6
);
  wire id_8;
  logic id_9, id_10;
  always_latch id_0 <= #1 id_10;
  module_0();
  assign id_10 = id_6;
  always id_10 <= 1;
  wire id_11;
endmodule
