<stg><name>lab6_z1</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %store_ln4 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln4 = br void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln4 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split:2 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="1">
<![CDATA[
.split:3 %zext_ln5 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %b_addr = getelementptr i256 %b, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="1">
<![CDATA[
.split:5 %b_load = load i1 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %c_addr = getelementptr i256 %c, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="1">
<![CDATA[
.split:8 %c_load = load i1 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:59 %add_ln4 = add i6 %i_1, i6 16

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:60 %store_ln4 = store i6 %add_ln4, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="256" op_0_bw="1">
<![CDATA[
.split:5 %b_load = load i1 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="256">
<![CDATA[
.split:6 %trunc_ln5 = trunc i256 %b_load

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="1">
<![CDATA[
.split:8 %c_load = load i1 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="256">
<![CDATA[
.split:9 %trunc_ln5_1 = trunc i256 %c_load

]]></Node>
<StgValue><ssdm name="trunc_ln5_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:10 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:12 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:13 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:14 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:15 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:16 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:17 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:18 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:19 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:20 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:21 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:23 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:24 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:26 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:27 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:28 %mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:29 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:30 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:31 %mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:32 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:33 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:35 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:36 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:37 %mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:38 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:39 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:40 %mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:41 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:42 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:43 %mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:44 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:45 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:46 %mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:47 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:48 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:49 %mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:50 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:51 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:52 %mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:53 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %b_load, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:54 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %c_load, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:55 %mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:10 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:13 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:16 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:19 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:28 %mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:31 %mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:37 %mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:40 %mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:43 %mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:46 %mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:49 %mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:52 %mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:55 %mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="96" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:10 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:13 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:16 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:19 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:28 %mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:31 %mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:37 %mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:40 %mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:43 %mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:46 %mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:49 %mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:52 %mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:55 %mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
:0 %ret_ln7 = ret

]]></Node>
<StgValue><ssdm name="ret_ln7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:10 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:13 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:16 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:19 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:22 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:25 %mul_ln5_5 = mul i16 %tmp_10, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:28 %mul_ln5_6 = mul i16 %tmp_12, i16 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:31 %mul_ln5_7 = mul i16 %tmp_14, i16 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:34 %mul_ln5_8 = mul i16 %tmp_16, i16 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:37 %mul_ln5_9 = mul i16 %tmp_18, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:40 %mul_ln5_10 = mul i16 %tmp_20, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:43 %mul_ln5_11 = mul i16 %tmp_22, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:46 %mul_ln5_12 = mul i16 %tmp_24, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:49 %mul_ln5_13 = mul i16 %tmp_26, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:52 %mul_ln5_14 = mul i16 %tmp_28, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:55 %mul_ln5_15 = mul i16 %tmp_30, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
.split:56 %or_ln5_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %mul_ln5_15, i16 %mul_ln5_14, i16 %mul_ln5_13, i16 %mul_ln5_12, i16 %mul_ln5_11, i16 %mul_ln5_10, i16 %mul_ln5_9, i16 %mul_ln5_8, i16 %mul_ln5_7, i16 %mul_ln5_6, i16 %mul_ln5_5, i16 %mul_ln5_4, i16 %mul_ln5_3, i16 %mul_ln5_2, i16 %mul_ln5_1, i16 %mul_ln5

]]></Node>
<StgValue><ssdm name="or_ln5_s"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %a_addr = getelementptr i256 %a, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split:58 %store_ln5 = store i256 %or_ln5_s, i1 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.split:61 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
