{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753320219919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753320219919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 22:23:39 2025 " "Processing started: Wed Jul 23 22:23:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753320219919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320219919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320219919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753320220201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753320220201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "ULA_CTRL.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_pc_4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_pc_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_PC_4 " "Found entity 1: somador_PC_4" {  } { { "somador_PC_4.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_de_sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_de_sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "extensor_de_sinal.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753320226287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753320226304 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "teste.v(37) " "Verilog HDL warning at teste.v(37): ignoring unsupported system task" {  } { { "teste.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 37 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1753320226304 "|teste"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock teste.v(41) " "Verilog HDL warning at teste.v(41): assignments to clock create a combinational loop" {  } { { "teste.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 41 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1753320226304 "|teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:uut " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:uut\"" {  } { { "teste.v" "uut" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC MIPS:uut\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"MIPS:uut\|PC:PC_inst\"" {  } { { "MIPS.v" "PC_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_PC_4 MIPS:uut\|somador_PC_4:PC_adder_inst " "Elaborating entity \"somador_PC_4\" for hierarchy \"MIPS:uut\|somador_PC_4:PC_adder_inst\"" {  } { { "MIPS.v" "PC_adder_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem MIPS:uut\|i_mem:instruction_memory_inst " "Elaborating entity \"i_mem\" for hierarchy \"MIPS:uut\|i_mem:instruction_memory_inst\"" {  } { { "MIPS.v" "instruction_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226308 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.data_a 0 i_mem.v(12) " "Net \"memoria_ROM.data_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753320226310 "|teste|MIPS:uut|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.waddr_a 0 i_mem.v(12) " "Net \"memoria_ROM.waddr_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753320226310 "|teste|MIPS:uut|i_mem:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_ROM.we_a 0 i_mem.v(12) " "Net \"memoria_ROM.we_a\" at i_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753320226310 "|teste|MIPS:uut|i_mem:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl MIPS:uut\|ctrl:control_unit_inst " "Elaborating entity \"ctrl\" for hierarchy \"MIPS:uut\|ctrl:control_unit_inst\"" {  } { { "MIPS.v" "control_unit_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile MIPS:uut\|regfile:reg_file_inst " "Elaborating entity \"regfile\" for hierarchy \"MIPS:uut\|regfile:reg_file_inst\"" {  } { { "MIPS.v" "reg_file_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal MIPS:uut\|extensor_de_sinal:sign_extender_inst " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"MIPS:uut\|extensor_de_sinal:sign_extender_inst\"" {  } { { "MIPS.v" "sign_extender_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 MIPS:uut\|mux2x1:mux_alu_src " "Elaborating entity \"mux2x1\" for hierarchy \"MIPS:uut\|mux2x1:mux_alu_src\"" {  } { { "MIPS.v" "mux_alu_src" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl MIPS:uut\|ula_ctrl:ula_control_inst " "Elaborating entity \"ula_ctrl\" for hierarchy \"MIPS:uut\|ula_ctrl:ula_control_inst\"" {  } { { "MIPS.v" "ula_control_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA MIPS:uut\|ULA:alu_inst " "Elaborating entity \"ULA\" for hierarchy \"MIPS:uut\|ULA:alu_inst\"" {  } { { "MIPS.v" "alu_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem MIPS:uut\|d_mem:data_memory_inst " "Elaborating entity \"d_mem\" for hierarchy \"MIPS:uut\|d_mem:data_memory_inst\"" {  } { { "MIPS.v" "data_memory_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 MIPS:uut\|shift_left_2:shift_left_branch_inst " "Elaborating entity \"shift_left_2\" for hierarchy \"MIPS:uut\|shift_left_2:shift_left_branch_inst\"" {  } { { "MIPS.v" "shift_left_branch_inst" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753320226312 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "teste.v" "clock" { Text "C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1753320226362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1753320226362 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1753320226561 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753320226660 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 23 22:23:46 2025 " "Processing ended: Wed Jul 23 22:23:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753320226660 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753320226660 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753320226660 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753320226660 ""}
