<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Task 4:  File sorgente Task4_v2_0/src/abs_sqr_operative_part_m.vhd</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="LogoGruppoIV.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Task 4
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generato da Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Cerca');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Cerca');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0ad8d4df640a76ccb805acc591eea1f3.html">Task4_v2_0</a></li><li class="navelem"><a class="el" href="dir_34eeff59a5208f901694d0e208a9fad8.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">abs_sqr_operative_part_m.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="abs__sqr__operative__part__m_8vhd.html">Vai alla documentazione di questo file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">----------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#ae4f03c286607f3181e16b9aa12d0c6d4">   38</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#aa4b2b25246a821511120e3149b003563">   39</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classabs__sqr__control__unit__m.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>.STD_LOGIC_1164.<span class="keywordflow">ALL</span>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html">   41</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classabs__sqr__operative__part__m.html">abs_sqr_operative_part_m</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#ab971c340da1194da45d2860962fbb796">   42</a></span>&#160;    <span class="keywordflow">Port</span> <span class="vhdlchar">(</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#ab971c340da1194da45d2860962fbb796">s_axis_value_tdata</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">STD_LOGIC_VECTOR</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#a19518dbd3eb931909bcaabaa31f7f31d">   43</a></span>&#160;           <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#ad9c5c1f7fa56458a681971baf9f16662">   44</a></span>&#160;           <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#a3889dd8a1ae3fa35a5346849d7e83593">   45</a></span>&#160;           enable_buffer_in : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;                             --! Segnale di enable, che abilita il funzionamento del <span class="keywordflow">buffer</span> di ingresso</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#a7711c3b6066e74fe3509ad2546c75cb5">   46</a></span>&#160;           enable_buffer_out : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;                            --! Segnale di enable, che abilita il funzionamento del <span class="keywordflow">buffer</span> di uscita</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#a5b080ba274a20200c258ebfefe97658c">   47</a></span>&#160;           <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a5b080ba274a20200c258ebfefe97658c">reset_buffer_in_n</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#a847f3a10aeffe6c8b7fb8b81186561eb">   48</a></span>&#160;           <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a847f3a10aeffe6c8b7fb8b81186561eb">reset_buffer_out_n</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m.html#a541d9bb5b5b201d503fa18bfd9794c2e">   49</a></span>&#160;           <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a541d9bb5b5b201d503fa18bfd9794c2e">m_axis_abssqr_tdata</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="comment">STD_LOGIC_VECTOR</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">abs_sqr_operative_part_m</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html">   52</a></span>&#160;<span class="keywordflow">architecture</span> Structural <span class="keywordflow">of</span> <a class="code" href="classabs__sqr__operative__part__m.html">abs_sqr_operative_part_m</a> is</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">------------------------------------------------------------------------</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">------------------------Modulo Quadro Component-------------------------</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">------------------------------------------------------------------------</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#a5bf948d8ef143e1ebd0884c947572cb4">   57</a></span>&#160;    <span class="keywordflow">component</span> <a class="code" href="classmod__quad__oper.html">mod_quad_oper</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">generic</span>(<a class="code" href="classmod__quad__oper.html#a1f5452065752e72f618ce92c636d5675">n</a>: <span class="comment">natural</span>:=<span class="vhdllogic"></span><span class="vhdllogic">32</span>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">Port</span> ( <a class="code" href="classmod__quad__oper.html#a058da3dcabdc0be02cebfbf4a5b26c84">Im</a> : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC_VECTOR</span> (<a class="code" href="classmod__quad__oper.html#a1f5452065752e72f618ce92c636d5675">n</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;           <a class="code" href="classmod__quad__oper.html#a43077e7efb49dd6252b163b1ec88429f">Re</a> : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC_VECTOR</span> (<a class="code" href="classmod__quad__oper.html#a1f5452065752e72f618ce92c636d5675">n</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;           <a class="code" href="classmod__quad__oper.html#a685aeaaf8fd13b40a5084039e66aeb05">modulo2</a> : <span class="keywordflow">out</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">2</span>*<a class="code" href="classmod__quad__oper.html#a1f5452065752e72f618ce92c636d5675">n</a><span class="keyword"> -</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>));</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">------------------------------------------------------------------------</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">--------------------------Register Component----------------------------</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">------------------------------------------------------------------------    </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#abe8d4b96c538ace7822a18378b84915d">   67</a></span>&#160;    <span class="keywordflow">component</span> <a class="code" href="classregister__m.html">register_m</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">generic</span>(<a class="code" href="classregister__m.html#a26e641c17a5a85571504f47a7c3490d0">N</a> : <span class="comment">natural</span>:=<span class="vhdllogic"></span><span class="vhdllogic">64</span>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">Port</span> ( <a class="code" href="classregister__m.html#a965125180a631cab2d68214e09827909">data_in</a> : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC_VECTOR</span> (<a class="code" href="classregister__m.html#a26e641c17a5a85571504f47a7c3490d0">N</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;               <a class="code" href="classregister__m.html#a94e616072f03929fe6587e190d23f869">enable</a> : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;               <a class="code" href="classregister__m.html#a8881084de0fcf748e41bd0fd1028445e">reset_n</a> : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;               <a class="code" href="classregister__m.html#a4868b3bbbab61dbf011713b35adc7a76">data_out</a> : <span class="keywordflow">out</span> <span class="comment">STD_LOGIC_VECTOR</span> (<a class="code" href="classregister__m.html#a26e641c17a5a85571504f47a7c3490d0">N</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;               <a class="code" href="classregister__m.html#a94e37f4a694983c46ed8002169815d5c">clock</a> : <span class="keywordflow">in</span> <span class="comment">STD_LOGIC</span>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#a17a85ed06b84490b68e8c057b37c910a">   78</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a17a85ed06b84490b68e8c057b37c910a">real_part</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">:=</span><span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#ad130e4255f393ffed93e540a50294f6b">   79</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#ad130e4255f393ffed93e540a50294f6b">imag_part</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">:=</span><span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#af5212700dd306e5fb81c7af4854496d6">   80</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#af5212700dd306e5fb81c7af4854496d6">result</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">:=</span><span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#a8336e08bd7edac51946fbadda265302e">   81</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a8336e08bd7edac51946fbadda265302e">operand</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">:=</span><span class="vhdlchar">(</span><span class="keywordflow">others</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#a7f5ae01f997fb7883d02fd94605f4c20">   82</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a7f5ae01f997fb7883d02fd94605f4c20">reset_in_n</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classabs__sqr__operative__part__m_1_1_structural.html#af363303e8651887b5ae198257a811af7">   83</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#af363303e8651887b5ae198257a811af7">reset_out_n</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a7f5ae01f997fb7883d02fd94605f4c20">reset_in_n</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a5b080ba274a20200c258ebfefe97658c">reset_buffer_in_n</a></span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    BUFFER_IN_INST : <a class="code" href="classregister__m.html">register_m</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>( </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="classregister__m.html#a965125180a631cab2d68214e09827909">data_in</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m.html#ab971c340da1194da45d2860962fbb796">s_axis_value_tdata</a>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="classregister__m.html#a94e616072f03929fe6587e190d23f869">enable</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m.html#a3889dd8a1ae3fa35a5346849d7e83593">enable_buffer_in</a>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="classregister__m.html#a8881084de0fcf748e41bd0fd1028445e">reset_n</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a7f5ae01f997fb7883d02fd94605f4c20">reset_in_n</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <a class="code" href="classregister__m.html#a4868b3bbbab61dbf011713b35adc7a76">data_out</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a8336e08bd7edac51946fbadda265302e">operand</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="classregister__m.html#a94e37f4a694983c46ed8002169815d5c">clock</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#ad130e4255f393ffed93e540a50294f6b">imag_part</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a8336e08bd7edac51946fbadda265302e">operand</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a17a85ed06b84490b68e8c057b37c910a">real_part</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a8336e08bd7edac51946fbadda265302e">operand</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    SQUARE_INST :<a class="code" href="classmod__quad__oper.html">mod_quad_oper</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>( </div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="classmod__quad__oper.html#a058da3dcabdc0be02cebfbf4a5b26c84">Im</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#ad130e4255f393ffed93e540a50294f6b">imag_part</a>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="classmod__quad__oper.html#a43077e7efb49dd6252b163b1ec88429f">Re</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#a17a85ed06b84490b68e8c057b37c910a">real_part</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classmod__quad__oper.html#a685aeaaf8fd13b40a5084039e66aeb05">modulo2</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#af5212700dd306e5fb81c7af4854496d6">result</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#af363303e8651887b5ae198257a811af7">reset_out_n</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a19518dbd3eb931909bcaabaa31f7f31d">aresetn</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classabs__sqr__operative__part__m.html#a847f3a10aeffe6c8b7fb8b81186561eb">reset_buffer_out_n</a></span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    BUFFER_OUT_INST : <a class="code" href="classregister__m.html">register_m</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>( </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="classregister__m.html#a965125180a631cab2d68214e09827909">data_in</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#af5212700dd306e5fb81c7af4854496d6">result</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="classregister__m.html#a94e616072f03929fe6587e190d23f869">enable</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m.html#a7711c3b6066e74fe3509ad2546c75cb5">enable_buffer_out</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="classregister__m.html#a8881084de0fcf748e41bd0fd1028445e">reset_n</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m_1_1_structural.html#af363303e8651887b5ae198257a811af7">reset_out_n</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <a class="code" href="classregister__m.html#a4868b3bbbab61dbf011713b35adc7a76">data_out</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m.html#a541d9bb5b5b201d503fa18bfd9794c2e">m_axis_abssqr_tdata</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="classregister__m.html#a94e37f4a694983c46ed8002169815d5c">clock</a> =&gt; <a class="code" href="classabs__sqr__operative__part__m.html#ad9c5c1f7fa56458a681971baf9f16662">aclk</a><span class="vhdlchar">)</span>;    </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;     </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">Structural</span>;</div><div class="ttc" id="classabs__sqr__operative__part__m_1_1_structural_html_ad130e4255f393ffed93e540a50294f6b"><div class="ttname"><a href="classabs__sqr__operative__part__m_1_1_structural.html#ad130e4255f393ffed93e540a50294f6b">abs_sqr_operative_part_m.Structural.imag_part</a></div><div class="ttdeci">std_logic_vector( 31 downto  0)  :=( others =&gt; '0') imag_part</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00079">abs_sqr_operative_part_m.vhd:79</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_1_1_structural_html_a8336e08bd7edac51946fbadda265302e"><div class="ttname"><a href="classabs__sqr__operative__part__m_1_1_structural.html#a8336e08bd7edac51946fbadda265302e">abs_sqr_operative_part_m.Structural.operand</a></div><div class="ttdeci">std_logic_vector( 63 downto  0)  :=( others =&gt; '0') operand</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00081">abs_sqr_operative_part_m.vhd:81</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_a847f3a10aeffe6c8b7fb8b81186561eb"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#a847f3a10aeffe6c8b7fb8b81186561eb">abs_sqr_operative_part_m.reset_buffer_out_n</a></div><div class="ttdeci">in reset_buffer_out_nSTD_LOGIC  </div><div class="ttdoc">Reset al buffer di uscita, sincrono, proveniente dalla FSM, attivo basso. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00048">abs_sqr_operative_part_m.vhd:48</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_1_1_structural_html_af363303e8651887b5ae198257a811af7"><div class="ttname"><a href="classabs__sqr__operative__part__m_1_1_structural.html#af363303e8651887b5ae198257a811af7">abs_sqr_operative_part_m.Structural.reset_out_n</a></div><div class="ttdeci">std_logic  := '1' reset_out_n</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00083">abs_sqr_operative_part_m.vhd:83</a></div></div>
<div class="ttc" id="classregister__m_html_a94e37f4a694983c46ed8002169815d5c"><div class="ttname"><a href="classregister__m.html#a94e37f4a694983c46ed8002169815d5c">register_m.clock</a></div><div class="ttdeci">in clockSTD_LOGIC  </div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00045">register_m.vhd:45</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html"><div class="ttname"><a href="classabs__sqr__operative__part__m.html">abs_sqr_operative_part_m</a></div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00041">abs_sqr_operative_part_m.vhd:41</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_a541d9bb5b5b201d503fa18bfd9794c2e"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#a541d9bb5b5b201d503fa18bfd9794c2e">abs_sqr_operative_part_m.m_axis_abssqr_tdata</a></div><div class="ttdeci">out m_axis_abssqr_tdataSTD_LOGIC_VECTOR( 63 downto  0)  </div><div class="ttdoc">Valore di uscita rappresentante il modulo quadro calcolato. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00049">abs_sqr_operative_part_m.vhd:49</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_1_1_structural_html_a17a85ed06b84490b68e8c057b37c910a"><div class="ttname"><a href="classabs__sqr__operative__part__m_1_1_structural.html#a17a85ed06b84490b68e8c057b37c910a">abs_sqr_operative_part_m.Structural.real_part</a></div><div class="ttdeci">std_logic_vector( 31 downto  0)  :=( others =&gt; '0') real_part</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00078">abs_sqr_operative_part_m.vhd:78</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_1_1_structural_html_af5212700dd306e5fb81c7af4854496d6"><div class="ttname"><a href="classabs__sqr__operative__part__m_1_1_structural.html#af5212700dd306e5fb81c7af4854496d6">abs_sqr_operative_part_m.Structural.result</a></div><div class="ttdeci">std_logic_vector( 63 downto  0)  :=( others =&gt; '0') result</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00080">abs_sqr_operative_part_m.vhd:80</a></div></div>
<div class="ttc" id="classmod__quad__oper_html_a1f5452065752e72f618ce92c636d5675"><div class="ttname"><a href="classmod__quad__oper.html#a1f5452065752e72f618ce92c636d5675">mod_quad_oper.n</a></div><div class="ttdeci">nnatural  := 32</div><div class="ttdoc">Specifica la dimensione, n, su cui deve essere rappresentata la parte reale e immaginaria del numero...</div><div class="ttdef"><b>Definition:</b> <a href="mod__quad__oper_8vhd_source.html#l00048">mod_quad_oper.vhd:48</a></div></div>
<div class="ttc" id="classabs__sqr__control__unit__m_html_ae4f03c286607f3181e16b9aa12d0c6d4"><div class="ttname"><a href="classabs__sqr__control__unit__m.html#ae4f03c286607f3181e16b9aa12d0c6d4">abs_sqr_control_unit_m.IEEE</a></div><div class="ttdeci">_library_ IEEEIEEE</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__control__unit__m_8vhd_source.html#l00036">abs_sqr_control_unit_m.vhd:36</a></div></div>
<div class="ttc" id="classregister__m_html_a4868b3bbbab61dbf011713b35adc7a76"><div class="ttname"><a href="classregister__m.html#a4868b3bbbab61dbf011713b35adc7a76">register_m.data_out</a></div><div class="ttdeci">out data_outSTD_LOGIC_VECTOR(   N- 1 downto  0)  </div><div class="ttdoc">Segnale di temporizzazione del registro. </div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00044">register_m.vhd:44</a></div></div>
<div class="ttc" id="classregister__m_html"><div class="ttname"><a href="classregister__m.html">register_m</a></div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00039">register_m.vhd:39</a></div></div>
<div class="ttc" id="classmod__quad__oper_html"><div class="ttname"><a href="classmod__quad__oper.html">mod_quad_oper</a></div><div class="ttdef"><b>Definition:</b> <a href="mod__quad__oper_8vhd_source.html#l00047">mod_quad_oper.vhd:47</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_1_1_structural_html_a7f5ae01f997fb7883d02fd94605f4c20"><div class="ttname"><a href="classabs__sqr__operative__part__m_1_1_structural.html#a7f5ae01f997fb7883d02fd94605f4c20">abs_sqr_operative_part_m.Structural.reset_in_n</a></div><div class="ttdeci">std_logic  := '1' reset_in_n</div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00082">abs_sqr_operative_part_m.vhd:82</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_a19518dbd3eb931909bcaabaa31f7f31d"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#a19518dbd3eb931909bcaabaa31f7f31d">abs_sqr_operative_part_m.aresetn</a></div><div class="ttdeci">in aresetnSTD_LOGIC  </div><div class="ttdoc">Reset sincrono esterno, attivo basso. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00043">abs_sqr_operative_part_m.vhd:43</a></div></div>
<div class="ttc" id="classregister__m_html_a26e641c17a5a85571504f47a7c3490d0"><div class="ttname"><a href="classregister__m.html#a26e641c17a5a85571504f47a7c3490d0">register_m.N</a></div><div class="ttdeci">Nnatural  := 32</div><div class="ttdoc">Definisce la dimensione N del registro che viene istanziato. </div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00040">register_m.vhd:40</a></div></div>
<div class="ttc" id="classregister__m_html_a965125180a631cab2d68214e09827909"><div class="ttname"><a href="classregister__m.html#a965125180a631cab2d68214e09827909">register_m.data_in</a></div><div class="ttdeci">in data_inSTD_LOGIC_VECTOR(   N- 1 downto  0)  </div><div class="ttdoc">Valore di ingresso al registro espresso su N bit. </div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00041">register_m.vhd:41</a></div></div>
<div class="ttc" id="classmod__quad__oper_html_a058da3dcabdc0be02cebfbf4a5b26c84"><div class="ttname"><a href="classmod__quad__oper.html#a058da3dcabdc0be02cebfbf4a5b26c84">mod_quad_oper.Im</a></div><div class="ttdeci">in ImSTD_LOGIC_VECTOR(   n- 1 downto  0)  </div><div class="ttdoc">Specifica la parte immaginaria del numero, espressa su n bit. </div><div class="ttdef"><b>Definition:</b> <a href="mod__quad__oper_8vhd_source.html#l00049">mod_quad_oper.vhd:49</a></div></div>
<div class="ttc" id="classmod__quad__oper_html_a43077e7efb49dd6252b163b1ec88429f"><div class="ttname"><a href="classmod__quad__oper.html#a43077e7efb49dd6252b163b1ec88429f">mod_quad_oper.Re</a></div><div class="ttdeci">in ReSTD_LOGIC_VECTOR(   n- 1 downto  0)  </div><div class="ttdoc">Specifica la parte reale del numero, espressa su n bit. </div><div class="ttdef"><b>Definition:</b> <a href="mod__quad__oper_8vhd_source.html#l00050">mod_quad_oper.vhd:50</a></div></div>
<div class="ttc" id="classregister__m_html_a94e616072f03929fe6587e190d23f869"><div class="ttname"><a href="classregister__m.html#a94e616072f03929fe6587e190d23f869">register_m.enable</a></div><div class="ttdeci">in enableSTD_LOGIC  </div><div class="ttdoc">Segnale di abilitazione utilizzato per la scrittura nel registro. </div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00042">register_m.vhd:42</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_ad9c5c1f7fa56458a681971baf9f16662"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#ad9c5c1f7fa56458a681971baf9f16662">abs_sqr_operative_part_m.aclk</a></div><div class="ttdeci">in aclkSTD_LOGIC  </div><div class="ttdoc">Segnale di temporizzazione della macchina. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00044">abs_sqr_operative_part_m.vhd:44</a></div></div>
<div class="ttc" id="classmod__quad__oper_html_a685aeaaf8fd13b40a5084039e66aeb05"><div class="ttname"><a href="classmod__quad__oper.html#a685aeaaf8fd13b40a5084039e66aeb05">mod_quad_oper.modulo2</a></div><div class="ttdeci">out modulo2STD_LOGIC_VECTOR( 2*   n- 1 downto  0)  </div><div class="ttdoc">Specifica il modulo quadro calcolato. </div><div class="ttdef"><b>Definition:</b> <a href="mod__quad__oper_8vhd_source.html#l00051">mod_quad_oper.vhd:51</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_a3889dd8a1ae3fa35a5346849d7e83593"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#a3889dd8a1ae3fa35a5346849d7e83593">abs_sqr_operative_part_m.enable_buffer_in</a></div><div class="ttdeci">in enable_buffer_inSTD_LOGIC  </div><div class="ttdoc">Segnale di enable, che abilita il funzionamento del buffer di ingresso. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00045">abs_sqr_operative_part_m.vhd:45</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_a7711c3b6066e74fe3509ad2546c75cb5"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#a7711c3b6066e74fe3509ad2546c75cb5">abs_sqr_operative_part_m.enable_buffer_out</a></div><div class="ttdeci">in enable_buffer_outSTD_LOGIC  </div><div class="ttdoc">Segnale di enable, che abilita il funzionamento del buffer di uscita. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00046">abs_sqr_operative_part_m.vhd:46</a></div></div>
<div class="ttc" id="classregister__m_html_a8881084de0fcf748e41bd0fd1028445e"><div class="ttname"><a href="classregister__m.html#a8881084de0fcf748e41bd0fd1028445e">register_m.reset_n</a></div><div class="ttdeci">in reset_nSTD_LOGIC  </div><div class="ttdoc">Reset del registro, definito attivo basso e sincrono col segnale di temporizzazione. </div><div class="ttdef"><b>Definition:</b> <a href="register__m_8vhd_source.html#l00043">register_m.vhd:43</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_a5b080ba274a20200c258ebfefe97658c"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#a5b080ba274a20200c258ebfefe97658c">abs_sqr_operative_part_m.reset_buffer_in_n</a></div><div class="ttdeci">in reset_buffer_in_nSTD_LOGIC  </div><div class="ttdoc">Reset al buffer di ingresso, sincrono, proveniente dalla FSM, attivo basso. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00047">abs_sqr_operative_part_m.vhd:47</a></div></div>
<div class="ttc" id="classabs__sqr__operative__part__m_html_ab971c340da1194da45d2860962fbb796"><div class="ttname"><a href="classabs__sqr__operative__part__m.html#ab971c340da1194da45d2860962fbb796">abs_sqr_operative_part_m.s_axis_value_tdata</a></div><div class="ttdeci">in s_axis_value_tdataSTD_LOGIC_VECTOR( 63 downto  0)  </div><div class="ttdoc">Valore di ingresso di cui si vuole calcolare il modulo quadro. </div><div class="ttdef"><b>Definition:</b> <a href="abs__sqr__operative__part__m_8vhd_source.html#l00042">abs_sqr_operative_part_m.vhd:42</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generato da &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
