<stg><name>cout_write</name>


<trans_list>

<trans id="445" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="6" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="13" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="13" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="14" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="15" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="16" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="18" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_347_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="54" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_347_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="55" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="58" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="59" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="60" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="61" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="62" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="64" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %num_tile_prev = alloca i32

]]></Node>
<StgValue><ssdm name="num_tile_prev"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %layer_iter_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="layer_iter_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %ind_w_prev = alloca i32

]]></Node>
<StgValue><ssdm name="ind_w_prev"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %ind_w_t_prev = alloca i32

]]></Node>
<StgValue><ssdm name="ind_w_t_prev"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:4  %in_w_iter_prev = alloca i32

]]></Node>
<StgValue><ssdm name="in_w_iter_prev"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:5  %num_iter_prev = alloca i32

]]></Node>
<StgValue><ssdm name="num_iter_prev"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
entry:6  %up_sample_prev = alloca i1

]]></Node>
<StgValue><ssdm name="up_sample_prev"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
entry:7  %en_prev = alloca i1

]]></Node>
<StgValue><ssdm name="en_prev"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:8  %in_w_iter_prev_1 = alloca i32

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:9  %in_h_iter_prev = alloca i32

]]></Node>
<StgValue><ssdm name="in_h_iter_prev"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:10  %in_h_iter_prev_1 = alloca i32

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11  %num_iter_prev_1 = alloca i32

]]></Node>
<StgValue><ssdm name="num_iter_prev_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:12  %LAYER_OUT_NUM_T_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_prev"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:13  %LAYER_IN_H_T_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:14  %LAYER_IN_W_T_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:15  %LAYER_OUT_H_HW_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_HW_prev"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry:16  %LAYER_OUT_W_HW_prev = alloca i32

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_HW_prev"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:17  %cout_offset_prev = alloca i32

]]></Node>
<StgValue><ssdm name="cout_offset_prev"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:18  %num_tile = alloca i32

]]></Node>
<StgValue><ssdm name="num_tile"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32">
<![CDATA[
entry:19  %change_layout_prev = alloca i1

]]></Node>
<StgValue><ssdm name="change_layout_prev"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:20  %num_tile_prev_1 = alloca i32

]]></Node>
<StgValue><ssdm name="num_tile_prev_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:21  %ind_w_t_prev_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ind_w_t_prev_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:22  %ind_w_prev_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ind_w_prev_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="192" op_0_bw="32">
<![CDATA[
entry:23  %tmp_V = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="192" op_0_bw="32">
<![CDATA[
entry:24  %tmp_V_67 = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V_67"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="192" op_0_bw="32">
<![CDATA[
entry:25  %tmp_V_68 = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V_68"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="192" op_0_bw="32">
<![CDATA[
entry:26  %tmp_V_69 = alloca i192

]]></Node>
<StgValue><ssdm name="tmp_V_69"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="64">
<![CDATA[
entry:27  %cout_burst_buf_ping_s = alloca [6912 x i512], align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_ping_s"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="512" op_0_bw="64">
<![CDATA[
entry:28  %cout_burst_buf_pong_s = alloca [6912 x i512], align 8

]]></Node>
<StgValue><ssdm name="cout_burst_buf_pong_s"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:33  %global_cout_V_offset_10 = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %global_cout_V_offset)

]]></Node>
<StgValue><ssdm name="global_cout_V_offset_10"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:39  %tmp_V_70 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_70"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:48  store i192 %tmp_V_70, i192* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49  store i32 0, i32* %ind_w_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50  store i32 0, i32* %ind_w_t_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51  store i32 0, i32* %num_tile_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:52  store i1 false, i1* %change_layout_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53  store i32 0, i32* %num_tile

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54  store i32 0, i32* %num_iter_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55  store i32 0, i32* %in_h_iter_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  store i32 0, i32* %in_w_iter_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58  store i32 0, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59  store i32 0, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60  store i32 0, i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61  store i32 0, i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62  store i32 0, i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63  store i32 0, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="113" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:40  %tmp_V_71 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_71"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:47  store i192 %tmp_V_71, i192* %tmp_V_67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:41  %tmp_V_72 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_72"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:46  store i192 %tmp_V_72, i192* %tmp_V_68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:42  %tmp_V_78 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_78"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44  %LAYER_BATCH_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_78, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="LAYER_BATCH_V"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:45  store i192 %tmp_V_78, i192* %tmp_V_69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cout_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 826274, [6 x i8]* @p_str66, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i58* %global_cout_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(i512* %global_cout_V, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 826274, [6 x i8]* @p_str66, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecMemCore([6912 x i512]* %cout_burst_buf_ping_s, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecMemCore([6912 x i512]* %cout_burst_buf_pong_s, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:43  %empty = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
entry:64  br label %.backedge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i:0  %p_0954_i_i = phi i1 [ undef, %entry ], [ %p_Result_s, %.backedge.i.i.backedge ]

]]></Node>
<StgValue><ssdm name="p_0954_i_i"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i:1  %p_0939_i_i = phi i1 [ undef, %entry ], [ %p_Result_3, %.backedge.i.i.backedge ]

]]></Node>
<StgValue><ssdm name="p_0939_i_i"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i:2  %done_i_i = phi i1 [ false, %entry ], [ %done_i_i_be, %.backedge.i.i.backedge ]

]]></Node>
<StgValue><ssdm name="done_i_i"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.backedge.i.i:3  %layer_start_i_i = phi i1 [ false, %entry ], [ %layer_start_i_i_be, %.backedge.i.i.backedge ]

]]></Node>
<StgValue><ssdm name="layer_start_i_i"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.backedge.i.i:4  %num_tile_load = load i32* %num_tile

]]></Node>
<StgValue><ssdm name="num_tile_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32">
<![CDATA[
.backedge.i.i:5  %tmp = trunc i32 %num_tile_load to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i.i:6  br i1 %done_i_i, label %21, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %layer_start_i_i, label %1, label %._crit_edge_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:0  %tmp_V_74 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_74"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="0"/>
<literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:8  store i192 %tmp_V_74, i192* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %p_0954_i_i, label %.exit, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1">
<![CDATA[
:0  %up_sample_prev_load = load i1* %up_sample_prev

]]></Node>
<StgValue><ssdm name="up_sample_prev_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1">
<![CDATA[
:1  %en_prev_load = load i1* %en_prev

]]></Node>
<StgValue><ssdm name="en_prev_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
:2  %in_w_iter_prev_1_loa_1 = load i32* %in_w_iter_prev_1

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_1_loa_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
:3  %in_h_iter_prev_1_loa_1 = load i32* %in_h_iter_prev_1

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_1_loa_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
:4  %num_iter_prev_1_load = load i32* %num_iter_prev_1

]]></Node>
<StgValue><ssdm name="num_iter_prev_1_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
:5  %LAYER_OUT_NUM_T_prev_3 = load i32* %LAYER_OUT_NUM_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_prev_3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
:6  %LAYER_IN_H_T_prev_lo_1 = load i32* %LAYER_IN_H_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev_lo_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
:7  %LAYER_IN_W_T_prev_lo_1 = load i32* %LAYER_IN_W_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev_lo_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
:8  %LAYER_OUT_H_HW_prev_1 = load i32* %LAYER_OUT_H_HW_prev

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_HW_prev_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32">
<![CDATA[
:9  %LAYER_OUT_W_HW_prev_1 = load i32* %LAYER_OUT_W_HW_prev

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_HW_prev_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
:10  %cout_offset_prev_loa_1 = load i32* %cout_offset_prev

]]></Node>
<StgValue><ssdm name="cout_offset_prev_loa_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1">
<![CDATA[
:11  %change_layout_prev_l_1 = load i1* %change_layout_prev

]]></Node>
<StgValue><ssdm name="change_layout_prev_l_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
:12  %num_tile_prev_1_load = load i32* %num_tile_prev_1

]]></Node>
<StgValue><ssdm name="num_tile_prev_1_load"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
:13  %ind_w_t_prev_1_load = load i32* %ind_w_t_prev_1

]]></Node>
<StgValue><ssdm name="ind_w_t_prev_1_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
:14  %ind_w_prev_1_load = load i32* %ind_w_prev_1

]]></Node>
<StgValue><ssdm name="ind_w_prev_1_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %tmp, label %23, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="tmp" val="0"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_1_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1, i1 zeroext %p_0939_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_i_i" val="1"/>
<literal name="tmp" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_1_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1, i1 zeroext %p_0939_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:1  %tmp_V_75 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_75"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:7  store i192 %tmp_V_75, i192* %tmp_V_67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:2  %tmp_V_76 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_76"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:6  store i192 %tmp_V_76, i192* %tmp_V_68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:3  %tmp_V_77 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_77"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="192" op_1_bw="192">
<![CDATA[
:5  store i192 %tmp_V_77, i192* %tmp_V_69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="166" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
:4  %tmp_V_154_i_i_0 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_154_i_i_0"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="layer_start_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge_ifconv.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:3  %p_Val2_16 = load i192* %tmp_V_68

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:4  %p_Val2_17 = load i192* %tmp_V_69

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:13  %COUT_OFFSET_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_16, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="COUT_OFFSET_V"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:14  %STRIDE_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_16, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="STRIDE_V"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:15  %LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_17, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_T_V"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:16  %LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_17, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_V"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:17  %LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_17, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_V"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:18  %LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_17, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_V"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:19  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:22  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:23  %tmp_331_i_i = icmp eq i32 %STRIDE_V, 2

]]></Node>
<StgValue><ssdm name="tmp_331_i_i"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:24  %tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:25  %en = or i1 %tmp_331_i_i, %tmp_567

]]></Node>
<StgValue><ssdm name="en"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:26  %tmp_568 = call i2 @_ssdm_op_PartSelect.i2.i192.i32.i32(i192 %p_Val2_17, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv.i.i:27  %max_pool = icmp eq i2 %tmp_568, 0

]]></Node>
<StgValue><ssdm name="max_pool"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:28  %up_sample = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 6)

]]></Node>
<StgValue><ssdm name="up_sample"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv.i.i:0  %layer_start_1_i_i = phi i1 [ false, %1 ], [ %layer_start_i_i, %0 ]

]]></Node>
<StgValue><ssdm name="layer_start_1_i_i"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:1  %p_Val2_14 = load i192* %tmp_V

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="192" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:2  %p_Val2_15 = load i192* %tmp_V_67

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:5  %LAYER_OUT_H_HW_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_14, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_HW_V"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:6  %LAYER_OUT_W_HW_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_14, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_HW_V"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="192">
<![CDATA[
._crit_edge_ifconv.i.i:7  %LAYER_IN_NUM_V = trunc i192 %p_Val2_15 to i32

]]></Node>
<StgValue><ssdm name="LAYER_IN_NUM_V"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:8  %LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_V"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:9  %LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_V"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:10  %LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_V"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:11  %LAYER_OUT_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_V"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:12  %LAYER_OUT_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_V"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv.i.i:20  %tmp_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_565, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv.i.i:21  %p_Result_s = icmp ne i10 %tmp_i_i, 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:29  %tmp_332_i_i = icmp eq i32 %LAYER_OUT_W_HW_V, %LAYER_OUT_W_V

]]></Node>
<StgValue><ssdm name="tmp_332_i_i"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:30  %tmp_333_i_i = icmp eq i32 %LAYER_OUT_W_HW_V, %LAYER_IN_W_T_V

]]></Node>
<StgValue><ssdm name="tmp_333_i_i"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:31  %or_cond_i_i = or i1 %tmp_332_i_i, %tmp_333_i_i

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:32  %tmp_334_i_i = icmp eq i32 %LAYER_OUT_H_HW_V, %LAYER_OUT_H_V

]]></Node>
<StgValue><ssdm name="tmp_334_i_i"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv.i.i:33  %tmp_335_i_i = icmp eq i32 %LAYER_OUT_H_HW_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="tmp_335_i_i"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:34  %p_i_i = or i1 %tmp_334_i_i, %tmp_335_i_i

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv.i.i:35  %change_layout = and i1 %or_cond_i_i, %p_i_i

]]></Node>
<StgValue><ssdm name="change_layout"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv.i.i:36  %tmp_336_i_i = icmp eq i10 %tmp_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_336_i_i"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv.i.i:37  br i1 %tmp_336_i_i, label %2, label %._crit_edge1771.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_337_i_i = icmp eq i32 %num_tile_load, 0

]]></Node>
<StgValue><ssdm name="tmp_337_i_i"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:1  %in_w_iter_prev_load = load i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_load"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_337_i_i, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1">
<![CDATA[
:0  %up_sample_prev_load_1 = load i1* %up_sample_prev

]]></Node>
<StgValue><ssdm name="up_sample_prev_load_1"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1">
<![CDATA[
:1  %en_prev_load_1 = load i1* %en_prev

]]></Node>
<StgValue><ssdm name="en_prev_load_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:2  %in_w_iter_prev_1_loa = load i32* %in_w_iter_prev_1

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_1_loa"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
:3  %in_h_iter_prev_load_1 = load i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_load_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:4  %in_h_iter_prev_1_loa = load i32* %in_h_iter_prev_1

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_1_loa"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:5  %num_iter_prev_1_load_1 = load i32* %num_iter_prev_1

]]></Node>
<StgValue><ssdm name="num_iter_prev_1_load_1"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
:6  %LAYER_OUT_NUM_T_prev_2 = load i32* %LAYER_OUT_NUM_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_prev_2"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:7  %LAYER_IN_H_T_prev_lo = load i32* %LAYER_IN_H_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_H_T_prev_lo"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:8  %LAYER_IN_W_T_prev_lo = load i32* %LAYER_IN_W_T_prev

]]></Node>
<StgValue><ssdm name="LAYER_IN_W_T_prev_lo"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:9  %LAYER_OUT_H_HW_prev_s = load i32* %LAYER_OUT_H_HW_prev

]]></Node>
<StgValue><ssdm name="LAYER_OUT_H_HW_prev_s"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:10  %LAYER_OUT_W_HW_prev_s = load i32* %LAYER_OUT_W_HW_prev

]]></Node>
<StgValue><ssdm name="LAYER_OUT_W_HW_prev_s"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:11  %cout_offset_prev_loa = load i32* %cout_offset_prev

]]></Node>
<StgValue><ssdm name="cout_offset_prev_loa"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1">
<![CDATA[
:12  %change_layout_prev_l = load i1* %change_layout_prev

]]></Node>
<StgValue><ssdm name="change_layout_prev_l"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
:13  %num_tile_prev_1_load_1 = load i32* %num_tile_prev_1

]]></Node>
<StgValue><ssdm name="num_tile_prev_1_load_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:14  %ind_w_t_prev_1_load_1 = load i32* %ind_w_t_prev_1

]]></Node>
<StgValue><ssdm name="ind_w_t_prev_1_load_1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:15  %ind_w_prev_1_load_1 = load i32* %ind_w_prev_1

]]></Node>
<StgValue><ssdm name="ind_w_prev_1_load_1"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_fifo_read([6912 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:1  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_1_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_fifo_read([6912 x i512]* %cout_burst_buf_pong_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:1  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_1_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
:0  %in_h_iter_prev_load = load i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_load"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1">
<![CDATA[
:1  call fastcc void @cout_write_fifo_read([6912 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load, i32 %in_w_iter_prev_load, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_fifo_read([6912 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:1  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_1_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_fifo_read([6912 x i512]* %cout_burst_buf_pong_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:1  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_1_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="256" op_3_bw="1" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1">
<![CDATA[
:1  call fastcc void @cout_write_fifo_read([6912 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load, i32 %in_w_iter_prev_load, i1 zeroext %p_Result_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
<literal name="tmp_337_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:0  %num_tile_prev_load = load i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name="num_tile_prev_load"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:1  %ind_w_prev_load = load i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name="ind_w_prev_load"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:2  %ind_w_t_prev_load = load i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name="ind_w_t_prev_load"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:3  %in_w_iter_prev_load_1 = load i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_load_1"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:4  %num_iter_prev_load = load i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name="num_iter_prev_load"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
:5  %in_h_iter_prev_load_2 = load i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_load_2"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %task_cnt = add i32 %num_tile_load, 1

]]></Node>
<StgValue><ssdm name="task_cnt"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="16">
<![CDATA[
:7  %LAYER_OUT_NUM_T_prev_1 = zext i16 %LAYER_OUT_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="LAYER_OUT_NUM_T_prev_1"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %ind_w_prev_load, i32* %ind_w_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %ind_w_t_prev_load, i32* %ind_w_t_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %num_tile_prev_load, i32* %num_tile_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  store i1 %change_layout, i1* %change_layout_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %task_cnt, i32* %num_tile

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store i32 %COUT_OFFSET_V, i32* %cout_offset_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %LAYER_OUT_W_HW_V, i32* %LAYER_OUT_W_HW_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store i32 %LAYER_OUT_H_HW_V, i32* %LAYER_OUT_H_HW_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %LAYER_IN_W_T_V, i32* %LAYER_IN_W_T_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %LAYER_IN_H_T_V, i32* %LAYER_IN_H_T_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %LAYER_OUT_NUM_T_prev_1, i32* %LAYER_OUT_NUM_T_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 %num_iter_prev_load, i32* %num_iter_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %in_h_iter_prev_load_2, i32* %in_h_iter_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 %in_w_iter_prev_load_1, i32* %in_w_iter_prev_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  store i1 %en, i1* %en_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  store i1 %up_sample, i1* %up_sample_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_336_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %._crit_edge1771.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1771.i.i:1  %brmerge_i_i = or i1 %max_pool, %up_sample

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1771.i.i:0  %num_tile_1 = load i32* %num_tile

]]></Node>
<StgValue><ssdm name="num_tile_1"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1771.i.i:2  br i1 %brmerge_i_i, label %9, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_331_i_i, label %_ifconv.i.i, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
:0  %in_h_iter_prev_load_5 = load i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_load_5"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_h_iter_5 = add i32 %LAYER_IN_H_T_V, %in_h_iter_prev_load_5

]]></Node>
<StgValue><ssdm name="in_h_iter_5"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="31" op_0_bw="31" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv.i.i:7  %tmp_342_i_i = call i31 @_ssdm_op_PartSelect.i31.i192.i32.i32(i192 %p_Val2_17, i32 129, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_342_i_i"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="31">
<![CDATA[
_ifconv.i.i:8  %tmp_380_i_i = zext i31 %tmp_342_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_380_i_i"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:9  %tmp_343_i_i = icmp eq i32 %tmp_380_i_i, %LAYER_OUT_W_HW_V

]]></Node>
<StgValue><ssdm name="tmp_343_i_i"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
:0  %num_iter_prev_load_1 = load i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name="num_iter_prev_load_1"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="16">
<![CDATA[
:1  %tmp_338_i_i = zext i16 %LAYER_IN_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_338_i_i"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %num_iter = add i32 %tmp_338_i_i, %num_iter_prev_load_1

]]></Node>
<StgValue><ssdm name="num_iter"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="279" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_345_i_i = icmp ult i32 %in_h_iter_5, %LAYER_IN_H_V

]]></Node>
<StgValue><ssdm name="tmp_345_i_i"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_345_i_i, label %..backedge.i.i.backedge_crit_edge44, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
:0  %in_w_iter_prev_load_4 = load i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_load_4"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_w_iter_5 = add i32 %LAYER_IN_W_T_V, %in_w_iter_prev_load_4

]]></Node>
<StgValue><ssdm name="in_w_iter_5"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge44:0  store i32 %in_h_iter_5, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge44:1  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge44:2  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="286" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_349_i_i = icmp ult i32 %in_w_iter_5, %LAYER_IN_W_V

]]></Node>
<StgValue><ssdm name="tmp_349_i_i"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_349_i_i, label %..backedge.i.i.backedge_crit_edge43, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:0  %num_iter_prev_load_3 = load i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name="num_iter_prev_load_3"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="16">
<![CDATA[
:1  %tmp_353_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_353_i_i"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %num_iter_2 = add i32 %tmp_353_i_i, %num_iter_prev_load_3

]]></Node>
<StgValue><ssdm name="num_iter_2"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge43:0  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge43:1  store i32 %in_w_iter_5, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge43:2  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_349_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge43:3  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="295" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_354_i_i = icmp ult i32 %num_iter_2, %LAYER_OUT_NUM_V

]]></Node>
<StgValue><ssdm name="tmp_354_i_i"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_354_i_i, label %..backedge.i.i.backedge_crit_edge, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
:0  %layer_iter_i_i_load_2 = load i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name="layer_iter_i_i_load_2"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %layer_iter_5 = add i32 %layer_iter_i_i_load_2, 1

]]></Node>
<StgValue><ssdm name="layer_iter_5"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge:0  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge:1  store i32 %num_iter_2, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge:2  store i32 0, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge:3  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_354_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge:4  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="308" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_356_i_i = icmp eq i32 %layer_iter_5, %LAYER_BATCH_V

]]></Node>
<StgValue><ssdm name="tmp_356_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="309" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_5_i_i = select i1 %tmp_356_i_i, i32 0, i32 %layer_iter_5

]]></Node>
<StgValue><ssdm name="p_5_i_i"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_5_i_i, i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
_ifconv.i.i:3  %in_h_iter_prev_load_4 = load i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_load_4"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:19  %in_h_iter_4 = add i32 %LAYER_IN_H_T_V, %in_h_iter_prev_load_4

]]></Node>
<StgValue><ssdm name="in_h_iter_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="315" st_id="20" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:20  %tmp_347_i_i = icmp ult i32 %in_h_iter_4, %LAYER_IN_H_V

]]></Node>
<StgValue><ssdm name="tmp_347_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="317" st_id="21" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="318" st_id="22" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="319" st_id="23" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="320" st_id="24" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="321" st_id="25" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="322" st_id="26" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="323" st_id="27" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="324" st_id="28" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="325" st_id="29" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="326" st_id="30" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="327" st_id="31" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="328" st_id="32" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="329" st_id="33" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="330" st_id="34" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="331" st_id="35" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="332" st_id="36" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="333" st_id="37" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="334" st_id="38" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="335" st_id="39" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="336" st_id="40" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="337" st_id="41" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="338" st_id="42" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="339" st_id="43" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="340" st_id="44" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="341" st_id="45" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="342" st_id="46" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="343" st_id="47" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="344" st_id="48" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="345" st_id="49" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="346" st_id="50" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="347" st_id="51" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="348" st_id="52" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="349" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
_ifconv.i.i:0  %num_tile_prev_load_1 = load i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name="num_tile_prev_load_1"/></StgValue>
</operation>

<operation id="350" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
_ifconv.i.i:2  %ind_w_t_prev_load_1 = load i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name="ind_w_t_prev_load_1"/></StgValue>
</operation>

<operation id="351" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:4  %num_tile_2 = add i32 %num_tile_prev_load_1, 1

]]></Node>
<StgValue><ssdm name="num_tile_2"/></StgValue>
</operation>

<operation id="352" st_id="53" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:5  %ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="353" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:10  %p_1767_v_cast_cast_ca = select i1 %tmp_343_i_i, i32 2, i32 1

]]></Node>
<StgValue><ssdm name="p_1767_v_cast_cast_ca"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:11  %p_4_i_i_57 = add i32 %p_1767_v_cast_cast_ca, %ind_w_t_prev_load_1

]]></Node>
<StgValue><ssdm name="p_4_i_i_57"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="355" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
_ifconv.i.i:1  %ind_w_prev_load_1 = load i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name="ind_w_prev_load_1"/></StgValue>
</operation>

<operation id="356" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:6  %tmp_341_i_i = icmp eq i32 %num_tile_2, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_341_i_i"/></StgValue>
</operation>

<operation id="357" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:12  %tmp_344_i_i = icmp eq i32 %p_4_i_i_57, 2

]]></Node>
<StgValue><ssdm name="tmp_344_i_i"/></StgValue>
</operation>

<operation id="358" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i:13  %ind_w = add i32 %num_tile_2, %ind_w_prev_load_1

]]></Node>
<StgValue><ssdm name="ind_w"/></StgValue>
</operation>

<operation id="359" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:14  %p_i_i_58 = select i1 %tmp_344_i_i, i32 0, i32 %p_4_i_i_57

]]></Node>
<StgValue><ssdm name="p_i_i_58"/></StgValue>
</operation>

<operation id="360" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:15  %p_ind_w_i_i = select i1 %tmp_344_i_i, i32 %ind_w, i32 %ind_w_prev_load_1

]]></Node>
<StgValue><ssdm name="p_ind_w_i_i"/></StgValue>
</operation>

<operation id="361" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:16  %ind_w_t_3_i_i = select i1 %tmp_341_i_i, i32 %p_i_i_58, i32 %ind_w_t_prev_load_1

]]></Node>
<StgValue><ssdm name="ind_w_t_3_i_i"/></StgValue>
</operation>

<operation id="362" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:17  %ind_w_2_i_i = select i1 %tmp_341_i_i, i32 %p_ind_w_i_i, i32 %ind_w_prev_load_1

]]></Node>
<StgValue><ssdm name="ind_w_2_i_i"/></StgValue>
</operation>

<operation id="363" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i.i:18  %num_tile_1_i_i = select i1 %tmp_341_i_i, i32 0, i32 %num_tile_2

]]></Node>
<StgValue><ssdm name="num_tile_1_i_i"/></StgValue>
</operation>

<operation id="364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv.i.i:21  br i1 %tmp_347_i_i, label %_ifconv.i.i..backedge.i.i.backedge_crit_edge, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_347_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
:0  %in_w_iter_prev_load_3 = load i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_load_3"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_347_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_w_iter_4 = add i32 %LAYER_IN_W_T_V, %in_w_iter_prev_load_3

]]></Node>
<StgValue><ssdm name="in_w_iter_4"/></StgValue>
</operation>

<operation id="367" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_347_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i..backedge.i.i.backedge_crit_edge:0  store i32 %in_h_iter_4, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="368" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_348_i_i = icmp ult i32 %in_w_iter_4, %LAYER_IN_W_V

]]></Node>
<StgValue><ssdm name="tmp_348_i_i"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_348_i_i, label %..backedge.i.i.backedge_crit_edge46, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
:0  %num_iter_prev_load_2 = load i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name="num_iter_prev_load_2"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="16">
<![CDATA[
:1  %tmp_351_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32

]]></Node>
<StgValue><ssdm name="tmp_351_i_i"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %num_iter_1 = add i32 %tmp_351_i_i, %num_iter_prev_load_2

]]></Node>
<StgValue><ssdm name="num_iter_1"/></StgValue>
</operation>

<operation id="373" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge46:0  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge46:1  store i32 %in_w_iter_4, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge46:2  store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge46:3  store i32 %ind_w_2_i_i, i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge46:4  store i32 %num_tile_1_i_i, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_348_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge46:5  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="379" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_352_i_i = icmp ult i32 %num_iter_1, %LAYER_OUT_NUM_V

]]></Node>
<StgValue><ssdm name="tmp_352_i_i"/></StgValue>
</operation>

<operation id="380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_352_i_i, label %..backedge.i.i.backedge_crit_edge45, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
:0  %layer_iter_i_i_load_1 = load i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name="layer_iter_i_i_load_1"/></StgValue>
</operation>

<operation id="382" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %layer_iter_4 = add i32 %layer_iter_i_i_load_1, 1

]]></Node>
<StgValue><ssdm name="layer_iter_4"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %ind_w_2_i_i, i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %num_tile_1_i_i, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:0  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:1  store i32 %num_iter_1, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:2  store i32 0, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:3  store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:4  store i32 %ind_w_2_i_i, i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:5  store i32 %num_tile_1_i_i, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_352_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge45:6  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="396" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_355_i_i = icmp eq i32 %layer_iter_4, %LAYER_BATCH_V

]]></Node>
<StgValue><ssdm name="tmp_355_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="397" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
<literal name="tmp_347_i_i" val="0"/>
<literal name="tmp_348_i_i" val="0"/>
<literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_6_i_i = select i1 %tmp_355_i_i, i32 0, i32 %layer_iter_4

]]></Node>
<StgValue><ssdm name="p_6_i_i"/></StgValue>
</operation>

<operation id="398" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
<literal name="tmp_347_i_i" val="0"/>
<literal name="tmp_348_i_i" val="0"/>
<literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %p_6_i_i, i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge_i_i" val="0"/>
<literal name="tmp_331_i_i" val="1"/>
<literal name="tmp_347_i_i" val="0"/>
<literal name="tmp_348_i_i" val="0"/>
<literal name="tmp_352_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
.backedge.i.i.backedge:0  %done_i_i_be = phi i1 [ false, %_ifconv.i.i..backedge.i.i.backedge_crit_edge ], [ %tmp_356_i_i, %20 ], [ false, %..backedge.i.i.backedge_crit_edge ], [ false, %..backedge.i.i.backedge_crit_edge43 ], [ false, %..backedge.i.i.backedge_crit_edge44 ], [ %tmp_355_i_i, %16 ], [ false, %..backedge.i.i.backedge_crit_edge45 ], [ false, %..backedge.i.i.backedge_crit_edge46 ], [ %tmp_350_i_i, %12 ], [ false, %..backedge.i.i.backedge_crit_edge47 ], [ false, %..backedge.i.i.backedge_crit_edge48 ], [ false, %..backedge.i.i.backedge_crit_edge64 ]

]]></Node>
<StgValue><ssdm name="done_i_i_be"/></StgValue>
</operation>

<operation id="401" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
.backedge.i.i.backedge:1  %layer_start_i_i_be = phi i1 [ %layer_start_1_i_i, %_ifconv.i.i..backedge.i.i.backedge_crit_edge ], [ true, %20 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge43 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge44 ], [ true, %16 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge45 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge46 ], [ true, %12 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge47 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge48 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge64 ]

]]></Node>
<StgValue><ssdm name="layer_start_i_i_be"/></StgValue>
</operation>

<operation id="402" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.backedge.i.i.backedge:2  br label %.backedge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="403" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i..backedge.i.i.backedge_crit_edge:1  store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i..backedge.i.i.backedge_crit_edge:2  store i32 %ind_w_2_i_i, i32* %ind_w_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i.i..backedge.i.i.backedge_crit_edge:3  store i32 %num_tile_1_i_i, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i.i..backedge.i.i.backedge_crit_edge:4  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="407" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_339_i_i = icmp ult i32 %num_iter, %LAYER_IN_NUM_V

]]></Node>
<StgValue><ssdm name="tmp_339_i_i"/></StgValue>
</operation>

<operation id="408" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_339_i_i, label %..backedge.i.i.backedge_crit_edge64, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
:0  %in_h_iter_prev_load_3 = load i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name="in_h_iter_prev_load_3"/></StgValue>
</operation>

<operation id="410" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_h_iter = add i32 %LAYER_IN_H_T_V, %in_h_iter_prev_load_3

]]></Node>
<StgValue><ssdm name="in_h_iter"/></StgValue>
</operation>

<operation id="411" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge64:0  store i32 %num_iter, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge64:1  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_339_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge64:2  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="414" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_340_i_i = icmp ult i32 %in_h_iter, %LAYER_IN_H_V

]]></Node>
<StgValue><ssdm name="tmp_340_i_i"/></StgValue>
</operation>

<operation id="415" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_340_i_i, label %..backedge.i.i.backedge_crit_edge48, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
:0  %in_w_iter_prev_load_2 = load i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name="in_w_iter_prev_load_2"/></StgValue>
</operation>

<operation id="417" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %in_w_iter = add i32 %LAYER_IN_W_T_V, %in_w_iter_prev_load_2

]]></Node>
<StgValue><ssdm name="in_w_iter"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge48:0  store i32 %in_h_iter, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge48:1  store i32 0, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge48:2  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_340_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge48:3  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="422" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_346_i_i = icmp ult i32 %in_w_iter, %LAYER_IN_W_V

]]></Node>
<StgValue><ssdm name="tmp_346_i_i"/></StgValue>
</operation>

<operation id="423" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_346_i_i, label %..backedge.i.i.backedge_crit_edge47, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
:0  %layer_iter_i_i_load = load i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name="layer_iter_i_i_load"/></StgValue>
</operation>

<operation id="425" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %layer_iter = add i32 %layer_iter_i_i_load, 1

]]></Node>
<StgValue><ssdm name="layer_iter"/></StgValue>
</operation>

<operation id="426" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 0, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge47:0  store i32 0, i32* %in_h_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge47:1  store i32 0, i32* %num_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge47:2  store i32 %in_w_iter, i32* %in_w_iter_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..backedge.i.i.backedge_crit_edge47:3  store i32 %num_tile_1, i32* %num_tile_prev

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_346_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
..backedge.i.i.backedge_crit_edge47:4  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="435" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_350_i_i = icmp eq i32 %layer_iter, %LAYER_BATCH_V

]]></Node>
<StgValue><ssdm name="tmp_350_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="436" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %p_4_i_i = select i1 %tmp_350_i_i, i32 0, i32 %layer_iter

]]></Node>
<StgValue><ssdm name="p_4_i_i"/></StgValue>
</operation>

<operation id="437" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %p_4_i_i, i32* %layer_iter_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.backedge.i.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="439" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_1_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1, i1 zeroext %p_0939_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="1" op_5_bw="1" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="1" op_19_bw="1">
<![CDATA[
:0  call fastcc void @cout_write_ddr_write([6912 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_1_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1, i1 zeroext %p_0939_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_0954_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
