// Seed: 2938272396
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output wand id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wire id_18,
    output wor id_19,
    input tri1 id_20,
    output supply1 id_21,
    input wor id_22,
    output wire id_23,
    input supply0 id_24,
    input uwire id_25
    , id_31,
    output tri id_26,
    output tri1 id_27,
    input wor id_28,
    input uwire id_29
);
  assign id_12 = 1;
  wire id_32;
  assign id_12 = id_14;
  wire id_33;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wire id_2,
    input  wor  id_3,
    input  tri1 id_4,
    output tri0 id_5,
    input  tri  id_6,
    input  wand id_7,
    input  tri  id_8,
    input  tri  id_9,
    input  wire id_10
);
  module_0(
      id_2,
      id_7,
      id_1,
      id_9,
      id_2,
      id_1,
      id_10,
      id_2,
      id_5,
      id_10,
      id_10,
      id_8,
      id_5,
      id_3,
      id_4,
      id_9,
      id_5,
      id_7,
      id_4,
      id_2,
      id_10,
      id_2,
      id_9,
      id_2,
      id_6,
      id_6,
      id_5,
      id_2,
      id_3,
      id_10
  );
endmodule
