###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       260878   # Number of WRITE/WRITEP commands
num_reads_done                 =       740932   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       532821   # Number of read row buffer hits
num_read_cmds                  =       740929   # Number of READ/READP commands
num_writes_done                =       260878   # Number of read requests issued
num_write_row_hits             =       211268   # Number of write row buffer hits
num_act_cmds                   =       258816   # Number of ACT commands
num_pre_cmds                   =       258786   # Number of PRE commands
num_ondemand_pres              =       234404   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9499023   # Cyles of rank active rank.0
rank_active_cycles.1           =      9243821   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       500977   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       756179   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       943900   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8524   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4076   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4264   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5887   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9200   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1844   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1234   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2149   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          785   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19947   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          456   # Write cmd latency (cycles)
write_latency[40-59]           =          745   # Write cmd latency (cycles)
write_latency[60-79]           =         1520   # Write cmd latency (cycles)
write_latency[80-99]           =         2945   # Write cmd latency (cycles)
write_latency[100-119]         =         4336   # Write cmd latency (cycles)
write_latency[120-139]         =         6428   # Write cmd latency (cycles)
write_latency[140-159]         =         8918   # Write cmd latency (cycles)
write_latency[160-179]         =        11135   # Write cmd latency (cycles)
write_latency[180-199]         =        12888   # Write cmd latency (cycles)
write_latency[200-]            =       211483   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       270196   # Read request latency (cycles)
read_latency[40-59]            =        83578   # Read request latency (cycles)
read_latency[60-79]            =       121721   # Read request latency (cycles)
read_latency[80-99]            =        45744   # Read request latency (cycles)
read_latency[100-119]          =        36380   # Read request latency (cycles)
read_latency[120-139]          =        30419   # Read request latency (cycles)
read_latency[140-159]          =        18576   # Read request latency (cycles)
read_latency[160-179]          =        13751   # Read request latency (cycles)
read_latency[180-199]          =        10734   # Read request latency (cycles)
read_latency[200-]             =       109830   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.3023e+09   # Write energy
read_energy                    =  2.98743e+09   # Read energy
act_energy                     =  7.08121e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.40469e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62966e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92739e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76814e+09   # Active standby energy rank.1
average_read_latency           =      124.497   # Average read request latency (cycles)
average_interarrival           =      9.98164   # Average request interarrival latency (cycles)
total_energy                   =  1.80015e+10   # Total energy (pJ)
average_power                  =      1800.15   # Average power (mW)
average_bandwidth              =      8.54878   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       251702   # Number of WRITE/WRITEP commands
num_reads_done                 =       711536   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       503982   # Number of read row buffer hits
num_read_cmds                  =       711531   # Number of READ/READP commands
num_writes_done                =       251710   # Number of read requests issued
num_write_row_hits             =       194184   # Number of write row buffer hits
num_act_cmds                   =       266057   # Number of ACT commands
num_pre_cmds                   =       266028   # Number of PRE commands
num_ondemand_pres              =       242074   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9408139   # Cyles of rank active rank.0
rank_active_cycles.1           =      9382097   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       591861   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       617903   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       903043   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10817   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4115   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4157   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9290   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1912   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1243   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2122   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          809   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19913   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          404   # Write cmd latency (cycles)
write_latency[40-59]           =          690   # Write cmd latency (cycles)
write_latency[60-79]           =         1413   # Write cmd latency (cycles)
write_latency[80-99]           =         2824   # Write cmd latency (cycles)
write_latency[100-119]         =         4358   # Write cmd latency (cycles)
write_latency[120-139]         =         6543   # Write cmd latency (cycles)
write_latency[140-159]         =         9421   # Write cmd latency (cycles)
write_latency[160-179]         =        11783   # Write cmd latency (cycles)
write_latency[180-199]         =        13717   # Write cmd latency (cycles)
write_latency[200-]            =       200521   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       264707   # Read request latency (cycles)
read_latency[40-59]            =        80633   # Read request latency (cycles)
read_latency[60-79]            =       126162   # Read request latency (cycles)
read_latency[80-99]            =        42600   # Read request latency (cycles)
read_latency[100-119]          =        34652   # Read request latency (cycles)
read_latency[120-139]          =        30369   # Read request latency (cycles)
read_latency[140-159]          =        16715   # Read request latency (cycles)
read_latency[160-179]          =        12876   # Read request latency (cycles)
read_latency[180-199]          =         9919   # Read request latency (cycles)
read_latency[200-]             =        92898   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.2565e+09   # Write energy
read_energy                    =  2.86889e+09   # Read energy
act_energy                     =  7.27932e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.84093e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.96593e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87068e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85443e+09   # Active standby energy rank.1
average_read_latency           =       112.29   # Average read request latency (cycles)
average_interarrival           =      10.3813   # Average request interarrival latency (cycles)
total_energy                   =  1.78638e+10   # Total energy (pJ)
average_power                  =      1786.38   # Average power (mW)
average_bandwidth              =       8.2197   # Average bandwidth
