<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>DDR_MEMORY_CTRL</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="DDR_MEMORY_CTRL::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/DDR_MEMORY_CTRL/DDR_MEMORY_CTRL.cxf"/></vendorExtension><busInterfaces><busInterface><name>AHB0_SLAVE</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>AHB0_S_HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>AHB0_S_HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>AHB0_S_HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>AHB0_S_HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>AHB0_S_HBURST</componentSignalName><busSignalName>HBURST</busSignalName></signal><signal><componentSignalName>AHB0_S_HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>AHB0_S_HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>AHB0_S_HMASTLOCK</componentSignalName><busSignalName>HMASTLOCK</busSignalName></signal><signal><componentSignalName>AHB0_S_HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>AHB0_S_HREADY</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>AHB0_S_HREADYOUT</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>AHB0_S_HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>FDDR_PADS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FDDR_CAS_N</componentSignalName><busSignalName>FDDR_CAS_N</busSignalName></signal><signal><componentSignalName>FDDR_CKE</componentSignalName><busSignalName>FDDR_CKE</busSignalName></signal><signal><componentSignalName>FDDR_CLK</componentSignalName><busSignalName>FDDR_CLK</busSignalName></signal><signal><componentSignalName>FDDR_CLK_N</componentSignalName><busSignalName>FDDR_CLK_N</busSignalName></signal><signal><componentSignalName>FDDR_CS_N</componentSignalName><busSignalName>FDDR_CS_N</busSignalName></signal><signal><componentSignalName>FDDR_ODT</componentSignalName><busSignalName>FDDR_ODT</busSignalName></signal><signal><componentSignalName>FDDR_RAS_N</componentSignalName><busSignalName>FDDR_RAS_N</busSignalName></signal><signal><componentSignalName>FDDR_RESET_N</componentSignalName><busSignalName>FDDR_RESET_N</busSignalName></signal><signal><componentSignalName>FDDR_WE_N</componentSignalName><busSignalName>FDDR_WE_N</busSignalName></signal><signal><componentSignalName>FDDR_ADDR</componentSignalName><busSignalName>FDDR_ADDR</busSignalName></signal><signal><componentSignalName>FDDR_BA</componentSignalName><busSignalName>FDDR_BA</busSignalName></signal><signal><componentSignalName>FDDR_DM_RDQS</componentSignalName><busSignalName>FDDR_DM_RDQS</busSignalName></signal><signal><componentSignalName>FDDR_DQS</componentSignalName><busSignalName>FDDR_DQS</busSignalName></signal><signal><componentSignalName>FDDR_DQS_N</componentSignalName><busSignalName>FDDR_DQS_N</busSignalName></signal><signal><componentSignalName>FDDR_DQ</componentSignalName><busSignalName>FDDR_DQ</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_0_OUT</componentSignalName><busSignalName>FDDR_DQS_TMATCH_0_OUT</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_1_OUT</componentSignalName><busSignalName>FDDR_DQS_TMATCH_1_OUT</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_0_IN</componentSignalName><busSignalName>FDDR_DQS_TMATCH_0_IN</busSignalName></signal><signal><componentSignalName>FDDR_DQS_TMATCH_1_IN</componentSignalName><busSignalName>FDDR_DQS_TMATCH_1_IN</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>FDDR_CAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CKE</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CLK</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CLK_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_CS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_ODT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_RAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_RESET_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_WE_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_0_OUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_1_OUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_0_IN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_TMATCH_1_IN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>INIT_CLK_50MHZ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INIT_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CORE_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK_BASE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HREADYOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HRESP</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HMASTLOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FDDR_ADDR</name><direction>out</direction><left>15</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_BA</name><direction>out</direction><left>2</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DM_RDQS</name><direction>inout</direction><left>3</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS</name><direction>inout</direction><left>3</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQS_N</name><direction>inout</direction><left>3</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>FDDR_DQ</name><direction>inout</direction><left>31</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HBURST</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AHB0_S_HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>