{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714498307438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 12:31:47 2024 " "Processing started: Tue Apr 30 12:31:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714498307443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714498307443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714498307443 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714498308200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714498308960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714498308960 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714498308983 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714498308983 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714498310490 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714498311535 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Node: IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_ALUout\[0\] IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Latch ControlLogic:CL\|o_ALUout\[0\] is being clocked by IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714498311863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714498311863 "|MIPS_Processor|IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714498312106 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714498312136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714498313460 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714498313460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.167 " "Worst-case setup slack is -11.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.167           -3239.449 iCLK  " "  -11.167           -3239.449 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498313464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 iCLK  " "    0.384               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498313674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714498313683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714498313692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.713 " "Worst-case minimum pulse width slack is 9.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.713               0.000 iCLK  " "    9.713               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498313722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498313722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.167 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315125 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498315125 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -11.167 (VIOLATED) " "Path #1: Setup slack is -11.167 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:4:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:4:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      3.063  R        clock network delay " "     3.063      3.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.232     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:4:DFF\|s_Q " "     3.295      0.232     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:4:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:4:DFF\|s_Q\|q " "     3.295      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:4:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.176      1.881 FF    IC  DMem\|ram~39514\|dataa " "     5.176      1.881 FF    IC  DMem\|ram~39514\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.600      0.424 FF  CELL  DMem\|ram~39514\|combout " "     5.600      0.424 FF  CELL  DMem\|ram~39514\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.203      1.603 FF    IC  DMem\|ram~39515\|datad " "     7.203      1.603 FF    IC  DMem\|ram~39515\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.353      0.150 FR  CELL  DMem\|ram~39515\|combout " "     7.353      0.150 FR  CELL  DMem\|ram~39515\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.558      0.205 RR    IC  DMem\|ram~39518\|datad " "     7.558      0.205 RR    IC  DMem\|ram~39518\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.713      0.155 RR  CELL  DMem\|ram~39518\|combout " "     7.713      0.155 RR  CELL  DMem\|ram~39518\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.525      1.812 RR    IC  DMem\|ram~39521\|datab " "     9.525      1.812 RR    IC  DMem\|ram~39521\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.903      0.378 RF  CELL  DMem\|ram~39521\|combout " "     9.903      0.378 RF  CELL  DMem\|ram~39521\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.172      0.269 FF    IC  DMem\|ram~39532\|datab " "    10.172      0.269 FF    IC  DMem\|ram~39532\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.597      0.425 FF  CELL  DMem\|ram~39532\|combout " "    10.597      0.425 FF  CELL  DMem\|ram~39532\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.829      0.232 FF    IC  DMem\|ram~39543\|datac " "    10.829      0.232 FF    IC  DMem\|ram~39543\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.110      0.281 FF  CELL  DMem\|ram~39543\|combout " "    11.110      0.281 FF  CELL  DMem\|ram~39543\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.335      0.225 FF    IC  DMem\|ram~39586\|datad " "    11.335      0.225 FF    IC  DMem\|ram~39586\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.460      0.125 FF  CELL  DMem\|ram~39586\|combout " "    11.460      0.125 FF  CELL  DMem\|ram~39586\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.691      0.231 FF    IC  DMem\|ram~39629\|datac " "    11.691      0.231 FF    IC  DMem\|ram~39629\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.972      0.281 FF  CELL  DMem\|ram~39629\|combout " "    11.972      0.281 FF  CELL  DMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.598      1.626 FF    IC  DMem\|ram~39630\|datac " "    13.598      1.626 FF    IC  DMem\|ram~39630\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.879      0.281 FF  CELL  DMem\|ram~39630\|combout " "    13.879      0.281 FF  CELL  DMem\|ram~39630\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.104      0.225 FF    IC  \\MUX12_32:0:MUX12\|o_O~0\|datad " "    14.104      0.225 FF    IC  \\MUX12_32:0:MUX12\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.229      0.125 FF  CELL  \\MUX12_32:0:MUX12\|o_O~0\|combout " "    14.229      0.125 FF  CELL  \\MUX12_32:0:MUX12\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.499      0.270 FF    IC  \\MUX4_32:0:MUX4\|o_O~1\|datab " "    14.499      0.270 FF    IC  \\MUX4_32:0:MUX4\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.924      0.425 FF  CELL  \\MUX4_32:0:MUX4\|o_O~1\|combout " "    14.924      0.425 FF  CELL  \\MUX4_32:0:MUX4\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.154      0.230 FF    IC  \\MUX4_32:0:MUX4\|o_O~2\|datad " "    15.154      0.230 FF    IC  \\MUX4_32:0:MUX4\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.279      0.125 FF  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout " "    15.279      0.125 FF  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.991      0.712 FF    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad " "    15.991      0.712 FF    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.116      0.125 FF  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout " "    16.116      0.125 FF  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.398      0.282 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac " "    16.398      0.282 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.659      0.261 FR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.659      0.261 FR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.886      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    16.886      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.173      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.173      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.396      0.223 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    17.396      0.223 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.683      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.683      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.908      0.225 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    17.908      0.225 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.063      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.063      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.292      0.229 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    18.292      0.229 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.447      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.447      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.671      0.224 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    18.671      0.224 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.958      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.958      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.186      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.186      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.341      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.341      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.569      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.569      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.724      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.724      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.950      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.950      0.226 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.105      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.105      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.330      0.225 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    20.330      0.225 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.617      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.617      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.844      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.844      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.999      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.999      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.226      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.226      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.381      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.381      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.609      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.609      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.764      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.764      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.992      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.992      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.147      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.147      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.374      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.374      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.529      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.529      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.931      0.402 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.931      0.402 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.086      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.086      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.314      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.314      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.469      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.469      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.698      0.229 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.698      0.229 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.853      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.853      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.081      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.081      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.236      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.236      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.446      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.446      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.601      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.601      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.815      0.214 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.815      0.214 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.970      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.970      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.194      0.224 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    25.194      0.224 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.481      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.481      0.287 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.694      0.213 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.694      0.213 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.849      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.849      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.076      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.076      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.231      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.231      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.442      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.442      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.597      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.597      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.824      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.824      0.227 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.979      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.979      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.404      0.425 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    27.404      0.425 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.559      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    27.559      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.771      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    27.771      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.926      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    27.926      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.687      0.761 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    28.687      0.761 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.842      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    28.842      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.054      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    29.054      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.209      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    29.209      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.418      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad " "    29.418      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.573      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout " "    29.573      0.155 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.498      0.925 RR    IC  A\|branchchecker\|Equal0~0\|datad " "    30.498      0.925 RR    IC  A\|branchchecker\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.637      0.139 RF  CELL  A\|branchchecker\|Equal0~0\|combout " "    30.637      0.139 RF  CELL  A\|branchchecker\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.869      0.232 FF    IC  FETCH\|or2a\|o_C~3\|datac " "    30.869      0.232 FF    IC  FETCH\|or2a\|o_C~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.149      0.280 FF  CELL  FETCH\|or2a\|o_C~3\|combout " "    31.149      0.280 FF  CELL  FETCH\|or2a\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.433      0.284 FF    IC  FLUSH_ID\|o_C~1\|datad " "    31.433      0.284 FF    IC  FLUSH_ID\|o_C~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.558      0.125 FF  CELL  FLUSH_ID\|o_C~1\|combout " "    31.558      0.125 FF  CELL  FLUSH_ID\|o_C~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.998      2.440 FF    IC  IFID\|REG1\|\\G_NBit_REG:20:DFF\|s_Q\|sclr " "    33.998      2.440 FF    IC  IFID\|REG1\|\\G_NBit_REG:20:DFF\|s_Q\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.578      0.580 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "    34.578      0.580 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.405      3.405  R        clock network delay " "    23.405      3.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.413      0.008           clock pessimism removed " "    23.413      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.393     -0.020           clock uncertainty " "    23.393     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.411      0.018     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "    23.411      0.018     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    34.578 " "Data Arrival Time  :    34.578" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.411 " "Data Required Time :    23.411" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -11.167 (VIOLATED) " "Slack              :   -11.167 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498315126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.384 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.384" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498315354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.384  " "Path #1: Hold slack is 0.384 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q " "From Node    : BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q " "To Node      : BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      3.402  R        clock network delay " "     3.402      3.402  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.232     uTco  BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q " "     3.634      0.232     uTco  BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000 FF  CELL  BRANCHPREDICT\|DFF\|s_Q\|q " "     3.634      0.000 FF  CELL  BRANCHPREDICT\|DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000 FF    IC  BRANCHPREDICT\|DFF\|s_Q~2\|datac " "     3.634      0.000 FF    IC  BRANCHPREDICT\|DFF\|s_Q~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.361 FF  CELL  BRANCHPREDICT\|DFF\|s_Q~2\|combout " "     3.995      0.361 FF  CELL  BRANCHPREDICT\|DFF\|s_Q~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.000 FF    IC  BRANCHPREDICT\|DFF\|s_Q\|d " "     3.995      0.000 FF    IC  BRANCHPREDICT\|DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.071      0.076 FF  CELL  BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q " "     4.071      0.076 FF  CELL  BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.533      3.533  R        clock network delay " "     3.533      3.533  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.501     -0.032           clock pessimism removed " "     3.501     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.501      0.000           clock uncertainty " "     3.501      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.687      0.186      uTh  BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q " "     3.687      0.186      uTh  BranchPredictor:BRANCHPREDICT\|dffg:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.071 " "Data Arrival Time  :     4.071" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.687 " "Data Required Time :     3.687" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.384  " "Slack              :     0.384 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498315354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498315354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714498315355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714498315440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714498318477 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Node: IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_ALUout\[0\] IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Latch ControlLogic:CL\|o_ALUout\[0\] is being clocked by IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714498320120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714498320120 "|MIPS_Processor|IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714498320754 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714498320754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.643 " "Worst-case setup slack is -8.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498320766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498320766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.643           -2435.830 iCLK  " "   -8.643           -2435.830 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498320766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498320766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498320972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498320972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iCLK  " "    0.337               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498320972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498320972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714498320977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714498320981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.658 " "Worst-case minimum pulse width slack is 9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498321017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498321017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 iCLK  " "    9.658               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498321017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498321017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.643 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.643" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498322442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -8.643 (VIOLATED) " "Path #1: Setup slack is -8.643 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      2.810  R        clock network delay " "     2.810      2.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.023      0.213     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q " "     3.023      0.213     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.023      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:5:DFF\|s_Q\|q " "     3.023      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:5:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.902      1.879 FF    IC  DMem\|ram~39514\|datad " "     4.902      1.879 FF    IC  DMem\|ram~39514\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.036      0.134 FR  CELL  DMem\|ram~39514\|combout " "     5.036      0.134 FR  CELL  DMem\|ram~39514\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.518      1.482 RR    IC  DMem\|ram~39515\|datad " "     6.518      1.482 RR    IC  DMem\|ram~39515\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.662      0.144 RR  CELL  DMem\|ram~39515\|combout " "     6.662      0.144 RR  CELL  DMem\|ram~39515\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.851      0.189 RR    IC  DMem\|ram~39518\|datad " "     6.851      0.189 RR    IC  DMem\|ram~39518\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.995      0.144 RR  CELL  DMem\|ram~39518\|combout " "     6.995      0.144 RR  CELL  DMem\|ram~39518\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      1.701 RR    IC  DMem\|ram~39521\|datab " "     8.696      1.701 RR    IC  DMem\|ram~39521\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.077      0.381 RR  CELL  DMem\|ram~39521\|combout " "     9.077      0.381 RR  CELL  DMem\|ram~39521\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.294      0.217 RR    IC  DMem\|ram~39532\|datab " "     9.294      0.217 RR    IC  DMem\|ram~39532\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.364 RR  CELL  DMem\|ram~39532\|combout " "     9.658      0.364 RR  CELL  DMem\|ram~39532\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.842      0.184 RR    IC  DMem\|ram~39543\|datac " "     9.842      0.184 RR    IC  DMem\|ram~39543\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.107      0.265 RR  CELL  DMem\|ram~39543\|combout " "    10.107      0.265 RR  CELL  DMem\|ram~39543\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.294      0.187 RR    IC  DMem\|ram~39586\|datad " "    10.294      0.187 RR    IC  DMem\|ram~39586\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.438      0.144 RR  CELL  DMem\|ram~39586\|combout " "    10.438      0.144 RR  CELL  DMem\|ram~39586\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.622      0.184 RR    IC  DMem\|ram~39629\|datac " "    10.622      0.184 RR    IC  DMem\|ram~39629\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.887      0.265 RR  CELL  DMem\|ram~39629\|combout " "    10.887      0.265 RR  CELL  DMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.403      1.516 RR    IC  DMem\|ram~39630\|datac " "    12.403      1.516 RR    IC  DMem\|ram~39630\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.666      0.263 RR  CELL  DMem\|ram~39630\|combout " "    12.666      0.263 RR  CELL  DMem\|ram~39630\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.852      0.186 RR    IC  \\MUX12_32:0:MUX12\|o_O~0\|datad " "    12.852      0.186 RR    IC  \\MUX12_32:0:MUX12\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.996      0.144 RR  CELL  \\MUX12_32:0:MUX12\|o_O~0\|combout " "    12.996      0.144 RR  CELL  \\MUX12_32:0:MUX12\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.214      0.218 RR    IC  \\MUX4_32:0:MUX4\|o_O~1\|datab " "    13.214      0.218 RR    IC  \\MUX4_32:0:MUX4\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.578      0.364 RR  CELL  \\MUX4_32:0:MUX4\|o_O~1\|combout " "    13.578      0.364 RR  CELL  \\MUX4_32:0:MUX4\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.768      0.190 RR    IC  \\MUX4_32:0:MUX4\|o_O~2\|datad " "    13.768      0.190 RR    IC  \\MUX4_32:0:MUX4\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.912      0.144 RR  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout " "    13.912      0.144 RR  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.585      0.673 RR    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad " "    14.585      0.673 RR    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.729      0.144 RR  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout " "    14.729      0.144 RR  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.957      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac " "    14.957      0.228 RR    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.220      0.263 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.220      0.263 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.428      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    15.428      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.693      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    15.693      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.898      0.205 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    15.898      0.205 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.163      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.163      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.371      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.371      0.208 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.515      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.515      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.727      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    16.727      0.212 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.871      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    16.871      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.077      0.206 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    17.077      0.206 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.342      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.342      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.552      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    17.552      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.696      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    17.696      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.907      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    17.907      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.051      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.051      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.260      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    18.260      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.404      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.404      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.610      0.206 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    18.610      0.206 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.875      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    18.875      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.084      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.084      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.228      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.228      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.437      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.437      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.581      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.581      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.791      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    19.791      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.935      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    19.935      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.145      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.145      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.289      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.289      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.498      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    20.498      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.642      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    20.642      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.023      0.381 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.023      0.381 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.167      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.167      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.378      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.378      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.522      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.522      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.733      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    21.733      0.211 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.877      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    21.877      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.087      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.087      0.210 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.231      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.231      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.425      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.425      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.569      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.569      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.766      0.197 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    22.766      0.197 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.910      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    22.910      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.115      0.205 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    23.115      0.205 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.380      0.265 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.576      0.196 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.576      0.196 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.720      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    23.720      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.929      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    23.929      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.073      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.073      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.267      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.267      0.194 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.411      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.411      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.620      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    24.620      0.209 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.764      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    24.764      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.164      0.400 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.164      0.400 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.308      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.308      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.503      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    25.503      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.647      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    25.647      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.358      0.711 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.358      0.711 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.502      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.502      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.697      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    26.697      0.195 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.841      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    26.841      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.033      0.192 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad " "    27.033      0.192 RR    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.177      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout " "    27.177      0.144 RR  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.047      0.870 RR    IC  A\|branchchecker\|Equal0~0\|datad " "    28.047      0.870 RR    IC  A\|branchchecker\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.172      0.125 RF  CELL  A\|branchchecker\|Equal0~0\|combout " "    28.172      0.125 RF  CELL  A\|branchchecker\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.384      0.212 FF    IC  FETCH\|or2a\|o_C~3\|datac " "    28.384      0.212 FF    IC  FETCH\|or2a\|o_C~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.635      0.251 FF  CELL  FETCH\|or2a\|o_C~3\|combout " "    28.635      0.251 FF  CELL  FETCH\|or2a\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.893      0.258 FF    IC  FLUSH_ID\|o_C~1\|datad " "    28.893      0.258 FF    IC  FLUSH_ID\|o_C~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.027      0.134 FR  CELL  FLUSH_ID\|o_C~1\|combout " "    29.027      0.134 FR  CELL  FLUSH_ID\|o_C~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.192      2.165 RR    IC  IFID\|REG1\|\\G_NBit_REG:20:DFF\|s_Q\|sclr " "    31.192      2.165 RR    IC  IFID\|REG1\|\\G_NBit_REG:20:DFF\|s_Q\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.744      0.552 RF  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "    31.744      0.552 RF  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.095      3.095  R        clock network delay " "    23.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.102      0.007           clock pessimism removed " "    23.102      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.082     -0.020           clock uncertainty " "    23.082     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.101      0.019     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "    23.101      0.019     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    31.744 " "Data Arrival Time  :    31.744" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.101 " "Data Required Time :    23.101" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -8.643 (VIOLATED) " "Slack              :    -8.643 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322443 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498322443 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498322652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.337  " "Path #1: Hold slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "From Node    : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      3.091  R        clock network delay " "     3.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.213     uTco  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "     3.304      0.213     uTco  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.000 FF  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|q " "     3.304      0.000 FF  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.000 FF    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|datac " "     3.304      0.000 FF    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.319 FF  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|combout " "     3.623      0.319 FF  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.000 FF    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|d " "     3.623      0.000 FF    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.688      0.065 FF  CELL  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "     3.688      0.065 FF  CELL  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      3.208  R        clock network delay " "     3.208      3.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180     -0.028           clock pessimism removed " "     3.180     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180      0.000           clock uncertainty " "     3.180      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.351      0.171      uTh  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "     3.351      0.171      uTh  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.688 " "Data Arrival Time  :     3.688" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.351 " "Data Required Time :     3.351" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498322652 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498322652 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714498322653 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Node: IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_ALUout\[0\] IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q " "Latch ControlLogic:CL\|o_ALUout\[0\] is being clocked by IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714498323588 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714498323588 "|MIPS_Processor|IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.211 " "Worst-case setup slack is 4.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498323875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498323875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.211               0.000 iCLK  " "    4.211               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498323875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498323875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498324067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498324067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 iCLK  " "    0.173               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498324067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498324067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714498324072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714498324077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.407 " "Worst-case minimum pulse width slack is 9.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498324106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498324106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.407               0.000 iCLK  " "    9.407               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714498324106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714498324106 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.211 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.211" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325520 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498325520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.211  " "Path #1: Setup slack is 4.211 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q " "From Node    : EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.647      1.647  R        clock network delay " "     1.647      1.647  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.752      0.105     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q " "     1.752      0.105     uTco  EX_MEM:EXMEM\|RegFileSync:REG2\|dffgSync:\\G_NBit_REG:5:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.752      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:5:DFF\|s_Q\|q " "     1.752      0.000 FF  CELL  EXMEM\|REG2\|\\G_NBit_REG:5:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      1.164 FF    IC  DMem\|ram~39514\|datad " "     2.916      1.164 FF    IC  DMem\|ram~39514\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.979      0.063 FF  CELL  DMem\|ram~39514\|combout " "     2.979      0.063 FF  CELL  DMem\|ram~39514\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.922 FF    IC  DMem\|ram~39515\|datad " "     3.901      0.922 FF    IC  DMem\|ram~39515\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.964      0.063 FF  CELL  DMem\|ram~39515\|combout " "     3.964      0.063 FF  CELL  DMem\|ram~39515\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.073      0.109 FF    IC  DMem\|ram~39518\|datad " "     4.073      0.109 FF    IC  DMem\|ram~39518\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.136      0.063 FF  CELL  DMem\|ram~39518\|combout " "     4.136      0.063 FF  CELL  DMem\|ram~39518\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.083      0.947 FF    IC  DMem\|ram~39521\|datab " "     5.083      0.947 FF    IC  DMem\|ram~39521\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.276      0.193 FF  CELL  DMem\|ram~39521\|combout " "     5.276      0.193 FF  CELL  DMem\|ram~39521\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.407      0.131 FF    IC  DMem\|ram~39532\|datab " "     5.407      0.131 FF    IC  DMem\|ram~39532\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.614      0.207 FF  CELL  DMem\|ram~39532\|combout " "     5.614      0.207 FF  CELL  DMem\|ram~39532\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.723      0.109 FF    IC  DMem\|ram~39543\|datac " "     5.723      0.109 FF    IC  DMem\|ram~39543\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.856      0.133 FF  CELL  DMem\|ram~39543\|combout " "     5.856      0.133 FF  CELL  DMem\|ram~39543\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.963      0.107 FF    IC  DMem\|ram~39586\|datad " "     5.963      0.107 FF    IC  DMem\|ram~39586\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      0.063 FF  CELL  DMem\|ram~39586\|combout " "     6.026      0.063 FF  CELL  DMem\|ram~39586\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.135      0.109 FF    IC  DMem\|ram~39629\|datac " "     6.135      0.109 FF    IC  DMem\|ram~39629\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.268      0.133 FF  CELL  DMem\|ram~39629\|combout " "     6.268      0.133 FF  CELL  DMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.164      0.896 FF    IC  DMem\|ram~39630\|datac " "     7.164      0.896 FF    IC  DMem\|ram~39630\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      0.133 FF  CELL  DMem\|ram~39630\|combout " "     7.297      0.133 FF  CELL  DMem\|ram~39630\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.403      0.106 FF    IC  \\MUX12_32:0:MUX12\|o_O~0\|datad " "     7.403      0.106 FF    IC  \\MUX12_32:0:MUX12\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.466      0.063 FF  CELL  \\MUX12_32:0:MUX12\|o_O~0\|combout " "     7.466      0.063 FF  CELL  \\MUX12_32:0:MUX12\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.599      0.133 FF    IC  \\MUX4_32:0:MUX4\|o_O~1\|datab " "     7.599      0.133 FF    IC  \\MUX4_32:0:MUX4\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.806      0.207 FF  CELL  \\MUX4_32:0:MUX4\|o_O~1\|combout " "     7.806      0.207 FF  CELL  \\MUX4_32:0:MUX4\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.916      0.110 FF    IC  \\MUX4_32:0:MUX4\|o_O~2\|datad " "     7.916      0.110 FF    IC  \\MUX4_32:0:MUX4\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.979      0.063 FF  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout " "     7.979      0.063 FF  CELL  \\MUX4_32:0:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.379 FF    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad " "     8.358      0.379 FF    IC  \\RTBLW:0:MUXWBRT\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.421      0.063 FF  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout " "     8.421      0.063 FF  CELL  \\RTBLW:0:MUXWBRT\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.558      0.137 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac " "     8.558      0.137 FF    IC  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.691      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.691      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|full_adder_0\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.817      0.126 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     8.817      0.126 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.950      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     8.950      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:1:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.071      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     9.071      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.204      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.204      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:2:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.322      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.322      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.385      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.385      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:3:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.508      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.508      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.571      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.571      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:4:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.694      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "     9.694      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.827      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "     9.827      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:5:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.947      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "     9.947      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.010      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.010      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:6:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.131      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.131      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.194      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.194      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:7:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.312      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.312      0.118 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.375      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.375      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:8:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.498      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    10.498      0.123 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.631      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.631      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:9:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.751      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.751      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.814      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.814      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:10:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.933      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    10.933      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.996      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    10.996      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:11:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      0.122 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.118      0.122 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.181      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.181      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:12:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.301      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.301      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.364      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.364      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:13:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.483      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.483      0.119 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.546      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.546      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:14:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.745      0.199 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.745      0.199 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.808      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.808      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:15:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.929      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    11.929      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.992      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    11.992      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:16:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.114      0.122 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.114      0.122 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.177      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.177      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:17:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.298      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.298      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.361      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.361      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:18:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.473      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.473      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.536      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.536      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:19:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.116 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    12.652      0.116 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.715      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.715      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:20:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.836      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac " "    12.836      0.121 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.969      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    12.969      0.133 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:21:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.085      0.116 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.085      0.116 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.148      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.148      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:22:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.268      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.268      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.331      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.331      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:23:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.443      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.443      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.506      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.506      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:24:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.626      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.626      0.120 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.689      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.689      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:25:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.914      0.225 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    13.914      0.225 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    13.977      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:26:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.090      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.090      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.153      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.153      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:27:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.557      0.404 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.557      0.404 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.620      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.620      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:28:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.733      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad " "    14.733      0.113 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.796      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout " "    14.796      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:29:rippleAdder\|g_And1_And2_to_Or\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.908      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad " "    14.908      0.112 FF    IC  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.971      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout " "    14.971      0.063 FF  CELL  A\|adder_subtractor\|Nbit_Adder\|\\G_NBit_full_adder:30:rippleAdder\|g_XOR_Cin_to_XOR\|o_C\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.452      0.481 FF    IC  A\|branchchecker\|Equal0~0\|datad " "    15.452      0.481 FF    IC  A\|branchchecker\|Equal0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.524      0.072 FR  CELL  A\|branchchecker\|Equal0~0\|combout " "    15.524      0.072 FR  CELL  A\|branchchecker\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.612      0.088 RR    IC  FETCH\|or2a\|o_C~3\|datac " "    15.612      0.088 RR    IC  FETCH\|or2a\|o_C~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.736      0.124 RF  CELL  FETCH\|or2a\|o_C~3\|combout " "    15.736      0.124 RF  CELL  FETCH\|or2a\|o_C~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.875      0.139 FF    IC  FLUSH_ID\|o_C~1\|datad " "    15.875      0.139 FF    IC  FLUSH_ID\|o_C~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.938      0.063 FF  CELL  FLUSH_ID\|o_C~1\|combout " "    15.938      0.063 FF  CELL  FLUSH_ID\|o_C~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.309      1.371 FF    IC  IFID\|REG1\|\\G_NBit_REG:20:DFF\|s_Q\|sclr " "    17.309      1.371 FF    IC  IFID\|REG1\|\\G_NBit_REG:20:DFF\|s_Q\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.559      0.250 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "    17.559      0.250 FR  CELL  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.778      1.778  R        clock network delay " "    21.778      1.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.783      0.005           clock pessimism removed " "    21.783      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763     -0.020           clock uncertainty " "    21.763     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.770      0.007     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q " "    21.770      0.007     uTsu  IF_ID:IFID\|RegFileSync:REG1\|dffgSync:\\G_NBit_REG:20:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.559 " "Data Arrival Time  :    17.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.770 " "Data Required Time :    21.770" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.211  " "Slack              :     4.211 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325521 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498325521 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498325716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.173  " "Path #1: Hold slack is 0.173 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "From Node    : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "To Node      : IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      1.804  R        clock network delay " "     1.804      1.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.105     uTco  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "     1.909      0.105     uTco  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.000 RR  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|q " "     1.909      0.000 RR  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.000 RR    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|datac " "     1.909      0.000 RR    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.171 RR  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|combout " "     2.080      0.171 RR  CELL  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.000 RR    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|d " "     2.080      0.000 RR    IC  IFID\|REG0\|\\G_NBit_REG:1:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.111      0.031 RR  CELL  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "     2.111      0.031 RR  CELL  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      1.874  R        clock network delay " "     1.874      1.874  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854     -0.020           clock pessimism removed " "     1.854     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.000           clock uncertainty " "     1.854      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.938      0.084      uTh  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q " "     1.938      0.084      uTh  IF_ID:IFID\|RegFileSync:REG0\|dffgSync:\\G_NBit_REG:1:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.111 " "Data Arrival Time  :     2.111" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.938 " "Data Required Time :     1.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.173  " "Slack              :     0.173 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714498325716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714498325716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714498333517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714498341884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1924 " "Peak virtual memory: 1924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714498342987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 12:32:22 2024 " "Processing ended: Tue Apr 30 12:32:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714498342987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714498342987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714498342987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714498342987 ""}
