{"vcs1":{"timestamp_begin":1698595568.026298056, "rt":18.90, "ut":16.13, "st":0.90}}
{"vcselab":{"timestamp_begin":1698595587.479620280, "rt":6.03, "ut":5.07, "st":0.24}}
{"link":{"timestamp_begin":1698595593.773333835, "rt":1.89, "ut":0.95, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698595563.845925282}
{"VCS_COMP_START_TIME": 1698595563.845925282}
{"VCS_COMP_END_TIME": 1698595664.177344578}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib.src /home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./syn+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./src+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./src/AXI+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./include+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./sim +define+SYN+prog0 +define+10.0 +define+300000 +prog_path=/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2/./sim/prog0 +rdcycle=1"}
{"vcs1": {"peak_mem": 408852}}
{"vcselab": {"peak_mem": 261460}}
