#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_000002100360dff0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v000002100366a9e0_0 .var "clk", 0 0;
v000002100366b3e0_0 .var "reset", 0 0;
S_00000210035f4ae0 .scope module, "dut" "mips_multicycle" 2 7, 3 5 0, S_000002100360dff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v00000210036671e0_0 .net "ALUAddr", 31 0, L_000002100366be80;  1 drivers
v00000210036673c0_0 .net "ALUControl", 2 0, v000002100360d090_0;  1 drivers
v0000021003667320_0 .net "ALUSrcA", 0 0, v000002100360d270_0;  1 drivers
v0000021003667460_0 .net "ALUSrcB", 1 0, v000002100360ca50_0;  1 drivers
v0000021003667be0_0 .net "IR", 31 0, L_0000021003608ca0;  1 drivers
v0000021003667c80_0 .net "IRWrite", 0 0, v000002100360d810_0;  1 drivers
v0000021003667d20_0 .net "Instr", 31 0, L_0000021003608b50;  1 drivers
v00000210036662e0_0 .net "IorD", 0 0, v000002100360cd70_0;  1 drivers
v000002100366abc0_0 .net "MemDataIn", 31 0, L_0000021003608920;  1 drivers
v000002100366a4e0_0 .net "MemDataOut", 31 0, L_00000210036088b0;  1 drivers
v000002100366a760_0 .net "MemRead", 0 0, v000002100360c690_0;  1 drivers
v000002100366bd40_0 .net "MemWrite", 0 0, v000002100360bdd0_0;  1 drivers
v000002100366ac60_0 .net "MemtoReg", 0 0, v000002100360d310_0;  1 drivers
v000002100366a300_0 .net "PC", 31 0, L_0000021003608220;  1 drivers
v000002100366b480_0 .net "PCSource", 1 0, v000002100360c910_0;  1 drivers
v000002100366a3a0_0 .net "PCWrite", 0 0, v000002100360d3b0_0;  1 drivers
v000002100366b340_0 .net "PCWriteCond", 0 0, v000002100360d450_0;  1 drivers
v000002100366a940_0 .net "RegDst", 0 0, v000002100360d630_0;  1 drivers
v000002100366a580_0 .net "RegWrite", 0 0, v000002100360c190_0;  1 drivers
v000002100366bac0_0 .net "Zero", 0 0, L_0000021003608610;  1 drivers
v000002100366a440_0 .net "clk", 0 0, v000002100366a9e0_0;  1 drivers
v000002100366bca0_0 .net "reset", 0 0, v000002100366b3e0_0;  1 drivers
S_00000210035f4c70 .scope module, "ctrl_unit" "control" 3 18, 4 5 0, S_00000210035f4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "IR";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "PCWriteCond";
    .port_info 6 /OUTPUT 1 "IorD";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "IRWrite";
    .port_info 10 /OUTPUT 1 "RegDst";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 1 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "PCSource";
    .port_info 16 /OUTPUT 3 "ALUControl";
P_00000210035f0bd0 .param/l "BRANCH" 0 4 32, C4<0111>;
P_00000210035f0c08 .param/l "DECODE" 0 4 26, C4<0001>;
P_00000210035f0c40 .param/l "FETCH" 0 4 25, C4<0000>;
P_00000210035f0c78 .param/l "I_EXEC" 0 4 29, C4<0100>;
P_00000210035f0cb0 .param/l "I_WRITE" 0 4 31, C4<0110>;
P_00000210035f0ce8 .param/l "JUMP" 0 4 33, C4<1000>;
P_00000210035f0d20 .param/l "MEM_ACCESS" 0 4 30, C4<0101>;
P_00000210035f0d58 .param/l "R_EXEC" 0 4 27, C4<0010>;
P_00000210035f0d90 .param/l "R_WRITE" 0 4 28, C4<0011>;
v000002100360d090_0 .var "ALUControl", 2 0;
v000002100360d270_0 .var "ALUSrcA", 0 0;
v000002100360ca50_0 .var "ALUSrcB", 1 0;
v000002100360d770_0 .net "IR", 31 0, L_0000021003608ca0;  alias, 1 drivers
v000002100360d810_0 .var "IRWrite", 0 0;
v000002100360cd70_0 .var "IorD", 0 0;
v000002100360c690_0 .var "MemRead", 0 0;
v000002100360bdd0_0 .var "MemWrite", 0 0;
v000002100360d310_0 .var "MemtoReg", 0 0;
v000002100360c910_0 .var "PCSource", 1 0;
v000002100360d3b0_0 .var "PCWrite", 0 0;
v000002100360d450_0 .var "PCWriteCond", 0 0;
v000002100360d630_0 .var "RegDst", 0 0;
v000002100360c190_0 .var "RegWrite", 0 0;
v000002100360cb90_0 .net "Zero", 0 0, L_0000021003608610;  alias, 1 drivers
v000002100360d950_0 .net "clk", 0 0, v000002100366a9e0_0;  alias, 1 drivers
v000002100360ce10_0 .var "next_state", 3 0;
v000002100360bf10_0 .net "reset", 0 0, v000002100366b3e0_0;  alias, 1 drivers
v000002100360d4f0_0 .var "state", 3 0;
E_00000210035afed0 .event anyedge, v000002100360d4f0_0, v000002100360d770_0;
E_00000210035b0710 .event posedge, v000002100360bf10_0, v000002100360d950_0;
S_00000210035f0dd0 .scope module, "data_memory" "data_mem" 3 73, 5 33 0, S_00000210035f4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0000021003608920 .functor BUFZ 32, L_000002100366a800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002100360c370_0 .net "MemWrite", 0 0, v000002100360bdd0_0;  alias, 1 drivers
v000002100360c410_0 .net *"_ivl_0", 31 0, L_000002100366a800;  1 drivers
v000002100360c4b0_0 .net *"_ivl_3", 29 0, L_000002100366a120;  1 drivers
v000002100360c730_0 .net "address", 31 0, L_000002100366be80;  alias, 1 drivers
v000002100360d6d0_0 .net "clk", 0 0, v000002100366a9e0_0;  alias, 1 drivers
v000002100360d9f0 .array "memory", 0 255, 31 0;
v000002100360ccd0_0 .net "read_data", 31 0, L_0000021003608920;  alias, 1 drivers
v000002100360c7d0_0 .net "write_data", 31 0, L_00000210036088b0;  alias, 1 drivers
E_00000210035b0750 .event posedge, v000002100360d950_0;
L_000002100366a800 .array/port v000002100360d9f0, L_000002100366a120;
L_000002100366a120 .part L_000002100366be80, 2, 30;
S_00000210035eb020 .scope module, "dp" "datapath" 3 45, 6 7 0, S_00000210035f4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "PCWriteCond";
    .port_info 4 /INPUT 1 "IorD";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "IRWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 1 "RegDst";
    .port_info 10 /INPUT 1 "MemtoReg";
    .port_info 11 /INPUT 1 "ALUSrcA";
    .port_info 12 /INPUT 2 "ALUSrcB";
    .port_info 13 /INPUT 2 "PCSource";
    .port_info 14 /INPUT 3 "ALUControl";
    .port_info 15 /OUTPUT 32 "PC";
    .port_info 16 /OUTPUT 32 "IR_out";
    .port_info 17 /INPUT 32 "Instr";
    .port_info 18 /OUTPUT 32 "ALUAddr";
    .port_info 19 /INPUT 32 "MemDataIn";
    .port_info 20 /OUTPUT 32 "MemDataOut";
    .port_info 21 /OUTPUT 1 "MemReadOut";
    .port_info 22 /OUTPUT 1 "MemWriteOut";
    .port_info 23 /OUTPUT 1 "Zero";
L_0000021003608220 .functor BUFZ 32, v0000021003666880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021003608ca0 .functor BUFZ 32, v0000021003666420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000210036088b0 .functor BUFZ 32, v00000210036670a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021003607dc0 .functor BUFZ 1, v000002100360c690_0, C4<0>, C4<0>, C4<0>;
L_0000021003608ae0 .functor BUFZ 1, v000002100360bdd0_0, C4<0>, C4<0>, C4<0>;
L_0000021003608610 .functor BUFZ 1, L_000002100366b7a0, C4<0>, C4<0>, C4<0>;
v00000210035fe370_0 .net "ALUAddr", 31 0, L_000002100366be80;  alias, 1 drivers
v00000210035fe690_0 .net "ALUControl", 2 0, v000002100360d090_0;  alias, 1 drivers
v00000210035fe0f0_0 .var "ALUOut", 31 0;
v00000210035fddd0_0 .net "ALUSrcA", 0 0, v000002100360d270_0;  alias, 1 drivers
v00000210035fde70_0 .net "ALUSrcB", 1 0, v000002100360ca50_0;  alias, 1 drivers
v00000210035fdfb0_0 .net "ALU_result", 31 0, v000002100360c5f0_0;  1 drivers
v00000210035fe050_0 .net "ALU_src_A", 31 0, L_000002100366ab20;  1 drivers
v0000021003666740_0 .var "ALU_src_B", 31 0;
v0000021003667780_0 .net "ALU_zero", 0 0, L_000002100366b7a0;  1 drivers
v0000021003667640_0 .var "A_reg", 31 0;
v00000210036670a0_0 .var "B_reg", 31 0;
v0000021003666420_0 .var "IR", 31 0;
v0000021003667140_0 .net "IRWrite", 0 0, v000002100360d810_0;  alias, 1 drivers
v0000021003666560_0 .net "IR_out", 31 0, L_0000021003608ca0;  alias, 1 drivers
v0000021003667280_0 .net "Instr", 31 0, L_0000021003608b50;  alias, 1 drivers
v00000210036676e0_0 .net "IorD", 0 0, v000002100360cd70_0;  alias, 1 drivers
v00000210036675a0_0 .var "MDR", 31 0;
v0000021003666c40_0 .net "MemDataIn", 31 0, L_0000021003608920;  alias, 1 drivers
v0000021003667dc0_0 .net "MemDataOut", 31 0, L_00000210036088b0;  alias, 1 drivers
v0000021003666b00_0 .net "MemRead", 0 0, v000002100360c690_0;  alias, 1 drivers
v0000021003666380_0 .net "MemReadOut", 0 0, L_0000021003607dc0;  1 drivers
v0000021003666600_0 .net "MemWrite", 0 0, v000002100360bdd0_0;  alias, 1 drivers
v00000210036666a0_0 .net "MemWriteOut", 0 0, L_0000021003608ae0;  1 drivers
v0000021003666ba0_0 .net "MemtoReg", 0 0, v000002100360d310_0;  alias, 1 drivers
v0000021003666ce0_0 .net "PC", 31 0, L_0000021003608220;  alias, 1 drivers
v00000210036667e0_0 .net "PCSource", 1 0, v000002100360c910_0;  alias, 1 drivers
v00000210036664c0_0 .net "PCWrite", 0 0, v000002100360d3b0_0;  alias, 1 drivers
v0000021003667f00_0 .net "PCWriteCond", 0 0, v000002100360d450_0;  alias, 1 drivers
v0000021003666880_0 .var "PC_reg", 31 0;
v0000021003666ec0_0 .net "RegDst", 0 0, v000002100360d630_0;  alias, 1 drivers
v0000021003666060_0 .net "RegWrite", 0 0, v000002100360c190_0;  alias, 1 drivers
v0000021003666f60_0 .net "SignImm", 31 0, L_000002100366b660;  1 drivers
v0000021003666100_0 .net "WriteData", 31 0, L_000002100366b700;  1 drivers
v0000021003667e60_0 .net "WriteReg", 4 0, L_000002100366b5c0;  1 drivers
v0000021003667500_0 .net "Zero", 0 0, L_0000021003608610;  alias, 1 drivers
v0000021003666920_0 .net *"_ivl_1", 4 0, L_000002100366ad00;  1 drivers
v00000210036661a0_0 .net *"_ivl_21", 0 0, L_000002100366af80;  1 drivers
v0000021003666240_0 .net *"_ivl_22", 15 0, L_000002100366b2a0;  1 drivers
v00000210036669c0_0 .net *"_ivl_25", 15 0, L_000002100366aa80;  1 drivers
v0000021003667820_0 .net *"_ivl_3", 4 0, L_000002100366aee0;  1 drivers
v00000210036678c0_0 .net "clk", 0 0, v000002100366a9e0_0;  alias, 1 drivers
v0000021003667b40_0 .net "rd1", 31 0, L_0000021003608290;  1 drivers
v0000021003666a60_0 .net "rd2", 31 0, L_0000021003608370;  1 drivers
v0000021003667000_0 .net "reset", 0 0, v000002100366b3e0_0;  alias, 1 drivers
E_00000210035aff10 .event anyedge, v000002100360ca50_0, v00000210036670a0_0, v0000021003666f60_0;
L_000002100366ad00 .part v0000021003666420_0, 11, 5;
L_000002100366aee0 .part v0000021003666420_0, 16, 5;
L_000002100366b5c0 .functor MUXZ 5, L_000002100366aee0, L_000002100366ad00, v000002100360d630_0, C4<>;
L_000002100366b700 .functor MUXZ 32, v00000210035fe0f0_0, v00000210036675a0_0, v000002100360d310_0, C4<>;
L_000002100366be80 .functor MUXZ 32, v0000021003666880_0, v00000210035fe0f0_0, v000002100360cd70_0, C4<>;
L_000002100366af80 .part v0000021003666420_0, 15, 1;
LS_000002100366b2a0_0_0 .concat [ 1 1 1 1], L_000002100366af80, L_000002100366af80, L_000002100366af80, L_000002100366af80;
LS_000002100366b2a0_0_4 .concat [ 1 1 1 1], L_000002100366af80, L_000002100366af80, L_000002100366af80, L_000002100366af80;
LS_000002100366b2a0_0_8 .concat [ 1 1 1 1], L_000002100366af80, L_000002100366af80, L_000002100366af80, L_000002100366af80;
LS_000002100366b2a0_0_12 .concat [ 1 1 1 1], L_000002100366af80, L_000002100366af80, L_000002100366af80, L_000002100366af80;
L_000002100366b2a0 .concat [ 4 4 4 4], LS_000002100366b2a0_0_0, LS_000002100366b2a0_0_4, LS_000002100366b2a0_0_8, LS_000002100366b2a0_0_12;
L_000002100366aa80 .part v0000021003666420_0, 0, 16;
L_000002100366b660 .concat [ 16 16 0 0], L_000002100366aa80, L_000002100366b2a0;
L_000002100366ab20 .functor MUXZ 32, v0000021003666880_0, v0000021003667640_0, v000002100360d270_0, C4<>;
L_000002100366ae40 .part v0000021003666420_0, 21, 5;
L_000002100366b8e0 .part v0000021003666420_0, 16, 5;
S_00000210035e44f0 .scope module, "alu_inst" "ALU" 6 76, 7 5 0, S_00000210035eb020;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000002100360d590_0 .net "A", 31 0, L_000002100366ab20;  alias, 1 drivers
v000002100360d8b0_0 .net "ALUControl", 2 0, v000002100360d090_0;  alias, 1 drivers
v000002100360d130_0 .net "B", 31 0, v0000021003666740_0;  1 drivers
v000002100360c5f0_0 .var "Result", 31 0;
v000002100360c870_0 .net "Zero", 0 0, L_000002100366b7a0;  alias, 1 drivers
L_0000021003690088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002100360da90_0 .net/2u *"_ivl_0", 31 0, L_0000021003690088;  1 drivers
E_00000210035b0390 .event anyedge, v000002100360d090_0, v000002100360d590_0, v000002100360d130_0;
L_000002100366b7a0 .cmp/eq 32, v000002100360c5f0_0, L_0000021003690088;
S_00000210035e4680 .scope module, "regfile_inst" "regfile" 6 87, 8 5 0, S_00000210035eb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0000021003608290 .functor BUFZ 32, L_000002100366ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021003608370 .functor BUFZ 32, L_000002100366b840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002100360c9b0_0 .net "RegWrite", 0 0, v000002100360c190_0;  alias, 1 drivers
v000002100360db30_0 .net *"_ivl_0", 31 0, L_000002100366ada0;  1 drivers
v000002100360cf50_0 .net *"_ivl_10", 6 0, L_000002100366a6c0;  1 drivers
L_0000021003690118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002100360bc90_0 .net *"_ivl_13", 1 0, L_0000021003690118;  1 drivers
v000002100360bd30_0 .net *"_ivl_2", 6 0, L_000002100366a620;  1 drivers
L_00000210036900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002100360be70_0 .net *"_ivl_5", 1 0, L_00000210036900d0;  1 drivers
v000002100360bfb0_0 .net *"_ivl_8", 31 0, L_000002100366b840;  1 drivers
v000002100360d1d0_0 .net "clk", 0 0, v000002100366a9e0_0;  alias, 1 drivers
v000002100360ceb0_0 .var/i "i", 31 0;
v000002100360c050_0 .net "ra1", 4 0, L_000002100366ae40;  1 drivers
v000002100360caf0_0 .net "ra2", 4 0, L_000002100366b8e0;  1 drivers
v000002100360c0f0_0 .net "rd1", 31 0, L_0000021003608290;  alias, 1 drivers
v000002100360cc30_0 .net "rd2", 31 0, L_0000021003608370;  alias, 1 drivers
v000002100360cff0 .array "regs", 0 31, 31 0;
v000002100360c230_0 .net "wa", 4 0, L_000002100366b5c0;  alias, 1 drivers
v000002100360c2d0_0 .net "wd", 31 0, L_000002100366b700;  alias, 1 drivers
L_000002100366ada0 .array/port v000002100360cff0, L_000002100366a620;
L_000002100366a620 .concat [ 5 2 0 0], L_000002100366ae40, L_00000210036900d0;
L_000002100366b840 .array/port v000002100360cff0, L_000002100366a6c0;
L_000002100366a6c0 .concat [ 5 2 0 0], L_000002100366b8e0, L_0000021003690118;
S_00000210035ce370 .scope module, "instr_memory" "instr_mem" 3 39, 5 5 0, S_00000210035f4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instr";
L_0000021003608b50 .functor BUFZ 32, L_000002100366b520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021003666d80_0 .net *"_ivl_0", 31 0, L_000002100366b520;  1 drivers
v0000021003666e20_0 .net *"_ivl_3", 29 0, L_000002100366b160;  1 drivers
v0000021003667a00_0 .net "address", 31 0, L_0000021003608220;  alias, 1 drivers
v0000021003667960_0 .net "instr", 31 0, L_0000021003608b50;  alias, 1 drivers
v0000021003667aa0 .array "memory", 0 255, 31 0;
L_000002100366b520 .array/port v0000021003667aa0, L_000002100366b160;
L_000002100366b160 .part L_0000021003608220, 2, 30;
    .scope S_00000210035f4c70;
T_0 ;
    %wait E_00000210035b0710;
    %load/vec4 v000002100360bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100360d4f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002100360ce10_0;
    %assign/vec4 v000002100360d4f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000210035f4c70;
T_1 ;
    %wait E_00000210035afed0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360c690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360c190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002100360ca50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002100360c910_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %load/vec4 v000002100360d4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360c690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002100360ca50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d3b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d270_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002100360ca50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %load/vec4 v000002100360d770_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002100360ca50_0, 0, 2;
    %load/vec4 v000002100360d770_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %jmp T_1.25;
T_1.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %jmp T_1.25;
T_1.20 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %jmp T_1.25;
T_1.21 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360c190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002100360ca50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100360d090_0, 0, 3;
    %load/vec4 v000002100360d770_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.29;
T_1.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.29;
T_1.27 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360cd70_0, 0, 1;
    %load/vec4 v000002100360d770_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.33;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360c690_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.33;
T_1.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.33;
T_1.33 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360c190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d630_0, 0, 1;
    %load/vec4 v000002100360d770_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_1.34, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d310_0, 0, 1;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100360d310_0, 0, 1;
T_1.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d450_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002100360c910_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100360d3b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002100360c910_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100360ce10_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000210035ce370;
T_2 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021003667aa0, 4, 0;
    %pushi/vec4 537001988, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021003667aa0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021003667aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021003667aa0, 4, 0;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021003667aa0, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000210035e44f0;
T_3 ;
    %wait E_00000210035b0390;
    %load/vec4 v000002100360d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002100360c5f0_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000002100360d590_0;
    %load/vec4 v000002100360d130_0;
    %add;
    %store/vec4 v000002100360c5f0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000002100360d590_0;
    %load/vec4 v000002100360d130_0;
    %sub;
    %store/vec4 v000002100360c5f0_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000002100360d590_0;
    %load/vec4 v000002100360d130_0;
    %and;
    %store/vec4 v000002100360c5f0_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000002100360d590_0;
    %load/vec4 v000002100360d130_0;
    %or;
    %store/vec4 v000002100360c5f0_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000002100360d590_0;
    %load/vec4 v000002100360d130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %store/vec4 v000002100360c5f0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000210035e4680;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002100360ceb0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002100360ceb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002100360ceb0_0;
    %store/vec4a v000002100360cff0, 4, 0;
    %load/vec4 v000002100360ceb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002100360ceb0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000210035e4680;
T_5 ;
    %wait E_00000210035b0750;
    %load/vec4 v000002100360c9b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002100360c230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002100360c2d0_0;
    %load/vec4 v000002100360c230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002100360cff0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000210035eb020;
T_6 ;
    %wait E_00000210035aff10;
    %load/vec4 v00000210035fde70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021003666740_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v00000210036670a0_0;
    %store/vec4 v0000021003666740_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000021003666740_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000021003666f60_0;
    %store/vec4 v0000021003666740_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000021003666f60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021003666740_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000210035eb020;
T_7 ;
    %wait E_00000210035b0710;
    %load/vec4 v0000021003667000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021003666880_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000210036664c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0000021003667f00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0000021003667780_0;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000210036667e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %load/vec4 v00000210035fdfb0_0;
    %assign/vec4 v0000021003666880_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v00000210035fdfb0_0;
    %assign/vec4 v0000021003666880_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v00000210035fe0f0_0;
    %assign/vec4 v0000021003666880_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0000021003666880_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000021003666420_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000021003666880_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000210035eb020;
T_8 ;
    %wait E_00000210035b0750;
    %load/vec4 v0000021003667140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021003667280_0;
    %assign/vec4 v0000021003666420_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000210035eb020;
T_9 ;
    %wait E_00000210035b0750;
    %load/vec4 v0000021003666b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000021003666c40_0;
    %assign/vec4 v00000210036675a0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000210035eb020;
T_10 ;
    %wait E_00000210035b0750;
    %load/vec4 v0000021003667b40_0;
    %assign/vec4 v0000021003667640_0, 0;
    %load/vec4 v0000021003666a60_0;
    %assign/vec4 v00000210036670a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000210035eb020;
T_11 ;
    %wait E_00000210035b0750;
    %load/vec4 v00000210035fdfb0_0;
    %assign/vec4 v00000210035fe0f0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000210035f0dd0;
T_12 ;
    %wait E_00000210035b0750;
    %load/vec4 v000002100360c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002100360c7d0_0;
    %load/vec4 v000002100360c730_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002100360d9f0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002100360dff0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v000002100366a9e0_0;
    %inv;
    %store/vec4 v000002100366a9e0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002100360dff0;
T_14 ;
    %vpi_call 2 17 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002100360dff0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000002100360dff0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100366a9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100366b3e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100366b3e0_0, 0, 1;
    %vpi_call 2 28 "$display", "Time\011PC\011Instr\011\011$1\011$2\011$3" {0 0 0};
    %pushi/vec4 200, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000210035b0750;
    %delay 1000, 0;
    %vpi_call 2 35 "$display", "%0t\011%h\011%h\011%0d\011%0d\011%0d", $time, v000002100366a300_0, v0000021003667d20_0, &A<v000002100360cff0, 1>, &A<v000002100360cff0, 2>, &A<v000002100360cff0, 3> {0 0 0};
    %load/vec4 v0000021003667d20_0;
    %cmpi/e 4227858432, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 2 46 "$display", "\012HALT instruction encountered at PC = %h", v000002100366a300_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002100360cff0, 4;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 2 48 "$display", "\342\234\205 PASS: $3 = 7 as expected" {0 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call 2 50 "$display", "\342\235\214 FAIL: $3 = %0d (expected 7)", &A<v000002100360cff0, 3> {0 0 0};
T_15.5 ;
    %vpi_call 2 51 "$finish" {0 0 0};
T_15.2 ;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call 2 55 "$display", "\012\342\235\214 FAIL: Simulation timed out without encountering HALT." {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "mips_multicycle.v";
    "control.v";
    "instr_mem.v";
    "datapath.v";
    "alu.v";
    "register_file.v";
