// Seed: 4167117041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2
);
  assign id_4 = 1'b0;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input tri1  id_0,
    input tri0  id_1,
    input uwire id_2
);
  always @(posedge 1);
  wire id_4;
endmodule
module module_3 (
    input  tri1 id_0,
    output tri0 id_1
);
  always_ff @(posedge id_0 or posedge 1'd0)
    @(negedge 1) begin
      $display(1);
    end
  always @* $display(1);
  assign id_1 = (id_0);
  assign id_1 = 1;
  assign id_1 = id_0;
  module_2(
      id_0, id_0, id_0
  );
endmodule
