// Seed: 2839482645
module module_0 ();
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output logic id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  uwire id_7,
    input  tri   id_8,
    input  wor   id_9,
    output logic id_10,
    input  tri0  id_11
);
  always
    if (-1) id_3 <= -1;
    else begin : LABEL_0
      id_10 <= -1;
    end
  module_0 modCall_1 ();
endmodule
module module_2;
  logic [7:0] id_1, id_2, id_3;
  assign id_2[1] = id_1;
endmodule
