LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY CONTADOR24BITS IS
	PORT(CLK, RST, START: IN STD_LOGIC;
			O: OUT STD_LOGIC);
	END CONTADOR24BITS;
	
ARCHITECTURE RTL OF CONTADOR24BITS IS

	COMPONENT SUMAUNO24 IS

	PORT(A: IN STD_LOGIC_VECTOR (23 DOWNTO 0);
			S: OUT STD_LOGIC_VECTOR(23 DOWNTO 0));
			
	END COMPONENT SUMAUNO24;
		
	SIGNAL D, Q: STD_LOGIC_VECTOR 23(DOWNTO 0);
	
	BEGIN
	
	I0: SUMAUNO24 PORT MAP(Q, D);
	
	PROCESS(CLK, RST, START)
		BEGIN 
			IF (START = '1') THEN
				IF(RST = '0') THEN 
					Q <= X'0';
				ELSIF (CLK 'EVENT AND CLK = '1') THEN
					Q <= D;
				END IF;
			END PROCESS
			
	PROCESS (Q)
		BEGIN 
		
			IF (Q = X'1') THEN
				O <= '1';
			ELSE
				O <= '0';
			END IF;
		END PROCESS;
		
	END RTL;
	
	
				
				
				
				
				