Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue May 21 19:44:28 2019
| Host         : travis-job-c954a433-11c0-436d-a8f2-662dc73c5101 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.397        0.000                      0                12353        0.028        0.000                      0                12351        0.264        0.000                       0                  4420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.856        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.397        0.000                      0                12338        0.028        0.000                      0                12338        3.750        0.000                       0                  4322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.667        0.000                      0                    1                                                                        
                sys_clk               2.390        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.623    soc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.126    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.623    soc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.126    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.623    soc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.126    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.623    soc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.126    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.082%)  route 0.775ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.775     7.404    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.082%)  route 0.775ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.775     7.404    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.082%)  route 0.775ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.775     7.404    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.082%)  route 0.775ns (64.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.775     7.404    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.779ns (43.415%)  route 1.015ns (56.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.015     7.697    soc_reset_counter[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.301     7.998 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.998    soc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.029    11.158    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.773ns (41.515%)  route 1.089ns (58.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.089     7.771    soc_reset_counter[1]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.295     8.066 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.066    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.081    11.232    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.139    soc_reset_counter[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.184 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.184    soc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    soc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.245 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.245    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.197    soc_reset_counter[2]
    SLICE_X64Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.242 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    soc_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    soc_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.882%)  route 0.300ns (70.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.300     2.291    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.882%)  route 0.300ns (70.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.300     2.291    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.882%)  route 0.300ns (70.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.300     2.291    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.882%)  route 0.300ns (70.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.300     2.291    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.247ns (53.349%)  route 0.216ns (46.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     2.106    soc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.205 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.321    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     soc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 2.896ns (30.591%)  route 6.571ns (69.409%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.690     7.727    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.851 r  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.302     8.153    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.277 f  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.294     8.571    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  VexRiscv/dataCache_1/_zz_35[31]_i_3/O
                         net (fo=7, routed)           0.507     9.202    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.764    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.118    10.208 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.488    10.695    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X33Y29         LUT3 (Prop_lut3_I1_O)        0.326    11.021 r  VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.021    VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.437    11.437    VexRiscv/dataCache_1/clk100
    SLICE_X33Y29         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031    11.419    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 2.896ns (30.670%)  route 6.546ns (69.330%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.690     7.727    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.851 r  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.302     8.153    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.277 f  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.294     8.571    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  VexRiscv/dataCache_1/_zz_35[31]_i_3/O
                         net (fo=7, routed)           0.507     9.202    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.764    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.118    10.208 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.463    10.671    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X33Y29         LUT2 (Prop_lut2_I0_O)        0.326    10.997 r  VexRiscv/dataCache_1/victim_bufferReadCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.997    VexRiscv/dataCache_1/victim_bufferReadCounter[0]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.437    11.437    VexRiscv/dataCache_1/clk100
    SLICE_X33Y29         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031    11.419    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain3_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 2.204ns (24.518%)  route 6.785ns (75.482%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.940     7.977    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  VexRiscv/dataCache_1/data_mem_grain0_reg_i_19/O
                         net (fo=16, routed)          1.476     9.577    VexRiscv/dataCache_1/data_mem_grain0_reg_i_19_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.701 r  VexRiscv/dataCache_1/data_mem_grain3_reg_i_9/O
                         net (fo=2, routed)           0.843    10.544    soc_basesoc_data_port_we[3]
    RAMB18_X2Y4          RAMB18E1                                     r  data_mem_grain3_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.494    11.494    sys_clk
    RAMB18_X2Y4          RAMB18E1                                     r  data_mem_grain3_reg/CLKARDCLK
                         clock pessimism              0.079    11.573    
                         clock uncertainty           -0.057    11.516    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.984    data_mem_grain3_reg
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain3_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 2.204ns (24.518%)  route 6.785ns (75.482%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.940     7.977    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  VexRiscv/dataCache_1/data_mem_grain0_reg_i_19/O
                         net (fo=16, routed)          1.476     9.577    VexRiscv/dataCache_1/data_mem_grain0_reg_i_19_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.701 r  VexRiscv/dataCache_1/data_mem_grain3_reg_i_9/O
                         net (fo=2, routed)           0.843    10.544    soc_basesoc_data_port_we[3]
    RAMB18_X2Y4          RAMB18E1                                     r  data_mem_grain3_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.494    11.494    sys_clk
    RAMB18_X2Y4          RAMB18E1                                     r  data_mem_grain3_reg/CLKARDCLK
                         clock pessimism              0.079    11.573    
                         clock uncertainty           -0.057    11.516    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    10.984    data_mem_grain3_reg
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 2.891ns (30.554%)  route 6.571ns (69.446%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.690     7.727    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.851 r  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.302     8.153    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.277 f  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.294     8.571    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  VexRiscv/dataCache_1/_zz_35[31]_i_3/O
                         net (fo=7, routed)           0.507     9.202    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.764    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.118    10.208 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.488    10.695    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X33Y29         LUT4 (Prop_lut4_I2_O)        0.321    11.016 r  VexRiscv/dataCache_1/victim_bufferReadCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.016    VexRiscv/dataCache_1/victim_bufferReadCounter[2]_i_1_n_0
    SLICE_X33Y29         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.437    11.437    VexRiscv/dataCache_1/clk100
    SLICE_X33Y29         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/C
                         clock pessimism              0.007    11.444    
                         clock uncertainty           -0.057    11.388    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.075    11.463    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 2.576ns (28.544%)  route 6.449ns (71.456%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.690     7.727    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.851 r  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.302     8.153    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.277 f  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.294     8.571    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  VexRiscv/dataCache_1/_zz_35[31]_i_3/O
                         net (fo=7, routed)           0.455     9.150    VexRiscv/dataCache_1/_zz_2020
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.274 r  VexRiscv/dataCache_1/victim_bufferReadedCounter[2]_i_2/O
                         net (fo=3, routed)           0.444     9.718    VexRiscv/dataCache_1/victim_bufferReadedCounter[2]_i_2_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.124     9.842 r  VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1/O
                         net (fo=4, routed)           0.737    10.579    VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.436    11.436    VexRiscv/dataCache_1/clk100
    SLICE_X37Y28         FDRE                                         r  VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]/C
                         clock pessimism              0.079    11.515    
                         clock uncertainty           -0.057    11.459    
    SLICE_X37Y28         FDRE (Setup_fdre_C_R)       -0.429    11.030    VexRiscv/dataCache_1/victim_readLineCmdCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain5_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.204ns (24.800%)  route 6.683ns (75.200%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.940     7.977    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  VexRiscv/dataCache_1/data_mem_grain0_reg_i_19/O
                         net (fo=16, routed)          1.481     9.582    VexRiscv/dataCache_1/data_mem_grain0_reg_i_19_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.706 r  VexRiscv/dataCache_1/data_mem_grain5_reg_i_9/O
                         net (fo=2, routed)           0.735    10.441    soc_basesoc_data_port_we[5]
    RAMB18_X2Y6          RAMB18E1                                     r  data_mem_grain5_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.489    11.489    sys_clk
    RAMB18_X2Y6          RAMB18E1                                     r  data_mem_grain5_reg/CLKARDCLK
                         clock pessimism              0.079    11.568    
                         clock uncertainty           -0.057    11.511    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.979    data_mem_grain5_reg
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.896ns (31.118%)  route 6.411ns (68.882%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.690     7.727    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.851 r  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9/O
                         net (fo=1, routed)           0.302     8.153    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_9_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.277 f  VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4/O
                         net (fo=3, routed)           0.294     8.571    VexRiscv/dataCache_1/vns_basesoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  VexRiscv/dataCache_1/_zz_35[31]_i_3/O
                         net (fo=7, routed)           0.507     9.202    VexRiscv/dataCache_1/_zz_2020
    SLICE_X39Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.764    10.090    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.118    10.208 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.327    10.535    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X33Y28         LUT6 (Prop_lut6_I1_O)        0.326    10.861 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.861    VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.436    11.436    VexRiscv/dataCache_1/clk100
    SLICE_X33Y28         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/C
                         clock pessimism              0.007    11.443    
                         clock uncertainty           -0.057    11.387    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.029    11.416    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain15_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 2.204ns (24.845%)  route 6.667ns (75.155%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.940     7.977    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  VexRiscv/dataCache_1/data_mem_grain0_reg_i_19/O
                         net (fo=16, routed)          1.348     9.449    VexRiscv/dataCache_1/data_mem_grain0_reg_i_19_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.573 r  VexRiscv/dataCache_1/data_mem_grain15_reg_i_9/O
                         net (fo=2, routed)           0.852    10.425    soc_basesoc_data_port_we[15]
    RAMB18_X2Y5          RAMB18E1                                     r  data_mem_grain15_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.494    11.494    sys_clk
    RAMB18_X2Y5          RAMB18E1                                     r  data_mem_grain15_reg/CLKARDCLK
                         clock pessimism              0.079    11.573    
                         clock uncertainty           -0.057    11.516    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.984    data_mem_grain15_reg
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 2.204ns (24.931%)  route 6.636ns (75.069%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        1.554     1.554    VexRiscv/dataCache_1/clk100
    SLICE_X41Y28         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[0]/Q
                         net (fo=23, routed)          1.059     3.070    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[0]
    SLICE_X40Y28         LUT4 (Prop_lut4_I2_O)        0.152     3.222 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.468     3.690    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I3_O)        0.326     4.016 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=84, routed)          0.559     4.575    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.124     4.699 r  VexRiscv/dataCache_1/tag_mem_reg_i_31/O
                         net (fo=27, routed)          0.633     5.331    VexRiscv/dataCache_1/tag_mem_reg_i_31_n_0
    SLICE_X45Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.455 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.808     6.263    VexRiscv/dataCache_1/soc_basesoc_tag_port_dat_w[5]
    SLICE_X46Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.387 r  VexRiscv/dataCache_1/tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     6.387    VexRiscv/dataCache_1/tag_mem_reg_i_41_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  VexRiscv/dataCache_1/tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.920    VexRiscv/dataCache_1/tag_mem_reg_i_34_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  VexRiscv/dataCache_1/tag_mem_reg_i_33/CO[3]
                         net (fo=6, routed)           0.940     7.977    VexRiscv/dataCache_1/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.101 r  VexRiscv/dataCache_1/data_mem_grain0_reg_i_19/O
                         net (fo=16, routed)          1.247     9.348    VexRiscv/dataCache_1/data_mem_grain0_reg_i_19_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.472 r  VexRiscv/dataCache_1/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           0.922    10.395    VexRiscv_n_301
    RAMB18_X2Y3          RAMB18E1                                     r  data_mem_grain13_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4325, routed)        1.498    11.498    sys_clk
    RAMB18_X2Y3          RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.079    11.577    
                         clock uncertainty           -0.057    11.520    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.988    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/_zz_44_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_35_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.251%)  route 0.159ns (51.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.554     0.554    VexRiscv/dataCache_1/clk100
    SLICE_X34Y28         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.148     0.702 r  VexRiscv/dataCache_1/_zz_44_reg[14]/Q
                         net (fo=1, routed)           0.159     0.860    VexRiscv/dataCache_1/_zz_44[14]
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/_zz_35_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.822     0.822    VexRiscv/dataCache_1/clk100
    SLICE_X36Y28         FDRE                                         r  VexRiscv/dataCache_1/_zz_35_reg[14]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.016     0.833    VexRiscv/dataCache_1/_zz_35_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/way_tagReadRspTwo_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_29_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.416%)  route 0.226ns (61.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.558     0.558    VexRiscv/dataCache_1/clk100
    SLICE_X35Y32         FDRE                                         r  VexRiscv/dataCache_1/way_tagReadRspTwo_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VexRiscv/dataCache_1/way_tagReadRspTwo_address_reg[3]/Q
                         net (fo=1, routed)           0.226     0.925    VexRiscv/dataCache_1/way_tagReadRspTwo_address[3]
    SLICE_X43Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_29_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.827     0.827    VexRiscv/dataCache_1/clk100
    SLICE_X43Y32         FDRE                                         r  VexRiscv/dataCache_1/_zz_29_reg[15]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.070     0.892    VexRiscv/dataCache_1/_zz_29_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.564     0.564    sys_clk
    SLICE_X47Y39         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_reg_0_15_0_5/ADDRD0
    SLICE_X46Y39         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4325, routed)        0.834     0.834    storage_reg_0_15_0_5/WCLK
    SLICE_X46Y39         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X46Y39         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   VexRiscv/dataCache_1/way_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y13  storage_5_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14  storage_5_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y14  storage_5_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y8   storage_4_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_4_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y6   storage_4_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y30         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.125     3.738    
    SLICE_X65Y30         FDPE (Setup_fdpe_C_D)       -0.005     3.733    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.667    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.390ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y32         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4325, routed)        0.591     2.591    sys_clk
    SLICE_X65Y32         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X65Y32         FDPE (Setup_fdpe_C_D)       -0.005     2.456    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.456    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.390    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |     0.418 (r) | FAST    |     1.634 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.356 (r) | SLOW    |    -0.692 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     4.087 (r) | SLOW    |    -1.062 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     2.643 (r) | SLOW    |    -0.281 (r) | FAST    |                |
sys_clk   | user_btn0        | FDRE           | -        |     6.466 (r) | SLOW    |    -1.660 (r) | FAST    |                |
sys_clk   | user_btn1        | FDRE           | -        |     5.830 (r) | SLOW    |    -1.514 (r) | FAST    |                |
sys_clk   | user_btn2        | FDRE           | -        |     6.244 (r) | SLOW    |    -1.648 (r) | FAST    |                |
sys_clk   | user_btn3        | FDRE           | -        |     6.504 (r) | SLOW    |    -1.736 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |     6.029 (r) | SLOW    |    -1.826 (r) | FAST    |                |
sys_clk   | user_sw1         | FDRE           | -        |     5.099 (r) | SLOW    |    -1.428 (r) | FAST    |                |
sys_clk   | user_sw2         | FDRE           | -        |     4.525 (r) | SLOW    |    -1.254 (r) | FAST    |                |
sys_clk   | user_sw3         | FDRE           | -        |     4.822 (r) | SLOW    |    -1.378 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.710 (r) | SLOW    |      1.648 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.910 (r) | SLOW    |      1.734 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.922 (r) | SLOW    |      1.747 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.558 (r) | SLOW    |      1.579 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.862 (r) | SLOW    |      1.720 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.062 (r) | SLOW    |      1.819 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.708 (r) | SLOW    |      1.646 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.850 (r) | SLOW    |      1.706 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.716 (r) | SLOW    |      1.683 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.020 (r) | SLOW    |      1.778 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.233 (r) | SLOW    |      1.502 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.856 (r) | SLOW    |      1.733 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.242 (r) | SLOW    |      1.478 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.856 (r) | SLOW    |      1.715 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.241 (r) | SLOW    |      1.490 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.880 (r) | SLOW    |      1.715 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.003 (r) | SLOW    |      1.761 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.404 (r) | SLOW    |      1.505 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.004 (r) | SLOW    |      1.769 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.405 (r) | SLOW    |      1.501 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     10.218 (r) | SLOW    |      3.407 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.818 (r) | SLOW    |      2.977 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |      9.955 (r) | SLOW    |      3.063 (r) | FAST    |                   |
sys_clk   | user_led0        | FDRE           | -     |      8.403 (r) | SLOW    |      2.669 (r) | FAST    |                   |
sys_clk   | user_led1        | FDRE           | -     |      8.340 (r) | SLOW    |      2.618 (r) | FAST    |                   |
sys_clk   | user_led2        | FDRE           | -     |      9.465 (r) | SLOW    |      3.203 (r) | FAST    |                   |
sys_clk   | user_led3        | FDRE           | -     |      9.555 (r) | SLOW    |      3.210 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.144 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.603 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.829 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.710 (r) | SLOW    |   1.648 (r) | FAST    |    0.477 |
ddram_dq[1]        |   6.910 (r) | SLOW    |   1.734 (r) | FAST    |    0.677 |
ddram_dq[2]        |   6.922 (r) | SLOW    |   1.747 (r) | FAST    |    0.689 |
ddram_dq[3]        |   6.558 (r) | SLOW    |   1.579 (r) | FAST    |    0.325 |
ddram_dq[4]        |   6.862 (r) | SLOW    |   1.720 (r) | FAST    |    0.629 |
ddram_dq[5]        |   7.062 (r) | SLOW    |   1.819 (r) | FAST    |    0.829 |
ddram_dq[6]        |   6.708 (r) | SLOW    |   1.646 (r) | FAST    |    0.475 |
ddram_dq[7]        |   6.850 (r) | SLOW    |   1.706 (r) | FAST    |    0.617 |
ddram_dq[8]        |   6.716 (r) | SLOW    |   1.683 (r) | FAST    |    0.483 |
ddram_dq[9]        |   7.020 (r) | SLOW    |   1.778 (r) | FAST    |    0.787 |
ddram_dq[10]       |   6.233 (r) | SLOW    |   1.502 (r) | FAST    |    0.025 |
ddram_dq[11]       |   6.856 (r) | SLOW    |   1.733 (r) | FAST    |    0.623 |
ddram_dq[12]       |   6.242 (r) | SLOW    |   1.478 (r) | FAST    |    0.009 |
ddram_dq[13]       |   6.856 (r) | SLOW    |   1.715 (r) | FAST    |    0.624 |
ddram_dq[14]       |   6.241 (r) | SLOW    |   1.490 (r) | FAST    |    0.012 |
ddram_dq[15]       |   6.880 (r) | SLOW    |   1.715 (r) | FAST    |    0.647 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.062 (r) | SLOW    |   1.478 (r) | FAST    |    0.829 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.601 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.003 (r) | SLOW    |   1.761 (r) | FAST    |    0.600 |
ddram_dqs_n[1]     |   6.404 (r) | SLOW    |   1.505 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.004 (r) | SLOW    |   1.769 (r) | FAST    |    0.601 |
ddram_dqs_p[1]     |   6.405 (r) | SLOW    |   1.501 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.004 (r) | SLOW    |   1.501 (r) | FAST    |    0.601 |
-------------------+-------------+---------+-------------+---------+----------+




