

================================================================
== Vitis HLS Report for 'detect_eth_protocol_512_s'
================================================================
* Date:           Sat Mar 18 14:33:50 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.737 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1073|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|     1386|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1386|     1160|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_178_p2                |         +|   0|  0|   23|          16|           1|
    |and_ln414_3_fu_256_p2             |       and|   0|  0|  112|         112|         112|
    |and_ln414_4_fu_262_p2             |       and|   0|  0|  112|         112|         112|
    |and_ln414_fu_244_p2               |       and|   0|  0|  112|         112|         112|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|    2|           1|           1|
    |ap_condition_137                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op66_write_state3    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_78_p3          |       and|   0|  0|  112|           1|           0|
    |icmp_ln414_fu_185_p2              |      icmp|   0|  0|   16|          25|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |or_ln62_1_fu_301_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln62_fu_284_p2                 |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_268_p2              |        or|   0|  0|  112|         112|         112|
    |select_ln414_4_fu_220_p3          |    select|   0|  0|  108|           1|         112|
    |select_ln414_5_fu_228_p3          |    select|   0|  0|  108|           1|         113|
    |select_ln414_6_fu_236_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_202_p3            |    select|   0|  0|  108|           1|         112|
    |select_ln62_fu_294_p3             |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_250_p2               |       xor|   0|  0|  112|           2|         112|
    |xor_ln62_fu_289_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1073|         507|         919|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                           |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_1_new_0_i_phi_fu_120_p4     |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_1_flag_0_i_phi_fu_109_p4  |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_130_p4   |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_138             |  14|          3|  112|        336|
    |ethDataFifo_blk_n                                 |   9|          2|    1|          2|
    |etherTypeFifo_blk_n                               |   9|          2|    1|          2|
    |s_axis_raw_internal_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  87|         19|  134|        382|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+------+----+------+-----------+
    |                  Name                 |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                              |     1|   0|     1|          0|
    |ap_done_reg                            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_8_reg_138  |   112|   0|   112|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_138  |   112|   0|   112|          0|
    |header_header_V_1                      |   112|   0|   112|          0|
    |header_idx_1                           |    16|   0|    16|          0|
    |header_ready_1                         |     1|   0|     1|          0|
    |metaWritten_1                          |     1|   0|     1|          0|
    |metaWritten_1_load_reg_385             |     1|   0|     1|          0|
    |s_axis_raw_internal_read_reg_357       |  1024|   0|  1024|          0|
    |tmp_i_reg_353                          |     1|   0|     1|          0|
    |tmp_i_reg_353_pp0_iter1_reg            |     1|   0|     1|          0|
    |tmp_last_V_reg_364                     |     1|   0|     1|          0|
    +---------------------------------------+------+----+------+-----------+
    |Total                                  |  1386|   0|  1386|          0|
    +---------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+--------------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+-----------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|s_axis_raw_internal_dout     |   in|  1024|     ap_fifo|       s_axis_raw_internal|       pointer|
|s_axis_raw_internal_empty_n  |   in|     1|     ap_fifo|       s_axis_raw_internal|       pointer|
|s_axis_raw_internal_read     |  out|     1|     ap_fifo|       s_axis_raw_internal|       pointer|
|ethDataFifo_din              |  out|  1024|     ap_fifo|               ethDataFifo|       pointer|
|ethDataFifo_full_n           |   in|     1|     ap_fifo|               ethDataFifo|       pointer|
|ethDataFifo_write            |  out|     1|     ap_fifo|               ethDataFifo|       pointer|
|etherTypeFifo_din            |  out|    16|     ap_fifo|             etherTypeFifo|       pointer|
|etherTypeFifo_full_n         |   in|     1|     ap_fifo|             etherTypeFifo|       pointer|
|etherTypeFifo_write          |  out|     1|     ap_fifo|             etherTypeFifo|       pointer|
+-----------------------------+-----+------+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:37]   --->   Operation 16 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %s_axis_raw_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp_i, void %detect_eth_protocol<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:47]   --->   Operation 18 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%s_axis_raw_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %s_axis_raw_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'read' 's_axis_raw_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_raw_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln67 = br void %detect_eth_protocol<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:67]   --->   Operation 21 'br' 'br_ln67' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%header_ready_1_load = load i1 %header_ready_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 22 'load' 'header_ready_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 23 'load' 'header_idx_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = load i112 %header_header_V_1"   --->   Operation 24 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_1_load, void %.critedge33.i, void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 25 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i1024 %s_axis_raw_internal_read"   --->   Operation 27 'trunc' 'tmp_68' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 28 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_1_load & !tmp_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 111"   --->   Operation 29 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%trunc_ln414 = trunc i1024 %s_axis_raw_internal_read"   --->   Operation 30 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%st6 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i1.i111, i1 %trunc_ln414, i111 0"   --->   Operation 31 'bitconcatenate' 'st6' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414 = select i1 %icmp_ln414, i112 %st6, i112 %tmp_68"   --->   Operation 32 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%tmp = partselect i112 @llvm.part.select.i112, i112 %select_ln414, i32 111, i32 0"   --->   Operation 33 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i112 %tmp, i112 %tmp_68"   --->   Operation 34 'select' 'select_ln414_4' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i112 2596148429267413814265248164610048, i112 5192296858534827628530496329220095"   --->   Operation 35 'select' 'select_ln414_5' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i112 1, i112 5192296858534827628530496329220095"   --->   Operation 36 'select' 'select_ln414_6' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln414 = and i112 %select_ln414_5, i112 %select_ln414_6"   --->   Operation 37 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i112 %and_ln414, i112 5192296858534827628530496329220095"   --->   Operation 38 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_3 = and i112 %p_Val2_s, i112 %xor_ln414"   --->   Operation 39 'and' 'and_ln414_3' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln414_4 = and i112 %select_ln414_4, i112 %and_ln414"   --->   Operation 40 'and' 'and_ln414_4' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.26ns) (out node of the LUT)   --->   "%p_Result_s = or i112 %and_ln414_3, i112 %and_ln414_4"   --->   Operation 41 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln414 = store i112 %p_Result_s, i112 %header_header_V_1"   --->   Operation 42 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%header_ready_1_flag_0_i = phi i1 0, void, i1 1, void %.critedge33.i"   --->   Operation 44 'phi' 'header_ready_1_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%header_idx_1_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge33.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 45 'phi' 'header_idx_1_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1 %metaWritten_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:54]   --->   Operation 46 'load' 'metaWritten_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln54 = br i1 %metaWritten_1_load, void, void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:54]   --->   Operation 47 'br' 'br_ln54' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln59 = br void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:59]   --->   Operation 48 'br' 'br_ln59' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%metaWritten_1_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void"   --->   Operation 49 'phi' 'metaWritten_1_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ethDataFifo, i1024 %s_axis_raw_internal_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 4> <FIFO>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%or_ln62 = or i1 %tmp_last_V, i1 %header_ready_1_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 51 'or' 'or_ln62' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.12ns)   --->   "%xor_ln62 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 52 'xor' 'xor_ln62' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.24ns)   --->   "%select_ln62 = select i1 %tmp_last_V, i16 0, i16 %header_idx_1_new_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 53 'select' 'select_ln62' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln62_1 = or i1 %tmp_last_V, i1 %metaWritten_1_flag_0_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 54 'or' 'or_ln62_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %or_ln62_1, void %._crit_edge2.new4.i, void %mergeST3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 55 'br' 'br_ln62' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %xor_ln62, i1 %metaWritten_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:58]   --->   Operation 56 'store' 'store_ln58' <Predicate = (tmp_i & or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new4.i"   --->   Operation 57 'br' 'br_ln0' <Predicate = (tmp_i & or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %or_ln62, void %._crit_edge2.new.i, void %mergeST1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 58 'br' 'br_ln62' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln62, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 59 'store' 'store_ln67' <Predicate = (tmp_i & or_ln62)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln62, i1 %header_ready_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:65]   --->   Operation 60 'store' 'store_ln65' <Predicate = (tmp_i & or_ln62)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge2.new.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (tmp_i & or_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i112 %p_Val2_s, void, i112 %p_Result_s, void %.critedge33.i"   --->   Operation 62 'phi' 'p_Val2_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %p_Val2_8, i32 104, i32 111"   --->   Operation 63 'partselect' 'p_Result_i' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %p_Val2_8, i32 96, i32 103"   --->   Operation 64 'partselect' 'p_Result_40_i' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_40_i, i8 %p_Result_i"   --->   Operation 65 'bitconcatenate' 'p_Result_31' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %etherTypeFifo, i16 %p_Result_31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_raw_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ metaWritten_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ etherTypeFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ethDataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specpipeline_ln37        (specpipeline  ) [ 0000]
tmp_i                    (nbreadreq     ) [ 0111]
br_ln47                  (br            ) [ 0000]
s_axis_raw_internal_read (read          ) [ 0110]
tmp_last_V               (bitselect     ) [ 0110]
br_ln67                  (br            ) [ 0000]
header_ready_1_load      (load          ) [ 0110]
header_idx_1_load        (load          ) [ 0000]
p_Val2_s                 (load          ) [ 0111]
br_ln55                  (br            ) [ 0111]
shl_ln                   (bitconcatenate) [ 0000]
tmp_68                   (trunc         ) [ 0000]
add_ln67                 (add           ) [ 0000]
icmp_ln414               (icmp          ) [ 0000]
trunc_ln414              (trunc         ) [ 0000]
st6                      (bitconcatenate) [ 0000]
select_ln414             (select        ) [ 0000]
tmp                      (partselect    ) [ 0000]
select_ln414_4           (select        ) [ 0000]
select_ln414_5           (select        ) [ 0000]
select_ln414_6           (select        ) [ 0000]
and_ln414                (and           ) [ 0000]
xor_ln414                (xor           ) [ 0000]
and_ln414_3              (and           ) [ 0000]
and_ln414_4              (and           ) [ 0000]
p_Result_s               (or            ) [ 0111]
store_ln414              (store         ) [ 0000]
br_ln0                   (br            ) [ 0111]
header_ready_1_flag_0_i  (phi           ) [ 0000]
header_idx_1_new_0_i     (phi           ) [ 0000]
metaWritten_1_load       (load          ) [ 0111]
br_ln54                  (br            ) [ 0000]
br_ln59                  (br            ) [ 0000]
metaWritten_1_flag_0_i   (phi           ) [ 0000]
write_ln173              (write         ) [ 0000]
or_ln62                  (or            ) [ 0110]
xor_ln62                 (xor           ) [ 0000]
select_ln62              (select        ) [ 0000]
or_ln62_1                (or            ) [ 0110]
br_ln62                  (br            ) [ 0000]
store_ln58               (store         ) [ 0000]
br_ln0                   (br            ) [ 0000]
br_ln62                  (br            ) [ 0000]
store_ln67               (store         ) [ 0000]
store_ln65               (store         ) [ 0000]
br_ln0                   (br            ) [ 0000]
p_Val2_8                 (phi           ) [ 0101]
p_Result_i               (partselect    ) [ 0000]
p_Result_40_i            (partselect    ) [ 0000]
p_Result_31              (bitconcatenate) [ 0000]
write_ln173              (write         ) [ 0000]
ret_ln0                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_raw_internal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_raw_internal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_ready_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_idx_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_header_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="metaWritten_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="etherTypeFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="etherTypeFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ethDataFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethDataFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i1.i111"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i112"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_i_nbreadreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1024" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="s_axis_raw_internal_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1024" slack="0"/>
<pin id="88" dir="0" index="1" bw="1024" slack="0"/>
<pin id="89" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_raw_internal_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln173_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="1024" slack="0"/>
<pin id="95" dir="0" index="2" bw="1024" slack="1"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln173_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="16" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="header_ready_1_flag_0_i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_1_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="header_ready_1_flag_0_i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_flag_0_i/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="header_idx_1_new_0_i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_1_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="header_idx_1_new_0_i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_1_new_0_i/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="metaWritten_1_flag_0_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="metaWritten_1_flag_0_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_1_flag_0_i/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="p_Val2_8_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="112" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_8 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Val2_8_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="112" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="112" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_last_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1024" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="header_ready_1_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_1_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="header_idx_1_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_1_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Val2_s_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="112" slack="0"/>
<pin id="165" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_68_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1024" slack="1"/>
<pin id="177" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln67_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln414_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="25" slack="0"/>
<pin id="187" dir="0" index="1" bw="25" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln414_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1024" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="st6_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="112" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st6/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln414_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="112" slack="0"/>
<pin id="205" dir="0" index="2" bw="112" slack="0"/>
<pin id="206" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="112" slack="0"/>
<pin id="212" dir="0" index="1" bw="112" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln414_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="112" slack="0"/>
<pin id="223" dir="0" index="2" bw="112" slack="0"/>
<pin id="224" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_4/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln414_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="112" slack="0"/>
<pin id="231" dir="0" index="2" bw="112" slack="0"/>
<pin id="232" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln414_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="112" slack="0"/>
<pin id="239" dir="0" index="2" bw="112" slack="0"/>
<pin id="240" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="and_ln414_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="112" slack="0"/>
<pin id="246" dir="0" index="1" bw="112" slack="0"/>
<pin id="247" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln414_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="112" slack="0"/>
<pin id="252" dir="0" index="1" bw="112" slack="0"/>
<pin id="253" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="and_ln414_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="112" slack="0"/>
<pin id="258" dir="0" index="1" bw="112" slack="0"/>
<pin id="259" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_3/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="and_ln414_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="112" slack="0"/>
<pin id="264" dir="0" index="1" bw="112" slack="0"/>
<pin id="265" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="112" slack="0"/>
<pin id="270" dir="0" index="1" bw="112" slack="0"/>
<pin id="271" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln414_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="112" slack="0"/>
<pin id="276" dir="0" index="1" bw="112" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="metaWritten_1_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_1_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln62_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln62_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln62/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln62_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="0"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="or_ln62_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln58_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln67_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln65_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Result_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="112" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_40_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="112" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_40_i/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_31_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="357" class="1005" name="s_axis_raw_internal_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1024" slack="1"/>
<pin id="359" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_raw_internal_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_last_V_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_Val2_s_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="112" slack="1"/>
<pin id="377" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_Result_s_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="112" slack="1"/>
<pin id="382" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="385" class="1005" name="metaWritten_1_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="86" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="159" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="159" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="189"><net_src comp="167" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="185" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="194" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="175" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="202" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="185" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="210" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="175" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="185" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="185" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="228" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="236" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="163" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="220" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="244" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="256" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="109" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="120" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="130" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="289" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="8" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="294" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="289" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="141" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="68" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="141" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="72" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="334" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="324" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="356"><net_src comp="78" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="86" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="367"><net_src comp="147" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="378"><net_src comp="163" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="383"><net_src comp="268" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="388"><net_src comp="280" pin="1"/><net_sink comp="385" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_raw_internal | {}
	Port: header_ready_1 | {2 }
	Port: header_idx_1 | {2 }
	Port: header_header_V_1 | {2 }
	Port: metaWritten_1 | {2 }
	Port: etherTypeFifo | {3 }
	Port: ethDataFifo | {2 }
 - Input state : 
	Port: detect_eth_protocol<512> : s_axis_raw_internal | {1 }
	Port: detect_eth_protocol<512> : header_ready_1 | {2 }
	Port: detect_eth_protocol<512> : header_idx_1 | {2 }
	Port: detect_eth_protocol<512> : header_header_V_1 | {2 }
	Port: detect_eth_protocol<512> : metaWritten_1 | {2 }
	Port: detect_eth_protocol<512> : etherTypeFifo | {}
	Port: detect_eth_protocol<512> : ethDataFifo | {}
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		add_ln67 : 1
		icmp_ln414 : 2
		st6 : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_4 : 5
		select_ln414_5 : 3
		select_ln414_6 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_3 : 4
		and_ln414_4 : 6
		p_Result_s : 4
		store_ln414 : 4
		header_ready_1_flag_0_i : 2
		header_idx_1_new_0_i : 2
		br_ln54 : 1
		metaWritten_1_flag_0_i : 2
		or_ln62 : 3
		select_ln62 : 3
		or_ln62_1 : 3
		br_ln62 : 3
		br_ln62 : 3
		store_ln67 : 4
	State 3
		p_Result_i : 1
		p_Result_40_i : 1
		p_Result_31 : 2
		write_ln173 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln414_fu_202         |    0    |   108   |
|          |        select_ln414_4_fu_220        |    0    |   108   |
|  select  |        select_ln414_5_fu_228        |    0    |   108   |
|          |        select_ln414_6_fu_236        |    0    |   108   |
|          |          select_ln62_fu_294         |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|          |           and_ln414_fu_244          |    0    |   112   |
|    and   |          and_ln414_3_fu_256         |    0    |   112   |
|          |          and_ln414_4_fu_262         |    0    |   112   |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_s_fu_268          |    0    |   112   |
|    or    |            or_ln62_fu_284           |    0    |    2    |
|          |           or_ln62_1_fu_301          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln414_fu_250          |    0    |   112   |
|          |           xor_ln62_fu_289           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln67_fu_178           |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln414_fu_185          |    0    |    16   |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_78        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | s_axis_raw_internal_read_read_fu_86 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln173_write_fu_92       |    0    |    0    |
|          |       write_ln173_write_fu_99       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|          tmp_last_V_fu_147          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            shl_ln_fu_167            |    0    |    0    |
|bitconcatenate|              st6_fu_194             |    0    |    0    |
|          |          p_Result_31_fu_344         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |            tmp_68_fu_175            |    0    |    0    |
|          |          trunc_ln414_fu_191         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_210             |    0    |    0    |
|partselect|          p_Result_i_fu_324          |    0    |    0    |
|          |         p_Result_40_i_fu_334        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   1053  |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|  header_idx_1_new_0_i_reg_117  |   16   |
| header_ready_1_flag_0_i_reg_106|    1   |
| metaWritten_1_flag_0_i_reg_127 |    1   |
|   metaWritten_1_load_reg_385   |    1   |
|       p_Result_s_reg_380       |   112  |
|        p_Val2_8_reg_138        |   112  |
|        p_Val2_s_reg_375        |   112  |
|s_axis_raw_internal_read_reg_357|  1024  |
|          tmp_i_reg_353         |    1   |
|       tmp_last_V_reg_364       |    1   |
+--------------------------------+--------+
|              Total             |  1381  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1053  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1381  |    -   |
+-----------+--------+--------+
|   Total   |  1381  |  1053  |
+-----------+--------+--------+
