//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__raygen__fisheye_chroma_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__fisheye_chroma_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<130>;
	.reg .f32 	%f<1154>;
	.reg .b32 	%r<887>;
	.reg .b64 	%rd<103>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r183, %r184}, [params+64];
	// begin inline asm
	call (%r180), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	cvt.u64.u32 	%rd4, %r180;
	mul.wide.u32 	%rd21, %r180, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r185, %r186}, [%rd22];
	setp.ge.s32 	%p3, %r185, %r183;
	setp.ge.s32 	%p4, %r186, %r184;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_119;

	mad.lo.s32 	%r187, %r186, %r183, %r185;
	ld.const.v2.u32 	{%r188, %r189}, [params+8];
	shl.b32 	%r192, %r188, 4;
	add.s32 	%r193, %r192, -1556008596;
	add.s32 	%r194, %r188, -1640531527;
	shr.u32 	%r195, %r188, 5;
	add.s32 	%r196, %r195, -939442524;
	xor.b32  	%r197, %r193, %r194;
	xor.b32  	%r198, %r197, %r196;
	add.s32 	%r199, %r187, %r198;
	shl.b32 	%r200, %r199, 4;
	add.s32 	%r201, %r200, -1383041155;
	add.s32 	%r202, %r199, -1640531527;
	xor.b32  	%r203, %r201, %r202;
	shr.u32 	%r204, %r199, 5;
	add.s32 	%r205, %r204, 2123724318;
	xor.b32  	%r206, %r203, %r205;
	add.s32 	%r207, %r206, %r188;
	shl.b32 	%r208, %r207, 4;
	add.s32 	%r209, %r208, -1556008596;
	add.s32 	%r210, %r207, 1013904242;
	shr.u32 	%r211, %r207, 5;
	add.s32 	%r212, %r211, -939442524;
	xor.b32  	%r213, %r209, %r210;
	xor.b32  	%r214, %r213, %r212;
	add.s32 	%r215, %r214, %r199;
	shl.b32 	%r216, %r215, 4;
	add.s32 	%r217, %r216, -1383041155;
	add.s32 	%r218, %r215, 1013904242;
	xor.b32  	%r219, %r217, %r218;
	shr.u32 	%r220, %r215, 5;
	add.s32 	%r221, %r220, 2123724318;
	xor.b32  	%r222, %r219, %r221;
	add.s32 	%r223, %r222, %r207;
	shl.b32 	%r224, %r223, 4;
	add.s32 	%r225, %r224, -1556008596;
	add.s32 	%r226, %r223, -626627285;
	shr.u32 	%r227, %r223, 5;
	add.s32 	%r228, %r227, -939442524;
	xor.b32  	%r229, %r225, %r226;
	xor.b32  	%r230, %r229, %r228;
	add.s32 	%r231, %r230, %r215;
	shl.b32 	%r232, %r231, 4;
	add.s32 	%r233, %r232, -1383041155;
	add.s32 	%r234, %r231, -626627285;
	xor.b32  	%r235, %r233, %r234;
	shr.u32 	%r236, %r231, 5;
	add.s32 	%r237, %r236, 2123724318;
	xor.b32  	%r238, %r235, %r237;
	add.s32 	%r239, %r238, %r223;
	shl.b32 	%r240, %r239, 4;
	add.s32 	%r241, %r240, -1556008596;
	add.s32 	%r242, %r239, 2027808484;
	shr.u32 	%r243, %r239, 5;
	add.s32 	%r244, %r243, -939442524;
	xor.b32  	%r245, %r241, %r242;
	xor.b32  	%r246, %r245, %r244;
	add.s32 	%r247, %r246, %r231;
	shl.b32 	%r248, %r247, 4;
	add.s32 	%r249, %r248, -1383041155;
	add.s32 	%r250, %r247, 2027808484;
	xor.b32  	%r251, %r249, %r250;
	shr.u32 	%r252, %r247, 5;
	add.s32 	%r253, %r252, 2123724318;
	xor.b32  	%r254, %r251, %r253;
	add.s32 	%r255, %r254, %r239;
	shl.b32 	%r256, %r255, 4;
	add.s32 	%r257, %r256, -1556008596;
	add.s32 	%r258, %r255, 387276957;
	shr.u32 	%r259, %r255, 5;
	add.s32 	%r260, %r259, -939442524;
	xor.b32  	%r261, %r257, %r258;
	xor.b32  	%r262, %r261, %r260;
	add.s32 	%r263, %r262, %r247;
	shl.b32 	%r264, %r263, 4;
	add.s32 	%r265, %r264, -1383041155;
	add.s32 	%r266, %r263, 387276957;
	xor.b32  	%r267, %r265, %r266;
	shr.u32 	%r268, %r263, 5;
	add.s32 	%r269, %r268, 2123724318;
	xor.b32  	%r270, %r267, %r269;
	add.s32 	%r271, %r270, %r255;
	shl.b32 	%r272, %r271, 4;
	add.s32 	%r273, %r272, -1556008596;
	add.s32 	%r274, %r271, -1253254570;
	shr.u32 	%r275, %r271, 5;
	add.s32 	%r276, %r275, -939442524;
	xor.b32  	%r277, %r273, %r274;
	xor.b32  	%r278, %r277, %r276;
	add.s32 	%r279, %r278, %r263;
	shl.b32 	%r280, %r279, 4;
	add.s32 	%r281, %r280, -1383041155;
	add.s32 	%r282, %r279, -1253254570;
	xor.b32  	%r283, %r281, %r282;
	shr.u32 	%r284, %r279, 5;
	add.s32 	%r285, %r284, 2123724318;
	xor.b32  	%r286, %r283, %r285;
	add.s32 	%r287, %r286, %r271;
	shl.b32 	%r288, %r287, 4;
	add.s32 	%r289, %r288, -1556008596;
	add.s32 	%r290, %r287, 1401181199;
	shr.u32 	%r291, %r287, 5;
	add.s32 	%r292, %r291, -939442524;
	xor.b32  	%r293, %r289, %r290;
	xor.b32  	%r294, %r293, %r292;
	add.s32 	%r295, %r294, %r279;
	shl.b32 	%r296, %r295, 4;
	add.s32 	%r297, %r296, -1383041155;
	add.s32 	%r298, %r295, 1401181199;
	xor.b32  	%r299, %r297, %r298;
	shr.u32 	%r300, %r295, 5;
	add.s32 	%r301, %r300, 2123724318;
	xor.b32  	%r302, %r299, %r301;
	add.s32 	%r303, %r302, %r287;
	shl.b32 	%r304, %r303, 4;
	add.s32 	%r305, %r304, -1556008596;
	add.s32 	%r306, %r303, -239350328;
	shr.u32 	%r307, %r303, 5;
	add.s32 	%r308, %r307, -939442524;
	xor.b32  	%r309, %r305, %r306;
	xor.b32  	%r310, %r309, %r308;
	add.s32 	%r311, %r310, %r295;
	shl.b32 	%r312, %r311, 4;
	add.s32 	%r313, %r312, -1383041155;
	add.s32 	%r314, %r311, -239350328;
	xor.b32  	%r315, %r313, %r314;
	shr.u32 	%r316, %r311, 5;
	add.s32 	%r317, %r316, 2123724318;
	xor.b32  	%r318, %r315, %r317;
	add.s32 	%r319, %r318, %r303;
	shl.b32 	%r320, %r319, 4;
	add.s32 	%r321, %r320, -1556008596;
	add.s32 	%r322, %r319, -1879881855;
	shr.u32 	%r323, %r319, 5;
	add.s32 	%r324, %r323, -939442524;
	xor.b32  	%r325, %r321, %r322;
	xor.b32  	%r326, %r325, %r324;
	add.s32 	%r327, %r326, %r311;
	shl.b32 	%r328, %r327, 4;
	add.s32 	%r329, %r328, -1383041155;
	add.s32 	%r330, %r327, -1879881855;
	xor.b32  	%r331, %r329, %r330;
	shr.u32 	%r332, %r327, 5;
	add.s32 	%r333, %r332, 2123724318;
	xor.b32  	%r334, %r331, %r333;
	add.s32 	%r335, %r334, %r319;
	shl.b32 	%r336, %r335, 4;
	add.s32 	%r337, %r336, -1556008596;
	add.s32 	%r338, %r335, 774553914;
	shr.u32 	%r339, %r335, 5;
	add.s32 	%r340, %r339, -939442524;
	xor.b32  	%r341, %r337, %r338;
	xor.b32  	%r342, %r341, %r340;
	add.s32 	%r343, %r342, %r327;
	shl.b32 	%r344, %r343, 4;
	add.s32 	%r345, %r344, -1383041155;
	add.s32 	%r346, %r343, 774553914;
	xor.b32  	%r347, %r345, %r346;
	shr.u32 	%r348, %r343, 5;
	add.s32 	%r349, %r348, 2123724318;
	xor.b32  	%r350, %r347, %r349;
	add.s32 	%r351, %r350, %r335;
	shl.b32 	%r352, %r351, 4;
	add.s32 	%r353, %r352, -1556008596;
	add.s32 	%r354, %r351, -865977613;
	shr.u32 	%r355, %r351, 5;
	add.s32 	%r356, %r355, -939442524;
	xor.b32  	%r357, %r353, %r354;
	xor.b32  	%r358, %r357, %r356;
	add.s32 	%r359, %r358, %r343;
	shl.b32 	%r360, %r359, 4;
	add.s32 	%r361, %r360, -1383041155;
	add.s32 	%r362, %r359, -865977613;
	xor.b32  	%r363, %r361, %r362;
	shr.u32 	%r364, %r359, 5;
	add.s32 	%r365, %r364, 2123724318;
	xor.b32  	%r366, %r363, %r365;
	add.s32 	%r367, %r366, %r351;
	shl.b32 	%r368, %r367, 4;
	add.s32 	%r369, %r368, -1556008596;
	add.s32 	%r370, %r367, 1788458156;
	shr.u32 	%r371, %r367, 5;
	add.s32 	%r372, %r371, -939442524;
	xor.b32  	%r373, %r369, %r370;
	xor.b32  	%r374, %r373, %r372;
	add.s32 	%r375, %r374, %r359;
	shl.b32 	%r376, %r375, 4;
	add.s32 	%r377, %r376, -1383041155;
	add.s32 	%r378, %r375, 1788458156;
	xor.b32  	%r379, %r377, %r378;
	shr.u32 	%r380, %r375, 5;
	add.s32 	%r381, %r380, 2123724318;
	xor.b32  	%r382, %r379, %r381;
	add.s32 	%r383, %r382, %r367;
	shl.b32 	%r384, %r383, 4;
	add.s32 	%r385, %r384, -1556008596;
	add.s32 	%r386, %r383, 147926629;
	shr.u32 	%r387, %r383, 5;
	add.s32 	%r388, %r387, -939442524;
	xor.b32  	%r389, %r385, %r386;
	xor.b32  	%r390, %r389, %r388;
	add.s32 	%r391, %r390, %r375;
	shl.b32 	%r392, %r391, 4;
	add.s32 	%r393, %r392, -1383041155;
	add.s32 	%r394, %r391, 147926629;
	xor.b32  	%r395, %r393, %r394;
	shr.u32 	%r396, %r391, 5;
	add.s32 	%r397, %r396, 2123724318;
	xor.b32  	%r398, %r395, %r397;
	add.s32 	%r399, %r398, %r383;
	shl.b32 	%r400, %r399, 4;
	add.s32 	%r401, %r400, -1556008596;
	add.s32 	%r402, %r399, -1492604898;
	shr.u32 	%r403, %r399, 5;
	add.s32 	%r404, %r403, -939442524;
	xor.b32  	%r405, %r401, %r402;
	xor.b32  	%r406, %r405, %r404;
	add.s32 	%r407, %r406, %r391;
	shl.b32 	%r408, %r407, 4;
	add.s32 	%r409, %r408, -1383041155;
	add.s32 	%r410, %r407, -1492604898;
	xor.b32  	%r411, %r409, %r410;
	shr.u32 	%r412, %r407, 5;
	add.s32 	%r413, %r412, 2123724318;
	xor.b32  	%r414, %r411, %r413;
	add.s32 	%r415, %r414, %r399;
	shl.b32 	%r416, %r415, 4;
	add.s32 	%r417, %r416, -1556008596;
	add.s32 	%r418, %r415, 1161830871;
	shr.u32 	%r419, %r415, 5;
	add.s32 	%r420, %r419, -939442524;
	xor.b32  	%r421, %r417, %r418;
	xor.b32  	%r422, %r421, %r420;
	add.s32 	%r423, %r422, %r407;
	shl.b32 	%r424, %r423, 4;
	add.s32 	%r425, %r424, -1383041155;
	add.s32 	%r426, %r423, 1161830871;
	xor.b32  	%r427, %r425, %r426;
	shr.u32 	%r428, %r423, 5;
	add.s32 	%r429, %r428, 2123724318;
	xor.b32  	%r430, %r427, %r429;
	add.s32 	%r431, %r430, %r415;
	shl.b32 	%r432, %r431, 4;
	add.s32 	%r433, %r432, -1556008596;
	add.s32 	%r434, %r431, -478700656;
	shr.u32 	%r435, %r431, 5;
	add.s32 	%r436, %r435, -939442524;
	xor.b32  	%r437, %r433, %r434;
	xor.b32  	%r438, %r437, %r436;
	add.s32 	%r852, %r438, %r423;
	add.u64 	%rd23, %SP, 144;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r852;
	setp.eq.s32 	%p6, %r189, 0;
	mov.f32 	%f1032, 0f3F000000;
	mov.f32 	%f1033, %f1032;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r439, %r852, 1664525, 1013904223;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f334, %r440;
	mov.f32 	%f335, 0f4B800000;
	div.approx.ftz.f32 	%f1032, %f334, %f335;
	mad.lo.s32 	%r852, %r439, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r852;
	and.b32  	%r441, %r852, 16777215;
	cvt.rn.f32.u32 	%f336, %r441;
	div.approx.ftz.f32 	%f1033, %f336, %f335;

$L__BB0_3:
	cvt.rn.f32.s32 	%f337, %r185;
	add.ftz.f32 	%f338, %f1032, %f337;
	cvt.rn.f32.s32 	%f339, %r186;
	add.ftz.f32 	%f340, %f1033, %f339;
	mad.lo.s32 	%r442, %r852, 1664525, 1013904223;
	and.b32  	%r443, %r442, 16777215;
	cvt.rn.f32.u32 	%f341, %r443;
	mov.f32 	%f342, 0f4B800000;
	div.approx.ftz.f32 	%f343, %f341, %f342;
	add.ftz.f32 	%f5, %f343, %f343;
	ld.const.v2.f32 	{%f344, %f345}, [params+184];
	add.ftz.f32 	%f7, %f5, 0fBF800000;
	mov.f32 	%f347, 0f3F800000;
	mul.ftz.f32 	%f348, %f345, %f7;
	ld.const.f32 	%f349, [params+244];
	mul.ftz.f32 	%f350, %f349, %f7;
	sub.ftz.f32 	%f351, %f347, %f348;
	sub.ftz.f32 	%f352, %f347, %f350;
	add.ftz.f32 	%f353, %f352, %f352;
	ld.const.v2.f32 	{%f354, %f355}, [params+136];
	mul.ftz.f32 	%f358, %f355, %f353;
	cvt.rn.f32.s32 	%f359, %r183;
	div.approx.ftz.f32 	%f360, %f338, %f359;
	cvt.rn.f32.s32 	%f361, %r184;
	div.approx.ftz.f32 	%f362, %f340, %f361;
	add.ftz.f32 	%f363, %f360, 0fBF000000;
	add.ftz.f32 	%f364, %f362, 0fBF000000;
	mul.ftz.f32 	%f365, %f363, %f358;
	mul.ftz.f32 	%f366, %f364, %f358;
	div.approx.ftz.f32 	%f367, %f359, %f361;
	mul.ftz.f32 	%f368, %f367, %f365;
	sin.approx.ftz.f32 	%f369, %f368;
	neg.ftz.f32 	%f370, %f369;
	ld.const.v2.f32 	{%f371, %f372}, [params+144];
	mul.ftz.f32 	%f373, %f371, %f370;
	mul.ftz.f32 	%f374, %f372, %f370;
	ld.const.f32 	%f10, [params+152];
	mul.ftz.f32 	%f375, %f10, %f370;
	cos.approx.ftz.f32 	%f376, %f368;
	ld.const.v2.f32 	{%f377, %f378}, [params+176];
	mul.ftz.f32 	%f379, %f376, %f377;
	mul.ftz.f32 	%f380, %f376, %f378;
	mul.ftz.f32 	%f381, %f376, %f344;
	sub.ftz.f32 	%f382, %f373, %f379;
	sub.ftz.f32 	%f383, %f374, %f380;
	sub.ftz.f32 	%f384, %f375, %f381;
	sin.approx.ftz.f32 	%f385, %f366;
	neg.ftz.f32 	%f386, %f385;
	ld.const.v2.f32 	{%f387, %f388}, [params+160];
	mul.ftz.f32 	%f389, %f387, %f386;
	mul.ftz.f32 	%f390, %f388, %f386;
	ld.const.f32 	%f15, [params+168];
	mul.ftz.f32 	%f391, %f15, %f386;
	cos.approx.ftz.f32 	%f392, %f366;
	mul.ftz.f32 	%f393, %f392, %f377;
	mul.ftz.f32 	%f394, %f392, %f378;
	mul.ftz.f32 	%f395, %f392, %f344;
	sub.ftz.f32 	%f396, %f389, %f393;
	sub.ftz.f32 	%f397, %f390, %f394;
	sub.ftz.f32 	%f398, %f391, %f395;
	ld.const.v2.f32 	{%f399, %f400}, [params+80];
	ld.const.v2.f32 	{%f401, %f402}, [params+88];
	mul.ftz.f32 	%f403, %f351, %f402;
	ld.const.v2.f32 	{%f404, %f405}, [params+128];
	mul.ftz.f32 	%f408, %f405, %f405;
	fma.rn.ftz.f32 	%f409, %f404, %f404, %f408;
	fma.rn.ftz.f32 	%f410, %f354, %f354, %f409;
	sqrt.approx.ftz.f32 	%f411, %f410;
	mul.ftz.f32 	%f412, %f403, %f411;
	add.ftz.f32 	%f413, %f382, %f396;
	add.ftz.f32 	%f414, %f383, %f397;
	add.ftz.f32 	%f415, %f384, %f398;
	mul.ftz.f32 	%f416, %f414, %f414;
	fma.rn.ftz.f32 	%f417, %f413, %f413, %f416;
	fma.rn.ftz.f32 	%f418, %f415, %f415, %f417;
	rsqrt.approx.ftz.f32 	%f419, %f418;
	mul.ftz.f32 	%f420, %f413, %f419;
	mul.ftz.f32 	%f421, %f414, %f419;
	mul.ftz.f32 	%f422, %f415, %f419;
	fma.rn.ftz.f32 	%f21, %f412, %f420, %f399;
	fma.rn.ftz.f32 	%f22, %f412, %f421, %f400;
	fma.rn.ftz.f32 	%f23, %f412, %f422, %f401;
	mad.lo.s32 	%r444, %r442, 1664525, 1013904223;
	and.b32  	%r445, %r444, 16777215;
	cvt.rn.f32.u32 	%f423, %r445;
	div.approx.ftz.f32 	%f424, %f423, %f342;
	mad.lo.s32 	%r446, %r444, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r446;
	and.b32  	%r447, %r446, 16777215;
	cvt.rn.f32.u32 	%f425, %r447;
	div.approx.ftz.f32 	%f426, %f425, %f342;
	ld.const.f32 	%f24, [params+108];
	fma.rn.ftz.f32 	%f25, %f424, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f26, %f426, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f1035, %f26;
	setp.gt.ftz.f32 	%p7, %f25, %f1035;
	@%p7 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_4;

$L__BB0_8:
	setp.gt.ftz.f32 	%p10, %f25, %f26;
	@%p10 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	div.approx.ftz.f32 	%f436, %f26, %f25;
	mul.ftz.f32 	%f1034, %f436, 0f3F490FDB;
	mov.f32 	%f1035, %f25;
	bra.uni 	$L__BB0_11;

$L__BB0_4:
	setp.lt.ftz.f32 	%p8, %f25, %f26;
	@%p8 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	neg.ftz.f32 	%f1035, %f25;
	div.approx.ftz.f32 	%f431, %f26, %f25;
	add.ftz.f32 	%f432, %f431, 0f40800000;
	mul.ftz.f32 	%f1034, %f432, 0f3F490FDB;
	bra.uni 	$L__BB0_11;

$L__BB0_9:
	div.approx.ftz.f32 	%f433, %f25, %f26;
	mov.f32 	%f434, 0f40000000;
	sub.ftz.f32 	%f435, %f434, %f433;
	mul.ftz.f32 	%f1034, %f435, 0f3F490FDB;
	mov.f32 	%f1035, %f26;
	bra.uni 	$L__BB0_11;

$L__BB0_5:
	setp.eq.ftz.f32 	%p9, %f26, 0f00000000;
	mov.f32 	%f1034, 0f00000000;
	@%p9 bra 	$L__BB0_11;

	div.approx.ftz.f32 	%f428, %f25, %f26;
	mov.f32 	%f429, 0f40C00000;
	sub.ftz.f32 	%f430, %f429, %f428;
	mul.ftz.f32 	%f1034, %f430, 0f3F490FDB;

$L__BB0_11:
	sub.ftz.f32 	%f438, %f347, %f24;
	fma.rn.ftz.f32 	%f439, %f438, %f1035, %f24;
	cos.approx.ftz.f32 	%f440, %f1034;
	mul.ftz.f32 	%f441, %f440, %f439;
	sin.approx.ftz.f32 	%f442, %f1034;
	mul.ftz.f32 	%f443, %f439, %f442;
	mul.ftz.f32 	%f444, %f443, %f387;
	mul.ftz.f32 	%f445, %f443, %f388;
	mul.ftz.f32 	%f446, %f443, %f15;
	fma.rn.ftz.f32 	%f447, %f441, %f371, %f444;
	fma.rn.ftz.f32 	%f448, %f441, %f372, %f445;
	fma.rn.ftz.f32 	%f449, %f441, %f10, %f446;
	ld.const.f32 	%f450, [params+124];
	fma.rn.ftz.f32 	%f35, %f450, %f449, %f401;
	fma.rn.ftz.f32 	%f39, %f450, %f447, %f399;
	sub.ftz.f32 	%f451, %f21, %f39;
	fma.rn.ftz.f32 	%f40, %f450, %f448, %f400;
	sub.ftz.f32 	%f452, %f22, %f40;
	sub.ftz.f32 	%f453, %f23, %f35;
	mul.ftz.f32 	%f454, %f452, %f452;
	fma.rn.ftz.f32 	%f455, %f451, %f451, %f454;
	fma.rn.ftz.f32 	%f456, %f453, %f453, %f455;
	rsqrt.approx.ftz.f32 	%f457, %f456;
	mul.ftz.f32 	%f36, %f457, %f451;
	mul.ftz.f32 	%f37, %f457, %f452;
	mul.ftz.f32 	%f38, %f457, %f453;
	mov.u32 	%r448, 268435456;
	st.local.u32 	[%rd5+-16], %r448;
	st.local.v2.f32 	[%rd5+68], {%f39, %f40};
	st.local.f32 	[%rd5+76], %f35;
	st.local.v2.f32 	[%rd5+100], {%f36, %f37};
	st.local.f32 	[%rd5+108], %f38;
	setp.gt.ftz.f32 	%p11, %f5, 0f3F800000;
	@%p11 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;

$L__BB0_13:
	add.ftz.f32 	%f460, %f7, %f7;
	mov.f32 	%f461, 0f40000000;
	sub.ftz.f32 	%f1118, %f461, %f460;
	add.ftz.f32 	%f1119, %f460, %f460;
	mov.f32 	%f1117, 0f00000000;
	bra.uni 	$L__BB0_14;

$L__BB0_12:
	mov.f32 	%f458, 0f40000000;
	add.ftz.f32 	%f1118, %f5, %f5;
	sub.ftz.f32 	%f459, %f458, %f1118;
	add.ftz.f32 	%f1117, %f459, %f459;
	mov.f32 	%f1119, 0f00000000;

$L__BB0_14:
	st.local.v2.f32 	[%rd5+20], {%f1117, %f1118};
	st.local.f32 	[%rd5+28], %f1119;
	st.local.f32 	[%rd5+112], %f5;
	mov.u32 	%r853, 285212672;
	mov.u32 	%r450, 0;
	st.local.v4.u32 	[%rd24], {%r450, %r450, %r450, %r853};
	st.local.v2.f32 	[%rd5+-12], {%f347, %f347};
	mov.u32 	%r451, 1065353216;
	st.local.u32 	[%rd5+-4], %r451;
	mov.f32 	%f1068, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f347, %f347, %f347, %f1068};
	st.local.u32 	[%rd5+48], %r450;
	st.local.v4.f32 	[%rd5+116], {%f1068, %f1068, %f1068, %f347};
	st.local.v4.u32 	[%rd5+4], {%r450, %r450, %r451, %r450};
	st.local.u32 	[%rd5+96], %r451;
	ld.const.u32 	%r8, [params+252];
	setp.eq.s32 	%p12, %r8, 0;
	@%p12 bra 	$L__BB0_42;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f55, [params+76];
	shr.u64 	%rd27, %rd23, 32;
	cvt.u32.u64 	%r9, %rd27;
	cvt.u32.u64 	%r10, %rd23;
	ld.const.u32 	%r11, [params+248];
	ld.const.v2.f32 	{%f470, %f471}, [params+232];
	mov.u32 	%r860, -1;
	ld.const.f32 	%f58, [params+240];
	mov.f32 	%f1055, %f1119;
	mov.f32 	%f1054, %f1118;
	mov.f32 	%f1053, %f1117;
	mov.f32 	%f1067, %f1068;
	mov.f32 	%f1066, %f1068;
	mov.f32 	%f1115, %f1068;
	mov.f32 	%f1114, %f1068;
	mov.f32 	%f1113, %f1068;
	mov.u32 	%r880, %r860;
	mov.u32 	%r879, %r860;

$L__BB0_16:
	ld.local.v4.f32 	{%f473, %f474, %f475, %f476}, [%rd5+100];
	neg.ftz.f32 	%f477, %f475;
	neg.ftz.f32 	%f478, %f474;
	neg.ftz.f32 	%f479, %f473;
	st.local.v2.f32 	[%rd5+84], {%f479, %f478};
	st.local.f32 	[%rd5+92], %f477;
	st.local.v2.f32 	[%rd5+132], {%f347, %f347};
	mov.f32 	%f1052, 0f5A0E1BCA;
	mov.u32 	%r456, 1510874058;
	st.local.u32 	[%rd5+80], %r456;
	and.b32  	%r16, %r853, 822083586;
	st.local.u32 	[%rd5+-16], %r16;
	setp.lt.s32 	%p13, %r860, 0;
	@%p13 bra 	$L__BB0_21;

	or.b32  	%r457, %r16, 4096;
	st.local.u32 	[%rd5+-16], %r457;
	mul.wide.s32 	%rd28, %r860, 16;
	add.s64 	%rd8, %rd1, %rd28;
	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd8];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f489, %f490, %f491, %f492}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f489, %f490, %f491, %f492};
	mul.wide.s32 	%rd30, %r860, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f71, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f481, %f482, %f483, %f71};
	st.local.f32 	[%rd5+132], %f484;
	setp.eq.s32 	%p14, %r860, 0;
	@%p14 bra 	$L__BB0_19;

	ld.local.f32 	%f497, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f497;

$L__BB0_19:
	setp.leu.ftz.f32 	%p15, %f71, 0f00000000;
	@%p15 bra 	$L__BB0_21;

	ld.local.u32 	%r458, [%rd5];
	mad.lo.s32 	%r459, %r458, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r459;
	and.b32  	%r460, %r459, 16777215;
	cvt.rn.f32.u32 	%f499, %r460;
	div.approx.ftz.f32 	%f501, %f499, %f342;
	lg2.approx.ftz.f32 	%f502, %f501;
	mul.ftz.f32 	%f503, %f502, 0fBF317218;
	mul.ftz.f32 	%f1052, %f503, %f71;

$L__BB0_21:
	ld.local.v4.f32 	{%f513, %f514, %f515, %f516}, [%rd5+68];
	mov.u32 	%r494, 1;
	mov.u32 	%r497, 2;
	mov.f32 	%f512, 0f00000000;
	mov.u32 	%r499, 4;
	mov.u32 	%r503, -1;
	// begin inline asm
	call(%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489,%r490,%r491,%r492),_optix_trace_typed_32,(%r450,%rd7,%f513,%f514,%f515,%f473,%f474,%f475,%f55,%f1052,%f512,%r494,%r450,%r450,%r497,%r450,%r499,%r9,%r10,%r503,%r503,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550,%r551,%r552,%r553,%r554,%r555,%r556,%r557,%r558,%r559);
	// end inline asm
	ld.local.u32 	%r49, [%rd5+16];
	add.s32 	%r560, %r49, 1;
	st.local.u32 	[%rd5+16], %r560;
	setp.ne.s32 	%p16, %r49, 0;
	@%p16 bra 	$L__BB0_23;

	ld.local.v4.f32 	{%f517, %f518, %f519, %f520}, [%rd5+68];
	add.ftz.f32 	%f1113, %f1113, %f517;
	add.ftz.f32 	%f1114, %f1114, %f518;
	add.ftz.f32 	%f1115, %f1115, %f519;
	mov.u32 	%r879, %r463;
	mov.u32 	%r880, %r464;

$L__BB0_23:
	ld.local.u32 	%r54, [%rd5+-16];
	and.b32  	%r853, %r54, -805306369;
	st.local.u32 	[%rd5+-16], %r853;
	and.b32  	%r561, %r54, 4096;
	setp.eq.s32 	%p17, %r561, 0;
	@%p17 bra 	$L__BB0_31;

	and.b32  	%r56, %r54, 512;
	setp.eq.s32 	%p18, %r56, 0;
	@%p18 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_25;

$L__BB0_27:
	ld.local.f32 	%f1052, [%rd5+80];
	bra.uni 	$L__BB0_28;

$L__BB0_25:
	add.s32 	%r845, %r49, 1;
	st.local.f32 	[%rd5+80], %f1052;
	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd5+100];
	ld.local.v4.f32 	{%f531, %f532, %f533, %f534}, [%rd5+68];
	fma.rn.ftz.f32 	%f538, %f1052, %f525, %f532;
	fma.rn.ftz.f32 	%f539, %f1052, %f524, %f531;
	st.local.v2.f32 	[%rd5+68], {%f539, %f538};
	fma.rn.ftz.f32 	%f540, %f1052, %f526, %f533;
	st.local.f32 	[%rd5+76], %f540;
	setp.lt.u32 	%p19, %r845, %r8;
	@%p19 bra 	$L__BB0_28;

	ld.local.v4.f32 	{%f541, %f542, %f543, %f544}, [%rd24];
	add.ftz.f32 	%f548, %f471, %f542;
	add.ftz.f32 	%f549, %f470, %f541;
	st.local.v2.f32 	[%rd24], {%f549, %f548};
	add.ftz.f32 	%f550, %f58, %f543;
	st.local.f32 	[%rd5+-20], %f550;

$L__BB0_28:
	ld.local.v4.f32 	{%f551, %f552, %f553, %f554}, [%rd5+36];
	add.ftz.f32 	%f558, %f551, 0f38D1B717;
	add.ftz.f32 	%f559, %f552, 0f38D1B717;
	add.ftz.f32 	%f560, %f553, 0f38D1B717;
	neg.ftz.f32 	%f561, %f1052;
	div.approx.ftz.f32 	%f562, %f561, %f558;
	div.approx.ftz.f32 	%f563, %f561, %f559;
	div.approx.ftz.f32 	%f564, %f561, %f560;
	mul.ftz.f32 	%f565, %f562, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f82, %f565;
	mul.ftz.f32 	%f566, %f563, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f83, %f566;
	mul.ftz.f32 	%f567, %f564, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f84, %f567;
	mul.ftz.f32 	%f1053, %f1053, %f82;
	mul.ftz.f32 	%f1054, %f1054, %f83;
	mul.ftz.f32 	%f1055, %f1055, %f84;
	and.b32  	%r563, %r54, 16777216;
	setp.eq.s32 	%p20, %r563, 0;
	@%p20 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f568, %f569, %f570, %f571}, [%rd5+-12];
	mul.ftz.f32 	%f575, %f83, %f569;
	mul.ftz.f32 	%f576, %f82, %f568;
	st.local.v2.f32 	[%rd5+-12], {%f576, %f575};
	mul.ftz.f32 	%f577, %f84, %f570;
	st.local.f32 	[%rd5+-4], %f577;
	@%p18 bra 	$L__BB0_31;

	and.b32  	%r853, %r54, -822083585;
	st.local.u32 	[%rd5+-16], %r853;

$L__BB0_31:
	ld.local.v4.f32 	{%f578, %f579, %f580, %f581}, [%rd24];
	fma.rn.ftz.f32 	%f1066, %f1053, %f578, %f1066;
	fma.rn.ftz.f32 	%f1067, %f1054, %f579, %f1067;
	fma.rn.ftz.f32 	%f1068, %f1055, %f580, %f1068;
	ld.local.f32 	%f585, [%rd5+32];
	setp.le.ftz.f32 	%p22, %f585, 0f00000000;
	setp.lt.s32 	%p23, %r853, 0;
	or.pred  	%p24, %p23, %p22;
	@%p24 bra 	$L__BB0_41;

	ld.local.v4.f32 	{%f586, %f587, %f588, %f589}, [%rd5+20];
	setp.eq.ftz.f32 	%p25, %f586, 0f00000000;
	setp.eq.ftz.f32 	%p26, %f587, 0f00000000;
	setp.eq.ftz.f32 	%p27, %f588, 0f00000000;
	and.pred  	%p28, %p25, %p26;
	and.pred  	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_41;

	add.s32 	%r849, %r49, 1;
	mul.ftz.f32 	%f1053, %f1053, %f586;
	mul.ftz.f32 	%f1054, %f1054, %f587;
	mul.ftz.f32 	%f1055, %f1055, %f588;
	setp.ge.u32 	%p30, %r11, %r849;
	@%p30 bra 	$L__BB0_36;

	max.ftz.f32 	%f590, %f1053, %f1054;
	max.ftz.f32 	%f100, %f590, %f1055;
	ld.local.u32 	%r565, [%rd5];
	mad.lo.s32 	%r566, %r565, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r566;
	and.b32  	%r567, %r566, 16777215;
	cvt.rn.f32.u32 	%f591, %r567;
	div.approx.ftz.f32 	%f593, %f591, %f342;
	setp.lt.ftz.f32 	%p31, %f100, %f593;
	@%p31 bra 	$L__BB0_41;

	rcp.approx.ftz.f32 	%f594, %f100;
	mul.ftz.f32 	%f1053, %f1053, %f594;
	mul.ftz.f32 	%f1054, %f1054, %f594;
	mul.ftz.f32 	%f1055, %f1055, %f594;

$L__BB0_36:
	and.b32  	%r568, %r853, 288;
	setp.ne.s32 	%p32, %r568, 256;
	@%p32 bra 	$L__BB0_40;

	and.b32  	%r569, %r853, 16;
	setp.eq.s32 	%p33, %r569, 0;
	@%p33 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	add.s32 	%r579, %r860, -1;
	max.s32 	%r860, %r579, -1;
	bra.uni 	$L__BB0_40;

$L__BB0_38:
	add.s32 	%r570, %r860, 1;
	min.s32 	%r860, %r570, 3;
	mul.wide.s32 	%rd37, %r860, 16;
	add.s64 	%rd38, %rd1, %rd37;
	ld.local.v4.u32 	{%r571, %r572, %r573, %r574}, [%rd5+116];
	st.local.v4.u32 	[%rd38], {%r571, %r572, %r573, %r574};
	ld.local.v4.f32 	{%f595, %f596, %f597, %f598}, [%rd5+52];
	add.s64 	%rd39, %rd2, %rd37;
	st.local.v4.f32 	[%rd39], {%f595, %f596, %f597, %f598};
	ld.local.f32 	%f603, [%rd5+48];
	mul.wide.s32 	%rd40, %r860, 4;
	add.s64 	%rd41, %rd3, %rd40;
	st.local.f32 	[%rd41], %f603;

$L__BB0_40:
	add.s32 	%r850, %r49, 1;
	setp.lt.u32 	%p34, %r850, %r8;
	@%p34 bra 	$L__BB0_16;

$L__BB0_41:
	setp.gt.s32 	%p129, %r49, 0;
	ld.local.v4.f32 	{%f1130, %f1131, %f1132, %f607}, [%rd5+4];
	ld.local.f32 	%f1098, [%rd5+96];
	bra.uni 	$L__BB0_43;

$L__BB0_42:
	mov.f32 	%f1130, 0f00000000;
	mov.u32 	%r879, -1;
	mov.pred 	%p129, 0;
	mov.f32 	%f1098, %f347;
	mov.f32 	%f1131, %f1130;
	mov.f32 	%f1132, %f347;
	mov.u32 	%r880, %r879;
	mov.f32 	%f1113, %f1130;
	mov.f32 	%f1114, %f1130;
	mov.f32 	%f1115, %f1130;
	mov.f32 	%f1066, %f1130;
	mov.f32 	%f1067, %f1130;
	mov.f32 	%f1068, %f1130;

$L__BB0_43:
	ld.local.v4.f32 	{%f1133, %f1134, %f1135, %f622}, [%rd5+-12];
	setp.geu.ftz.f32 	%p36, %f1098, 0f3F800000;
	not.pred 	%p37, %p129;
	or.pred  	%p38, %p37, %p36;
	@%p38 bra 	$L__BB0_107;

	setp.eq.s32 	%p128, %r8, 0;
	mov.u32 	%r846, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f39, %f40};
	st.local.f32 	[%rd5+76], %f35;
	st.local.v2.f32 	[%rd5+20], {%f1117, %f1118};
	st.local.f32 	[%rd5+28], %f1119;
	st.local.v4.f32 	[%rd5+100], {%f36, %f37, %f38, %f5};
	mov.u32 	%r871, 553648128;
	st.local.v4.u32 	[%rd24], {%r450, %r450, %r450, %r871};
	st.local.v2.f32 	[%rd5+-12], {%f347, %f347};
	st.local.u32 	[%rd5+-4], %r846;
	mov.f32 	%f1074, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f347, %f347, %f347, %f1074};
	st.local.u32 	[%rd5+48], %r450;
	st.local.v4.f32 	[%rd5+116], {%f1074, %f1074, %f1074, %f347};
	st.local.v4.u32 	[%rd5+4], {%r450, %r450, %r846, %r450};
	st.local.u32 	[%rd5+96], %r846;
	mov.f32 	%f1073, %f1074;
	mov.f32 	%f1072, %f1074;
	@%p128 bra 	$L__BB0_72;

	add.u64 	%rd101, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f133, [params+76];
	shr.u64 	%rd43, %rd101, 32;
	cvt.u32.u64 	%r64, %rd43;
	cvt.u32.u64 	%r65, %rd101;
	ld.const.u32 	%r66, [params+248];
	ld.const.v2.f32 	{%f630, %f631}, [params+232];
	mov.f32 	%f1072, 0f00000000;
	mov.u32 	%r870, -1;
	mov.u32 	%r871, 553648128;
	ld.const.f32 	%f136, [params+240];
	mov.f32 	%f1069, %f36;
	mov.f32 	%f1070, %f37;
	mov.f32 	%f1071, %f38;
	mov.f32 	%f1073, %f1072;
	mov.f32 	%f1074, %f1072;
	mov.f32 	%f1088, %f1119;
	mov.f32 	%f1087, %f1118;
	mov.f32 	%f1086, %f1117;
	bra.uni 	$L__BB0_46;

$L__BB0_71:
	ld.local.v4.f32 	{%f1069, %f1070, %f1071, %f763}, [%rd5+100];

$L__BB0_46:
	neg.ftz.f32 	%f633, %f1071;
	neg.ftz.f32 	%f634, %f1069;
	neg.ftz.f32 	%f635, %f1070;
	st.local.v2.f32 	[%rd5+84], {%f634, %f635};
	st.local.f32 	[%rd5+92], %f633;
	st.local.v2.f32 	[%rd5+132], {%f347, %f347};
	mov.f32 	%f1085, 0f5A0E1BCA;
	mov.u32 	%r588, 1510874058;
	st.local.u32 	[%rd5+80], %r588;
	and.b32  	%r71, %r871, 822083586;
	st.local.u32 	[%rd5+-16], %r71;
	setp.lt.s32 	%p40, %r870, 0;
	@%p40 bra 	$L__BB0_51;

	or.b32  	%r589, %r71, 4096;
	st.local.u32 	[%rd5+-16], %r589;
	mul.wide.s32 	%rd44, %r870, 16;
	add.s64 	%rd10, %rd1, %rd44;
	ld.local.v4.f32 	{%f637, %f638, %f639, %f640}, [%rd10];
	add.s64 	%rd45, %rd2, %rd44;
	ld.local.v4.f32 	{%f645, %f646, %f647, %f648}, [%rd45];
	st.local.v4.f32 	[%rd5+52], {%f645, %f646, %f647, %f648};
	mul.wide.s32 	%rd46, %r870, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.local.f32 	%f153, [%rd47];
	st.local.v4.f32 	[%rd5+36], {%f637, %f638, %f639, %f153};
	st.local.f32 	[%rd5+132], %f640;
	setp.eq.s32 	%p41, %r870, 0;
	@%p41 bra 	$L__BB0_49;

	ld.local.f32 	%f653, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f653;

$L__BB0_49:
	setp.leu.ftz.f32 	%p42, %f153, 0f00000000;
	@%p42 bra 	$L__BB0_51;

	ld.local.u32 	%r590, [%rd5];
	mad.lo.s32 	%r591, %r590, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r591;
	and.b32  	%r592, %r591, 16777215;
	cvt.rn.f32.u32 	%f655, %r592;
	div.approx.ftz.f32 	%f657, %f655, %f342;
	lg2.approx.ftz.f32 	%f658, %f657;
	mul.ftz.f32 	%f659, %f658, 0fBF317218;
	mul.ftz.f32 	%f1085, %f659, %f153;

$L__BB0_51:
	ld.local.v4.f32 	{%f669, %f670, %f671, %f672}, [%rd5+68];
	mov.u32 	%r626, 1;
	mov.u32 	%r629, 2;
	mov.f32 	%f668, 0f00000000;
	mov.u32 	%r631, 4;
	mov.u32 	%r635, -1;
	// begin inline asm
	call(%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614,%r615,%r616,%r617,%r618,%r619,%r620,%r621,%r622,%r623,%r624),_optix_trace_typed_32,(%r450,%rd9,%f669,%f670,%f671,%f1069,%f1070,%f1071,%f133,%f1085,%f668,%r626,%r450,%r450,%r629,%r450,%r631,%r64,%r65,%r635,%r635,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686,%r687,%r688,%r689,%r690,%r691);
	// end inline asm
	ld.local.u32 	%r692, [%rd5+16];
	add.s32 	%r104, %r692, 1;
	st.local.u32 	[%rd5+16], %r104;
	setp.ne.s32 	%p43, %r692, 0;
	@%p43 bra 	$L__BB0_53;

	ld.local.v4.f32 	{%f673, %f674, %f675, %f676}, [%rd5+68];
	add.ftz.f32 	%f1113, %f1113, %f673;
	add.ftz.f32 	%f1114, %f1114, %f674;
	add.ftz.f32 	%f1115, %f1115, %f675;
	mov.u32 	%r879, %r595;
	mov.u32 	%r880, %r596;

$L__BB0_53:
	ld.local.u32 	%r109, [%rd5+-16];
	and.b32  	%r871, %r109, -805306369;
	st.local.u32 	[%rd5+-16], %r871;
	and.b32  	%r693, %r109, 4096;
	setp.eq.s32 	%p44, %r693, 0;
	@%p44 bra 	$L__BB0_61;

	and.b32  	%r111, %r109, 512;
	setp.eq.s32 	%p45, %r111, 0;
	@%p45 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_55;

$L__BB0_57:
	ld.local.f32 	%f1085, [%rd5+80];
	bra.uni 	$L__BB0_58;

$L__BB0_55:
	st.local.f32 	[%rd5+80], %f1085;
	ld.local.v4.f32 	{%f680, %f681, %f682, %f683}, [%rd5+100];
	ld.local.v4.f32 	{%f687, %f688, %f689, %f690}, [%rd5+68];
	fma.rn.ftz.f32 	%f694, %f1085, %f681, %f688;
	fma.rn.ftz.f32 	%f695, %f1085, %f680, %f687;
	st.local.v2.f32 	[%rd5+68], {%f695, %f694};
	fma.rn.ftz.f32 	%f696, %f1085, %f682, %f689;
	st.local.f32 	[%rd5+76], %f696;
	setp.lt.u32 	%p46, %r104, %r8;
	@%p46 bra 	$L__BB0_58;

	ld.local.v4.f32 	{%f697, %f698, %f699, %f700}, [%rd24];
	add.ftz.f32 	%f704, %f631, %f698;
	add.ftz.f32 	%f705, %f630, %f697;
	st.local.v2.f32 	[%rd24], {%f705, %f704};
	add.ftz.f32 	%f706, %f136, %f699;
	st.local.f32 	[%rd5+-20], %f706;

$L__BB0_58:
	ld.local.v4.f32 	{%f707, %f708, %f709, %f710}, [%rd5+36];
	add.ftz.f32 	%f714, %f707, 0f38D1B717;
	add.ftz.f32 	%f715, %f708, 0f38D1B717;
	add.ftz.f32 	%f716, %f709, 0f38D1B717;
	neg.ftz.f32 	%f717, %f1085;
	div.approx.ftz.f32 	%f718, %f717, %f714;
	div.approx.ftz.f32 	%f719, %f717, %f715;
	div.approx.ftz.f32 	%f720, %f717, %f716;
	mul.ftz.f32 	%f721, %f718, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f164, %f721;
	mul.ftz.f32 	%f722, %f719, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f165, %f722;
	mul.ftz.f32 	%f723, %f720, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f166, %f723;
	mul.ftz.f32 	%f1086, %f1086, %f164;
	mul.ftz.f32 	%f1087, %f1087, %f165;
	mul.ftz.f32 	%f1088, %f1088, %f166;
	and.b32  	%r694, %r109, 16777216;
	setp.eq.s32 	%p47, %r694, 0;
	@%p47 bra 	$L__BB0_61;

	ld.local.v4.f32 	{%f724, %f725, %f726, %f727}, [%rd5+-12];
	mul.ftz.f32 	%f731, %f165, %f725;
	mul.ftz.f32 	%f732, %f164, %f724;
	st.local.v2.f32 	[%rd5+-12], {%f732, %f731};
	mul.ftz.f32 	%f733, %f166, %f726;
	st.local.f32 	[%rd5+-4], %f733;
	@%p45 bra 	$L__BB0_61;

	and.b32  	%r871, %r109, -822083585;
	st.local.u32 	[%rd5+-16], %r871;

$L__BB0_61:
	ld.local.v4.f32 	{%f734, %f735, %f736, %f737}, [%rd24];
	fma.rn.ftz.f32 	%f1072, %f1086, %f734, %f1072;
	fma.rn.ftz.f32 	%f1073, %f1087, %f735, %f1073;
	fma.rn.ftz.f32 	%f1074, %f1088, %f736, %f1074;
	ld.local.f32 	%f741, [%rd5+32];
	setp.le.ftz.f32 	%p49, %f741, 0f00000000;
	setp.lt.s32 	%p50, %r871, 0;
	or.pred  	%p51, %p50, %p49;
	@%p51 bra 	$L__BB0_72;

	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd5+20];
	setp.eq.ftz.f32 	%p52, %f742, 0f00000000;
	setp.eq.ftz.f32 	%p53, %f743, 0f00000000;
	setp.eq.ftz.f32 	%p54, %f744, 0f00000000;
	and.pred  	%p55, %p52, %p53;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_72;

	mul.ftz.f32 	%f1086, %f1086, %f742;
	mul.ftz.f32 	%f1087, %f1087, %f743;
	mul.ftz.f32 	%f1088, %f1088, %f744;
	setp.ge.u32 	%p57, %r66, %r104;
	@%p57 bra 	$L__BB0_66;

	max.ftz.f32 	%f746, %f1086, %f1087;
	max.ftz.f32 	%f182, %f746, %f1088;
	ld.local.u32 	%r695, [%rd5];
	mad.lo.s32 	%r696, %r695, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r696;
	and.b32  	%r697, %r696, 16777215;
	cvt.rn.f32.u32 	%f747, %r697;
	div.approx.ftz.f32 	%f749, %f747, %f342;
	setp.lt.ftz.f32 	%p58, %f182, %f749;
	@%p58 bra 	$L__BB0_72;

	rcp.approx.ftz.f32 	%f750, %f182;
	mul.ftz.f32 	%f1086, %f1086, %f750;
	mul.ftz.f32 	%f1087, %f1087, %f750;
	mul.ftz.f32 	%f1088, %f1088, %f750;

$L__BB0_66:
	and.b32  	%r698, %r871, 288;
	setp.ne.s32 	%p59, %r698, 256;
	@%p59 bra 	$L__BB0_70;

	and.b32  	%r699, %r871, 16;
	setp.eq.s32 	%p60, %r699, 0;
	@%p60 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_68;

$L__BB0_69:
	add.s32 	%r709, %r870, -1;
	max.s32 	%r870, %r709, -1;
	bra.uni 	$L__BB0_70;

$L__BB0_68:
	add.s32 	%r700, %r870, 1;
	min.s32 	%r870, %r700, 3;
	mul.wide.s32 	%rd53, %r870, 16;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.v4.u32 	{%r701, %r702, %r703, %r704}, [%rd5+116];
	st.local.v4.u32 	[%rd54], {%r701, %r702, %r703, %r704};
	ld.local.v4.f32 	{%f751, %f752, %f753, %f754}, [%rd5+52];
	add.s64 	%rd55, %rd2, %rd53;
	st.local.v4.f32 	[%rd55], {%f751, %f752, %f753, %f754};
	ld.local.f32 	%f759, [%rd5+48];
	mul.wide.s32 	%rd56, %r870, 4;
	add.s64 	%rd57, %rd3, %rd56;
	st.local.f32 	[%rd57], %f759;

$L__BB0_70:
	setp.ge.u32 	%p61, %r104, %r8;
	@%p61 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_71;

$L__BB0_72:
	ld.local.v4.f32 	{%f764, %f765, %f766, %f767}, [%rd5+-12];
	ld.local.v4.f32 	{%f768, %f769, %f770, %f771}, [%rd5+4];
	ld.local.f32 	%f1099, [%rd5+96];
	setp.gt.ftz.f32 	%p62, %f1098, %f1099;
	@%p62 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_73;

$L__BB0_75:
	mov.u32 	%r871, 268435456;
	st.local.u32 	[%rd5+-16], %r871;
	mul.ftz.f32 	%f1098, %f1098, 0f3F000000;
	bra.uni 	$L__BB0_76;

$L__BB0_73:
	setp.geu.ftz.f32 	%p63, %f1098, %f1099;
	@%p63 bra 	$L__BB0_76;

	mov.u32 	%r871, 536870912;
	st.local.u32 	[%rd5+-16], %r871;
	mul.ftz.f32 	%f1099, %f1099, 0f3F000000;

$L__BB0_76:
	setp.eq.s32 	%p127, %r8, 0;
	mov.u32 	%r847, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f39, %f40};
	st.local.f32 	[%rd5+76], %f35;
	st.local.v2.f32 	[%rd5+20], {%f1117, %f1118};
	st.local.f32 	[%rd5+28], %f1119;
	st.local.v4.f32 	[%rd5+100], {%f36, %f37, %f38, %f5};
	and.b32  	%r712, %r871, 805306368;
	or.b32  	%r875, %r712, 16777216;
	st.local.v4.u32 	[%rd24], {%r450, %r450, %r450, %r875};
	st.local.v2.f32 	[%rd5+-12], {%f347, %f347};
	st.local.u32 	[%rd5+-4], %r847;
	mov.f32 	%f1105, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f347, %f347, %f347, %f1105};
	st.local.u32 	[%rd5+48], %r450;
	st.local.v4.f32 	[%rd5+116], {%f1105, %f1105, %f1105, %f347};
	st.local.v4.u32 	[%rd5+4], {%r450, %r450, %r847, %r450};
	st.local.u32 	[%rd5+96], %r847;
	mov.f32 	%f1104, %f1105;
	mov.f32 	%f1103, %f1105;
	@%p127 bra 	$L__BB0_104;

	add.u64 	%rd102, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f212, [params+76];
	shr.u64 	%rd59, %rd102, 32;
	cvt.u32.u64 	%r122, %rd59;
	cvt.u32.u64 	%r123, %rd102;
	ld.const.u32 	%r124, [params+248];
	ld.const.v2.f32 	{%f779, %f780}, [params+232];
	mov.f32 	%f1103, 0f00000000;
	mov.u32 	%r882, -1;
	ld.const.f32 	%f215, [params+240];
	mov.f32 	%f1100, %f36;
	mov.f32 	%f1101, %f37;
	mov.f32 	%f1102, %f38;
	mov.f32 	%f1104, %f1103;
	mov.f32 	%f1105, %f1103;
	bra.uni 	$L__BB0_78;

$L__BB0_103:
	ld.local.v4.f32 	{%f1100, %f1101, %f1102, %f912}, [%rd5+100];

$L__BB0_78:
	mov.f32 	%f1031, 0f3F800000;
	neg.ftz.f32 	%f782, %f1102;
	neg.ftz.f32 	%f783, %f1100;
	neg.ftz.f32 	%f784, %f1101;
	st.local.v2.f32 	[%rd5+84], {%f783, %f784};
	st.local.f32 	[%rd5+92], %f782;
	st.local.v2.f32 	[%rd5+132], {%f1031, %f1031};
	mov.f32 	%f1116, 0f5A0E1BCA;
	mov.u32 	%r716, 1510874058;
	st.local.u32 	[%rd5+80], %r716;
	and.b32  	%r129, %r875, 822083586;
	st.local.u32 	[%rd5+-16], %r129;
	setp.lt.s32 	%p65, %r882, 0;
	@%p65 bra 	$L__BB0_83;

	or.b32  	%r717, %r129, 4096;
	st.local.u32 	[%rd5+-16], %r717;
	mul.wide.s32 	%rd60, %r882, 16;
	add.s64 	%rd12, %rd1, %rd60;
	ld.local.v4.f32 	{%f786, %f787, %f788, %f789}, [%rd12];
	add.s64 	%rd61, %rd2, %rd60;
	ld.local.v4.f32 	{%f794, %f795, %f796, %f797}, [%rd61];
	st.local.v4.f32 	[%rd5+52], {%f794, %f795, %f796, %f797};
	mul.wide.s32 	%rd62, %r882, 4;
	add.s64 	%rd63, %rd3, %rd62;
	ld.local.f32 	%f232, [%rd63];
	st.local.v4.f32 	[%rd5+36], {%f786, %f787, %f788, %f232};
	st.local.f32 	[%rd5+132], %f789;
	setp.eq.s32 	%p66, %r882, 0;
	@%p66 bra 	$L__BB0_81;

	ld.local.f32 	%f802, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f802;

$L__BB0_81:
	setp.leu.ftz.f32 	%p67, %f232, 0f00000000;
	@%p67 bra 	$L__BB0_83;

	ld.local.u32 	%r718, [%rd5];
	mad.lo.s32 	%r719, %r718, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r719;
	and.b32  	%r720, %r719, 16777215;
	cvt.rn.f32.u32 	%f804, %r720;
	div.approx.ftz.f32 	%f806, %f804, %f342;
	lg2.approx.ftz.f32 	%f807, %f806;
	mul.ftz.f32 	%f808, %f807, 0fBF317218;
	mul.ftz.f32 	%f1116, %f808, %f232;

$L__BB0_83:
	mov.u32 	%r851, 0;
	ld.local.v4.f32 	{%f818, %f819, %f820, %f821}, [%rd5+68];
	mov.u32 	%r754, 1;
	mov.u32 	%r757, 2;
	mov.f32 	%f817, 0f00000000;
	mov.u32 	%r759, 4;
	mov.u32 	%r763, -1;
	// begin inline asm
	call(%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741,%r742,%r743,%r744,%r745,%r746,%r747,%r748,%r749,%r750,%r751,%r752),_optix_trace_typed_32,(%r851,%rd11,%f818,%f819,%f820,%f1100,%f1101,%f1102,%f212,%f1116,%f817,%r754,%r851,%r851,%r757,%r851,%r759,%r122,%r123,%r763,%r763,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808,%r809,%r810,%r811,%r812,%r813,%r814,%r815,%r816,%r817,%r818,%r819);
	// end inline asm
	ld.local.u32 	%r820, [%rd5+16];
	add.s32 	%r162, %r820, 1;
	st.local.u32 	[%rd5+16], %r162;
	setp.ne.s32 	%p68, %r820, 0;
	@%p68 bra 	$L__BB0_85;

	ld.local.v4.f32 	{%f822, %f823, %f824, %f825}, [%rd5+68];
	add.ftz.f32 	%f1113, %f1113, %f822;
	add.ftz.f32 	%f1114, %f1114, %f823;
	add.ftz.f32 	%f1115, %f1115, %f824;
	mov.u32 	%r879, %r723;
	mov.u32 	%r880, %r724;

$L__BB0_85:
	ld.local.u32 	%r167, [%rd5+-16];
	and.b32  	%r875, %r167, -805306369;
	st.local.u32 	[%rd5+-16], %r875;
	and.b32  	%r821, %r167, 4096;
	setp.eq.s32 	%p69, %r821, 0;
	@%p69 bra 	$L__BB0_93;

	and.b32  	%r169, %r167, 512;
	setp.eq.s32 	%p70, %r169, 0;
	@%p70 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_87;

$L__BB0_89:
	ld.local.f32 	%f1116, [%rd5+80];
	bra.uni 	$L__BB0_90;

$L__BB0_87:
	st.local.f32 	[%rd5+80], %f1116;
	ld.local.v4.f32 	{%f829, %f830, %f831, %f832}, [%rd5+100];
	ld.local.v4.f32 	{%f836, %f837, %f838, %f839}, [%rd5+68];
	fma.rn.ftz.f32 	%f843, %f1116, %f830, %f837;
	fma.rn.ftz.f32 	%f844, %f1116, %f829, %f836;
	st.local.v2.f32 	[%rd5+68], {%f844, %f843};
	fma.rn.ftz.f32 	%f845, %f1116, %f831, %f838;
	st.local.f32 	[%rd5+76], %f845;
	setp.lt.u32 	%p71, %r162, %r8;
	@%p71 bra 	$L__BB0_90;

	ld.local.v4.f32 	{%f846, %f847, %f848, %f849}, [%rd24];
	add.ftz.f32 	%f853, %f780, %f847;
	add.ftz.f32 	%f854, %f779, %f846;
	st.local.v2.f32 	[%rd24], {%f854, %f853};
	add.ftz.f32 	%f855, %f215, %f848;
	st.local.f32 	[%rd5+-20], %f855;

$L__BB0_90:
	ld.local.v4.f32 	{%f856, %f857, %f858, %f859}, [%rd5+36];
	add.ftz.f32 	%f863, %f856, 0f38D1B717;
	add.ftz.f32 	%f864, %f857, 0f38D1B717;
	add.ftz.f32 	%f865, %f858, 0f38D1B717;
	neg.ftz.f32 	%f866, %f1116;
	div.approx.ftz.f32 	%f867, %f866, %f863;
	div.approx.ftz.f32 	%f868, %f866, %f864;
	div.approx.ftz.f32 	%f869, %f866, %f865;
	mul.ftz.f32 	%f870, %f867, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f243, %f870;
	mul.ftz.f32 	%f871, %f868, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f244, %f871;
	mul.ftz.f32 	%f872, %f869, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f245, %f872;
	mul.ftz.f32 	%f1117, %f1117, %f243;
	mul.ftz.f32 	%f1118, %f1118, %f244;
	mul.ftz.f32 	%f1119, %f1119, %f245;
	and.b32  	%r822, %r167, 16777216;
	setp.eq.s32 	%p72, %r822, 0;
	@%p72 bra 	$L__BB0_93;

	ld.local.v4.f32 	{%f873, %f874, %f875, %f876}, [%rd5+-12];
	mul.ftz.f32 	%f880, %f244, %f874;
	mul.ftz.f32 	%f881, %f243, %f873;
	st.local.v2.f32 	[%rd5+-12], {%f881, %f880};
	mul.ftz.f32 	%f882, %f245, %f875;
	st.local.f32 	[%rd5+-4], %f882;
	@%p70 bra 	$L__BB0_93;

	and.b32  	%r875, %r167, -822083585;
	st.local.u32 	[%rd5+-16], %r875;

$L__BB0_93:
	ld.local.v4.f32 	{%f883, %f884, %f885, %f886}, [%rd24];
	fma.rn.ftz.f32 	%f1103, %f1117, %f883, %f1103;
	fma.rn.ftz.f32 	%f1104, %f1118, %f884, %f1104;
	fma.rn.ftz.f32 	%f1105, %f1119, %f885, %f1105;
	ld.local.f32 	%f890, [%rd5+32];
	setp.le.ftz.f32 	%p74, %f890, 0f00000000;
	setp.lt.s32 	%p75, %r875, 0;
	or.pred  	%p76, %p75, %p74;
	@%p76 bra 	$L__BB0_104;

	ld.local.v4.f32 	{%f891, %f892, %f893, %f894}, [%rd5+20];
	setp.eq.ftz.f32 	%p77, %f891, 0f00000000;
	setp.eq.ftz.f32 	%p78, %f892, 0f00000000;
	setp.eq.ftz.f32 	%p79, %f893, 0f00000000;
	and.pred  	%p80, %p77, %p78;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_104;

	mul.ftz.f32 	%f1117, %f1117, %f891;
	mul.ftz.f32 	%f1118, %f1118, %f892;
	mul.ftz.f32 	%f1119, %f1119, %f893;
	setp.ge.u32 	%p82, %r124, %r162;
	@%p82 bra 	$L__BB0_98;

	max.ftz.f32 	%f895, %f1117, %f1118;
	max.ftz.f32 	%f261, %f895, %f1119;
	ld.local.u32 	%r823, [%rd5];
	mad.lo.s32 	%r824, %r823, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r824;
	and.b32  	%r825, %r824, 16777215;
	cvt.rn.f32.u32 	%f896, %r825;
	div.approx.ftz.f32 	%f898, %f896, %f342;
	setp.lt.ftz.f32 	%p83, %f261, %f898;
	@%p83 bra 	$L__BB0_104;

	rcp.approx.ftz.f32 	%f899, %f261;
	mul.ftz.f32 	%f1117, %f1117, %f899;
	mul.ftz.f32 	%f1118, %f1118, %f899;
	mul.ftz.f32 	%f1119, %f1119, %f899;

$L__BB0_98:
	and.b32  	%r826, %r875, 288;
	setp.ne.s32 	%p84, %r826, 256;
	@%p84 bra 	$L__BB0_102;

	and.b32  	%r827, %r875, 16;
	setp.eq.s32 	%p85, %r827, 0;
	@%p85 bra 	$L__BB0_101;
	bra.uni 	$L__BB0_100;

$L__BB0_101:
	add.s32 	%r837, %r882, -1;
	max.s32 	%r882, %r837, -1;
	bra.uni 	$L__BB0_102;

$L__BB0_100:
	add.s32 	%r828, %r882, 1;
	min.s32 	%r882, %r828, 3;
	mul.wide.s32 	%rd69, %r882, 16;
	add.s64 	%rd70, %rd1, %rd69;
	ld.local.v4.u32 	{%r829, %r830, %r831, %r832}, [%rd5+116];
	st.local.v4.u32 	[%rd70], {%r829, %r830, %r831, %r832};
	ld.local.v4.f32 	{%f900, %f901, %f902, %f903}, [%rd5+52];
	add.s64 	%rd71, %rd2, %rd69;
	st.local.v4.f32 	[%rd71], {%f900, %f901, %f902, %f903};
	ld.local.f32 	%f908, [%rd5+48];
	mul.wide.s32 	%rd72, %r882, 4;
	add.s64 	%rd73, %rd3, %rd72;
	st.local.f32 	[%rd73], %f908;

$L__BB0_102:
	setp.ge.u32 	%p86, %r162, %r8;
	@%p86 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_103;

$L__BB0_104:
	ld.local.f32 	%f1129, [%rd5+96];
	setp.eq.ftz.f32 	%p87, %f1098, %f1099;
	@%p87 bra 	$L__BB0_106;

	mul.ftz.f32 	%f1129, %f1129, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1129;

$L__BB0_106:
	add.ftz.f32 	%f913, %f1098, %f1099;
	add.ftz.f32 	%f914, %f913, %f1129;
	rcp.approx.ftz.f32 	%f915, %f914;
	mul.ftz.f32 	%f916, %f1072, %f1099;
	fma.rn.ftz.f32 	%f917, %f1066, %f1098, %f916;
	mul.ftz.f32 	%f918, %f1073, %f1099;
	fma.rn.ftz.f32 	%f919, %f1067, %f1098, %f918;
	mul.ftz.f32 	%f920, %f1074, %f1099;
	fma.rn.ftz.f32 	%f921, %f1068, %f1098, %f920;
	fma.rn.ftz.f32 	%f922, %f1103, %f1129, %f917;
	fma.rn.ftz.f32 	%f923, %f1104, %f1129, %f919;
	fma.rn.ftz.f32 	%f924, %f1105, %f1129, %f921;
	mul.ftz.f32 	%f1066, %f915, %f922;
	mul.ftz.f32 	%f1067, %f915, %f923;
	mul.ftz.f32 	%f1068, %f915, %f924;
	mul.ftz.f32 	%f925, %f764, %f1099;
	fma.rn.ftz.f32 	%f926, %f1133, %f1098, %f925;
	mul.ftz.f32 	%f927, %f765, %f1099;
	fma.rn.ftz.f32 	%f928, %f1134, %f1098, %f927;
	mul.ftz.f32 	%f929, %f766, %f1099;
	fma.rn.ftz.f32 	%f930, %f1135, %f1098, %f929;
	ld.local.v4.f32 	{%f931, %f932, %f933, %f934}, [%rd5+-12];
	fma.rn.ftz.f32 	%f938, %f1129, %f931, %f926;
	fma.rn.ftz.f32 	%f939, %f1129, %f932, %f928;
	fma.rn.ftz.f32 	%f940, %f1129, %f933, %f930;
	mul.ftz.f32 	%f1133, %f915, %f938;
	mul.ftz.f32 	%f1134, %f915, %f939;
	mul.ftz.f32 	%f1135, %f915, %f940;
	mul.ftz.f32 	%f941, %f768, %f1099;
	fma.rn.ftz.f32 	%f942, %f1130, %f1098, %f941;
	mul.ftz.f32 	%f943, %f769, %f1099;
	fma.rn.ftz.f32 	%f944, %f1131, %f1098, %f943;
	mul.ftz.f32 	%f945, %f770, %f1099;
	fma.rn.ftz.f32 	%f946, %f1132, %f1098, %f945;
	ld.local.v4.f32 	{%f947, %f948, %f949, %f950}, [%rd5+4];
	fma.rn.ftz.f32 	%f954, %f1129, %f947, %f942;
	fma.rn.ftz.f32 	%f955, %f1129, %f948, %f944;
	fma.rn.ftz.f32 	%f956, %f1129, %f949, %f946;
	mul.ftz.f32 	%f1130, %f915, %f954;
	mul.ftz.f32 	%f1131, %f915, %f955;
	mul.ftz.f32 	%f1132, %f915, %f956;
	mul.ftz.f32 	%f1113, %f1113, 0f3EAAAAAB;
	mul.ftz.f32 	%f1114, %f1114, 0f3EAAAAAB;
	mul.ftz.f32 	%f1115, %f1115, 0f3EAAAAAB;

$L__BB0_107:
	mul.ftz.f32 	%f961, %f1131, %f1131;
	fma.rn.ftz.f32 	%f962, %f1130, %f1130, %f961;
	fma.rn.ftz.f32 	%f963, %f1132, %f1132, %f962;
	rsqrt.approx.ftz.f32 	%f964, %f963;
	mul.ftz.f32 	%f305, %f1130, %f964;
	mul.ftz.f32 	%f306, %f1131, %f964;
	mul.ftz.f32 	%f307, %f1132, %f964;
	ld.const.u32 	%r179, [params];
	setp.eq.s32 	%p88, %r179, 0;
	mov.f32 	%f1142, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f1143, %f1142;
	mov.f32 	%f1144, %f1142;
	mov.f32 	%f1145, %f1142;
	@%p88 bra 	$L__BB0_109;

	cvta.to.global.u64 	%rd74, %rd13;
	shl.b64 	%rd75, %rd4, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.v4.f32 	{%f1142, %f1143, %f1144, %f1145}, [%rd76];

$L__BB0_109:
	abs.ftz.f32 	%f969, %f1066;
	abs.ftz.f32 	%f970, %f1067;
	abs.ftz.f32 	%f971, %f1068;
	setp.eq.ftz.f32 	%p89, %f971, 0f7F800000;
	setp.eq.ftz.f32 	%p90, %f970, 0f7F800000;
	setp.eq.ftz.f32 	%p91, %f969, 0f7F800000;
	setp.gtu.ftz.f32 	%p92, %f971, 0f7F800000;
	setp.gtu.ftz.f32 	%p93, %f970, 0f7F800000;
	setp.gtu.ftz.f32 	%p94, %f969, 0f7F800000;
	or.pred  	%p95, %p94, %p93;
	or.pred  	%p96, %p95, %p92;
	or.pred  	%p97, %p96, %p91;
	or.pred  	%p98, %p97, %p90;
	or.pred  	%p99, %p98, %p89;
	cvta.to.global.u64 	%rd77, %rd13;
	shl.b64 	%rd78, %rd4, 4;
	add.s64 	%rd79, %rd77, %rd78;
	selp.f32 	%f972, 0f00000000, %f1066, %p99;
	selp.f32 	%f973, 0f00000000, %f1067, %p99;
	selp.f32 	%f974, 0f00000000, %f1068, %p99;
	selp.f32 	%f975, 0f00000000, 0f3F800000, %p99;
	add.ftz.f32 	%f976, %f975, %f1145;
	add.ftz.f32 	%f977, %f974, %f1144;
	add.ftz.f32 	%f978, %f973, %f1143;
	add.ftz.f32 	%f979, %f972, %f1142;
	st.global.v4.f32 	[%rd79], {%f979, %f978, %f977, %f976};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p100, %rd14, 0;
	@%p100 bra 	$L__BB0_113;

	mov.f32 	%f1146, 0f00000000;
	mov.f32 	%f1147, %f1146;
	mov.f32 	%f1148, %f1146;
	mov.f32 	%f1149, %f1146;
	@%p88 bra 	$L__BB0_112;

	cvta.to.global.u64 	%rd80, %rd14;
	add.s64 	%rd82, %rd80, %rd78;
	ld.global.v4.f32 	{%f1146, %f1147, %f1148, %f987}, [%rd82];
	add.ftz.f32 	%f1149, %f987, 0f00000000;

$L__BB0_112:
	abs.ftz.f32 	%f989, %f1133;
	abs.ftz.f32 	%f990, %f1134;
	abs.ftz.f32 	%f991, %f1135;
	setp.eq.ftz.f32 	%p102, %f991, 0f7F800000;
	setp.eq.ftz.f32 	%p103, %f990, 0f7F800000;
	setp.eq.ftz.f32 	%p104, %f989, 0f7F800000;
	setp.gtu.ftz.f32 	%p105, %f991, 0f7F800000;
	setp.gtu.ftz.f32 	%p106, %f990, 0f7F800000;
	setp.gtu.ftz.f32 	%p107, %f989, 0f7F800000;
	or.pred  	%p108, %p107, %p106;
	or.pred  	%p109, %p108, %p105;
	or.pred  	%p110, %p109, %p104;
	or.pred  	%p111, %p110, %p103;
	or.pred  	%p112, %p111, %p102;
	cvta.to.global.u64 	%rd83, %rd14;
	add.s64 	%rd85, %rd83, %rd78;
	selp.f32 	%f992, 0f00000000, %f1133, %p112;
	selp.f32 	%f993, 0f00000000, %f1134, %p112;
	selp.f32 	%f994, 0f00000000, %f1135, %p112;
	add.ftz.f32 	%f995, %f994, %f1148;
	add.ftz.f32 	%f996, %f993, %f1147;
	add.ftz.f32 	%f997, %f992, %f1146;
	st.global.v4.f32 	[%rd85], {%f997, %f996, %f995, %f1149};

$L__BB0_113:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p113, %rd15, 0;
	@%p113 bra 	$L__BB0_117;

	mov.f32 	%f1150, 0f00000000;
	mov.f32 	%f1151, %f1150;
	mov.f32 	%f1152, %f1150;
	mov.f32 	%f1153, %f1150;
	@%p88 bra 	$L__BB0_116;

	cvta.to.global.u64 	%rd86, %rd15;
	add.s64 	%rd88, %rd86, %rd78;
	ld.global.v4.f32 	{%f1150, %f1151, %f1152, %f1005}, [%rd88];
	add.ftz.f32 	%f1153, %f1005, 0f00000000;

$L__BB0_116:
	abs.ftz.f32 	%f1007, %f305;
	abs.ftz.f32 	%f1008, %f306;
	abs.ftz.f32 	%f1009, %f307;
	setp.eq.ftz.f32 	%p115, %f1009, 0f7F800000;
	setp.eq.ftz.f32 	%p116, %f1008, 0f7F800000;
	setp.eq.ftz.f32 	%p117, %f1007, 0f7F800000;
	setp.gtu.ftz.f32 	%p118, %f1009, 0f7F800000;
	setp.gtu.ftz.f32 	%p119, %f1008, 0f7F800000;
	setp.gtu.ftz.f32 	%p120, %f1007, 0f7F800000;
	or.pred  	%p121, %p120, %p119;
	or.pred  	%p122, %p121, %p118;
	or.pred  	%p123, %p122, %p117;
	or.pred  	%p124, %p123, %p116;
	or.pred  	%p125, %p124, %p115;
	cvta.to.global.u64 	%rd89, %rd15;
	add.s64 	%rd91, %rd89, %rd78;
	selp.f32 	%f1010, 0f00000000, %f305, %p125;
	selp.f32 	%f1011, 0f00000000, %f306, %p125;
	selp.f32 	%f1012, 0f00000000, %f307, %p125;
	add.ftz.f32 	%f1013, %f1012, %f1152;
	add.ftz.f32 	%f1014, %f1011, %f1151;
	add.ftz.f32 	%f1015, %f1010, %f1150;
	st.global.v4.f32 	[%rd91], {%f1015, %f1014, %f1013, %f1153};

$L__BB0_117:
	ld.const.u32 	%r838, [params+4];
	setp.eq.s32 	%p126, %r838, 0;
	@%p126 bra 	$L__BB0_119;

	not.b32 	%r839, %r186;
	add.s32 	%r840, %r184, %r839;
	mad.lo.s32 	%r841, %r840, %r183, %r185;
	sub.ftz.f32 	%f1016, %f1113, %f399;
	sub.ftz.f32 	%f1017, %f1114, %f400;
	mul.ftz.f32 	%f1018, %f1017, %f1017;
	fma.rn.ftz.f32 	%f1019, %f1016, %f1016, %f1018;
	mov.b32 	%r842, %f401;
	mov.b64 	%rd92, {%r842, %r843};
	cvt.u32.u64 	%r844, %rd92;
	mov.b32 	%f1020, %r844;
	sub.ftz.f32 	%f1021, %f1115, %f1020;
	fma.rn.ftz.f32 	%f1022, %f1021, %f1021, %f1019;
	sqrt.approx.ftz.f32 	%f1023, %f1022;
	mul.ftz.f32 	%f1024, %f37, %f378;
	neg.ftz.f32 	%f1025, %f1024;
	mul.ftz.f32 	%f1026, %f36, %f377;
	sub.ftz.f32 	%f1027, %f1025, %f1026;
	mul.ftz.f32 	%f1028, %f38, %f344;
	sub.ftz.f32 	%f1029, %f1027, %f1028;
	ld.const.u64 	%rd93, [params+48];
	cvta.to.global.u64 	%rd94, %rd93;
	mul.wide.u32 	%rd95, %r841, 16;
	add.s64 	%rd96, %rd94, %rd95;
	mul.ftz.f32 	%f1030, %f1023, %f1029;
	st.global.v4.f32 	[%rd96], {%f1113, %f1114, %f1115, %f1030};
	ld.const.u64 	%rd97, [params+56];
	cvta.to.global.u64 	%rd98, %rd97;
	mul.wide.u32 	%rd99, %r841, 8;
	add.s64 	%rd100, %rd98, %rd99;
	st.global.v2.u32 	[%rd100], {%r879, %r880};

$L__BB0_119:
	ret;

}

