

================================================================
== Vivado HLS Report for 'flattening_layer'
================================================================
* Date:           Fri Apr  7 02:00:39 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xq7z100-rf900-2IL


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     5.542|        0.12|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  421|  421|  421|  421|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  420|  420|        42|          -|          -|    10|    no    |
        | + Loop 1.1      |   40|   40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      60|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      22|    -|
|Register         |        -|      -|      76|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      76|      82|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1510|   2020|  554800|  277400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_1_fu_213_p2  |     +    |      0|  0|   9|           9|           9|
    |add_ln16_fu_184_p2    |     +    |      0|  0|   7|           7|           7|
    |add_ln17_1_fu_228_p2  |     +    |      0|  0|   8|           8|           1|
    |add_ln17_fu_174_p2    |     +    |      0|  0|   8|           8|           3|
    |c_fu_203_p2           |     +    |      0|  0|   4|           3|           1|
    |f_fu_138_p2           |     +    |      0|  0|   6|           4|           1|
    |index_fu_144_p2       |     +    |      0|  0|   8|           8|           5|
    |r_fu_168_p2           |     +    |      0|  0|   4|           3|           1|
    |icmp_ln12_fu_132_p2   |   icmp   |      0|  0|   2|           4|           4|
    |icmp_ln13_fu_162_p2   |   icmp   |      0|  0|   2|           3|           4|
    |icmp_ln14_fu_197_p2   |   icmp   |      0|  0|   2|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  60|          60|          40|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   4|          6|    1|          6|
    |c_0_reg_121      |   3|          2|    3|          6|
    |f_0_reg_65       |   3|          2|    4|          8|
    |index_0_reg_76   |   3|          2|    8|         16|
    |index_1_reg_88   |   3|          2|    8|         16|
    |index_2_reg_110  |   3|          2|    8|         16|
    |r_0_reg_99       |   3|          2|    3|          6|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  22|         18|   35|         74|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln17_reg_260     |  8|   0|    8|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |c_0_reg_121          |  3|   0|    3|          0|
    |c_reg_273            |  3|   0|    3|          0|
    |f_0_reg_65           |  4|   0|    4|          0|
    |f_reg_237            |  4|   0|    4|          0|
    |index_0_reg_76       |  8|   0|    8|          0|
    |index_1_reg_88       |  8|   0|    8|          0|
    |index_2_reg_110      |  8|   0|    8|          0|
    |index_reg_242        |  8|   0|    8|          0|
    |r_0_reg_99           |  3|   0|    3|          0|
    |r_reg_255            |  3|   0|    3|          0|
    |tmp_15_cast_reg_265  |  7|   0|    9|          2|
    |zext_ln13_reg_247    |  4|   0|    7|          3|
    +---------------------+---+----+-----+-----------+
    |Total                | 76|   0|   81|          5|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_done                  | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | flattening_layer | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | flattening_layer | return value |
|flat_array_address0      | out |    8|  ap_memory |    flat_array    |     array    |
|flat_array_ce0           | out |    1|  ap_memory |    flat_array    |     array    |
|flat_array_we0           | out |    1|  ap_memory |    flat_array    |     array    |
|flat_array_d0            | out |   32|  ap_memory |    flat_array    |     array    |
|pool_features2_address0  | out |    8|  ap_memory |  pool_features2  |     array    |
|pool_features2_ce0       | out |    1|  ap_memory |  pool_features2  |     array    |
|pool_features2_q0        |  in |   32|  ap_memory |  pool_features2  |     array    |
+-------------------------+-----+-----+------------+------------------+--------------+

