$date
	Sun Apr 09 18:18:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cmosnand_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module cmos_nand $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & w_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z&
1%
0$
0#
0"
1!
$end
#1
0&
1#
#2
z&
0#
1!
1"
#3
0!
0&
1#
#4
