<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_audio_reader_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>audio_reader</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 16 12:58:28 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5737b180</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5737b180</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_audio_reader_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 16 12:58:28 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5737b180</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>audio_reader</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 16 12:58:28 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:42585b39</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_audio_reader_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 16 12:58:28 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:42585b39</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 16 12:59:28 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5737b180</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>play</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>stop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vio</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>audio_ram</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>buzzer</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>playing</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>finished</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/1320/project_1.srcs/sources_1/new/pwm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1320/project_1.srcs/sources_1/new/audio_reader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_audio_reader_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/1320/project_1.srcs/sources_1/new/pwm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1320/project_1.srcs/sources_1/new/audio_reader.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_audio_reader_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_audio_reader_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_audio_reader_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_audio_reader_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_audio_reader_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_audio_reader_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>audio_reader_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_audio_reader_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>audio_reader_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e16bf1_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725c6fb7_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56521d6f_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65979ad6_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7379fa8f_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395ff72_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34306ee3_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dc8c10_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347df923_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3100b00d_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64da32fa_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d8ecfb_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f284016_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56eca93f_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd6bd5b_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539ca5c1_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46eb8aa4_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c361b63_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d66f793_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175e59fd_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299d6759_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539d59f3_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a93c11_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c7ec3b_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a825ee_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63afd7b2_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8bfd9f_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ff1805_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47622aae_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a71581d_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7adc9e_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c7f1fe_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cfa224_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1794cf96_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f9d57b_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439ffad1_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161ebf11_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374de60e_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b687449_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29136379_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396f093d_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617ed964_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b02fa35_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e94d017_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327814ed_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c32b750_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3900f191_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eea1499_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec04a09_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408b131c_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7007818a_ARCHIVE_LOCATION">d:/proyectosep2/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395259d_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1becd04d_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b961d2d_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc82cdc_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7093e9e2_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75131654_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b4ae08_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d14739_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6dbbe8_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e268db_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f518761_ARCHIVE_LOCATION">c:/Users/andre/Projects/IEE2463-SEP-Proyecto-2-Z8/project_1</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.INSERT_VIP" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d09f038b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="66994043"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fcff7377"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
