
          Lattice Mapping Report File for Design Module 'spi_slave'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     SPI_SLAVE_SPI_SLAVE.ngd -o SPI_SLAVE_SPI_SLAVE_map.ncd -pr
     SPI_SLAVE_SPI_SLAVE.prf -mp SPI_SLAVE_SPI_SLAVE.mrp -lpf C:/Users/Michael
     Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI_SLAVE/SPI_
     SLAVE/SPI_SLAVE_SPI_SLAVE.lpf -lpf C:/Users/Michael Hosanee/Documents/ENEL
     500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI_SLAVE/SPI_SLAVE.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  02/28/17  19:45:27

Design Summary
--------------

   Number of registers:     33 out of  7209 (0%)
      PFU registers:           33 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        21 out of  3432 (1%)
      SLICEs as Logic/ROM:     21 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         12 out of  6864 (0%)
      Number used as logic LUTs:         12
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 115 (19%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net sclk_c: 17 loads, 9 rising, 8 falling (Driver: PIO sclk )
     Net rx_data_7__N_31: 4 loads, 4 rising, 0 falling (Driver:

                                    Page 1




Design:  spi_slave                                     Date:  02/28/17  19:45:27

Design Summary (cont)
---------------------
     ss_n_I_0_160_2_lut )
   Number of Clock Enables:  9
     Net rx_buf_2__N_26: 1 loads, 1 LSLICEs
     Net rx_buf_6__N_18: 1 loads, 1 LSLICEs
     Net rx_buf_3__N_24: 1 loads, 1 LSLICEs
     Net rx_buf_4__N_22: 1 loads, 1 LSLICEs
     Net rx_buf_5__N_20: 1 loads, 1 LSLICEs
     Net rx_buf_1__N_28: 1 loads, 1 LSLICEs
     Net rx_buf_7__N_13: 1 loads, 1 LSLICEs
     Net bit_cnt_1: 1 loads, 1 LSLICEs
     Net rx_buf_0__N_30: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net bit_cnt_16__N_11: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net mosi_c: 9 loads
     Net bit_cnt_16__N_11: 8 loads
     Net wr_add: 8 loads
     Net ss_n_c: 3 loads
     Net bit_cnt_1: 2 loads
     Net bit_cnt_10: 2 loads
     Net bit_cnt_13: 2 loads
     Net bit_cnt_14: 2 loads
     Net bit_cnt_15: 2 loads
     Net reset_n_c: 2 loads




   Number of warnings:  26
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'st_load_en' has no legal load.
WARNING - map: input pad net 'st_load_trdy' has no legal load.
WARNING - map: input pad net 'st_load_rrdy' has no legal load.
WARNING - map: input pad net 'st_load_roe' has no legal load.
WARNING - map: input pad net 'tx_load_en' has no legal load.
WARNING - map: input pad net 'tx_load_data[7]' has no legal load.
WARNING - map: input pad net 'tx_load_data[6]' has no legal load.
WARNING - map: input pad net 'tx_load_data[5]' has no legal load.
WARNING - map: input pad net 'tx_load_data[4]' has no legal load.
WARNING - map: input pad net 'tx_load_data[3]' has no legal load.
WARNING - map: input pad net 'tx_load_data[2]' has no legal load.
WARNING - map: input pad net 'tx_load_data[1]' has no legal load.
WARNING - map: input pad net 'tx_load_data[0]' has no legal load.
WARNING - map: IO buffer missing for top level port st_load_en...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port st_load_trdy...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port st_load_rrdy...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port st_load_roe...logic will be

                                    Page 2




Design:  spi_slave                                     Date:  02/28/17  19:45:27

Design Errors/Warnings (cont)
-----------------------------
     discarded.
WARNING - map: IO buffer missing for top level port tx_load_en...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](7)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](6)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](5)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](4)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](3)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](2)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](1)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port tx_load_data[7:0](0)...logic
     will be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| rx_data[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[7]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| roe                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rrdy                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| trdy                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_data[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| busy                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| miso                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sclk                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset_n             | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  spi_slave                                     Date:  02/28/17  19:45:27

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| ss_n                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mosi                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rx_req              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i209 undriven or does not drive anything - clipped.
Signal sclk_N_33 was merged into signal sclk_c
Signal n260 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Block i211 was optimized away.
Block m0_lut was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 17 

     Type and instance name of component: 
   Register : wr_add_115
   Register : bit_cnt_i1
   Register : bit_cnt_i2
   Register : bit_cnt_i3
   Register : bit_cnt_i4
   Register : bit_cnt_i5
   Register : bit_cnt_i6
   Register : bit_cnt_i7

                                    Page 4




Design:  spi_slave                                     Date:  02/28/17  19:45:27

GSR Usage (cont)
----------------
   Register : bit_cnt_i8
   Register : bit_cnt_i9
   Register : bit_cnt_i10
   Register : bit_cnt_i11
   Register : bit_cnt_i12
   Register : bit_cnt_i13
   Register : bit_cnt_i14
   Register : bit_cnt_i15
   Register : bit_cnt_i16

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        








































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
