cd test/riscv

rm -rf core/cache/riscv_dcache_core.v
rm -rf core/cache/riscv_dext.v
rm -rf core/cache/riscv_icache_core.v
rm -rf core/cache/riscv_noicache_core.v
rm -rf core/execution/riscv_alu.v
rm -rf core/execution/riscv_bu.v
rm -rf core/execution/riscv_div.v
rm -rf core/execution/riscv_lsu.v
rm -rf core/execution/riscv_mul.v
rm -rf core/memory/riscv_dmem_ctrl.v
rm -rf core/memory/riscv_imem_ctrl.v
rm -rf core/memory/riscv_membuf.v
rm -rf core/memory/riscv_memmisaligned.v
rm -rf core/memory/riscv_mmu.v
rm -rf core/memory/riscv_mux.v
rm -rf core/memory/riscv_pmachk.v
rm -rf core/memory/riscv_pmpchk.v
rm -rf core/riscv_bp.v
rm -rf core/riscv_core.v
rm -rf core/riscv_du.v
rm -rf core/riscv_execution.v
rm -rf core/riscv_id.v
rm -rf core/riscv_if.v
rm -rf core/riscv_memory.v
rm -rf core/riscv_rf.v
rm -rf core/riscv_state.v
rm -rf core/riscv_wb.v

rm -rf memory/riscv_ram_1r1w_generic.v
rm -rf memory/riscv_ram_1r1w.v
rm -rf memory/riscv_ram_1rw_generic.v
rm -rf memory/riscv_ram_1rw.v
rm -rf memory/riscv_ram_queue.v

rm -rf pkg/riscv_mpsoc_pkg.v

rm -rf pu/riscv_biu.v
rm -rf pu/riscv_module.v
rm -rf pu/riscv_pu.v
