/*==============================================================================
 Copyright (c) 2018-2019 Qualcomm Technologies, Inc.
 All Rights Reserved.
 Confidential and Proprietary - Qualcomm Technologies, Inc.
==============================================================================*/
#ifndef TITAN480_IFE_H
#define TITAN480_IFE_H

/*----------------------------------------------------------------------
        Offset and Mask
----------------------------------------------------------------------*/

#define T480_IFE_REGS_FIRST 0x0

#define T480_IFE_REGS_LAST 0xc580

#define T480_IFE_REGS_COUNT 0x94d

#define regIFE_IFE_0_TOP_HW_VERSION 0x0  /*register offset*/
#define IFE_IFE_0_TOP_HW_VERSION_REVISION_MASK 0xffff
#define IFE_IFE_0_TOP_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_IFE_0_TOP_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_IFE_0_TOP_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_IFE_0_TOP_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_IFE_0_TOP_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_IFE_0_TOP_TITAN_VERSION 0x4  /*register offset*/
#define IFE_IFE_0_TOP_TITAN_VERSION_STEP_MASK 0xff
#define IFE_IFE_0_TOP_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_TOP_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_IFE_0_TOP_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_IFE_0_TOP_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_IFE_0_TOP_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_IFE_0_TOP_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_TOP_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_TOP_HW_CAPABILITY 0x8  /*register offset*/
#define IFE_IFE_0_TOP_HW_CAPABILITY_BUS_FEATURE_LINEAR_CLIENTS_MASK 0x3f
#define IFE_IFE_0_TOP_HW_CAPABILITY_BUS_FEATURE_LINEAR_CLIENTS_SHIFT 0x0
#define IFE_IFE_0_TOP_HW_CAPABILITY_BUS_FEATURE_UBWC_CLIENTS_MASK 0xfc0
#define IFE_IFE_0_TOP_HW_CAPABILITY_BUS_FEATURE_UBWC_CLIENTS_SHIFT 0x6
#define IFE_IFE_0_TOP_HW_CAPABILITY_UNUSED0_MASK 0xf000
#define IFE_IFE_0_TOP_HW_CAPABILITY_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_MASK 0x1fff0000
#define IFE_IFE_0_TOP_HW_CAPABILITY_MAIN_LINE_BUFFER_FEATURE_SHIFT 0x10
#define IFE_IFE_0_TOP_HW_CAPABILITY_RDI_FEATURE_MASK 0x60000000
#define IFE_IFE_0_TOP_HW_CAPABILITY_RDI_FEATURE_SHIFT 0x1d
#define IFE_IFE_0_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_MASK 0x80000000
#define IFE_IFE_0_TOP_HW_CAPABILITY_INPUT_FORMAT_FEATURE_SHIFT 0x1f

#define regIFE_IFE_0_TOP_LENS_FEATURE 0xc  /*register offset*/
#define IFE_IFE_0_TOP_LENS_FEATURE_PEDESTAL_FEATURE_MASK 0x1
#define IFE_IFE_0_TOP_LENS_FEATURE_PEDESTAL_FEATURE_SHIFT 0x0
#define IFE_IFE_0_TOP_LENS_FEATURE_LINEARIZATION_FEATURE_MASK 0x2
#define IFE_IFE_0_TOP_LENS_FEATURE_LINEARIZATION_FEATURE_SHIFT 0x1
#define IFE_IFE_0_TOP_LENS_FEATURE_DEMUX_FEATURE_MASK 0x4
#define IFE_IFE_0_TOP_LENS_FEATURE_DEMUX_FEATURE_SHIFT 0x2
#define IFE_IFE_0_TOP_LENS_FEATURE_CHROMA_UPSAMPLE_FEATURE_MASK 0x8
#define IFE_IFE_0_TOP_LENS_FEATURE_CHROMA_UPSAMPLE_FEATURE_SHIFT 0x3
#define IFE_IFE_0_TOP_LENS_FEATURE_HDR_BINNING_FEATURE_MASK 0x10
#define IFE_IFE_0_TOP_LENS_FEATURE_HDR_BINNING_FEATURE_SHIFT 0x4
#define IFE_IFE_0_TOP_LENS_FEATURE_BPC_PDPC_FEATURE_MASK 0x20
#define IFE_IFE_0_TOP_LENS_FEATURE_BPC_PDPC_FEATURE_SHIFT 0x5
#define IFE_IFE_0_TOP_LENS_FEATURE_ABF_FEATURE_MASK 0x40
#define IFE_IFE_0_TOP_LENS_FEATURE_ABF_FEATURE_SHIFT 0x6
#define IFE_IFE_0_TOP_LENS_FEATURE_LSC_FEATURE_MASK 0x80
#define IFE_IFE_0_TOP_LENS_FEATURE_LSC_FEATURE_SHIFT 0x7
#define IFE_IFE_0_TOP_LENS_FEATURE_DEMO_FEATURE_MASK 0x300
#define IFE_IFE_0_TOP_LENS_FEATURE_DEMO_FEATURE_SHIFT 0x8
#define IFE_IFE_0_TOP_LENS_FEATURE_BLACK_LEVEL_FEATURE_MASK 0x400
#define IFE_IFE_0_TOP_LENS_FEATURE_BLACK_LEVEL_FEATURE_SHIFT 0xa
#define IFE_IFE_0_TOP_LENS_FEATURE_PDAF_FEATURE_MASK 0x800
#define IFE_IFE_0_TOP_LENS_FEATURE_PDAF_FEATURE_SHIFT 0xb
#define IFE_IFE_0_TOP_LENS_FEATURE_DUAL_PD_FEATURE_MASK 0x1000
#define IFE_IFE_0_TOP_LENS_FEATURE_DUAL_PD_FEATURE_SHIFT 0xc
#define IFE_IFE_0_TOP_LENS_FEATURE_LCR_FEATURE_MASK 0x2000
#define IFE_IFE_0_TOP_LENS_FEATURE_LCR_FEATURE_SHIFT 0xd
#define IFE_IFE_0_TOP_LENS_FEATURE_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_TOP_LENS_FEATURE_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_TOP_STATS_FEATURE 0x10  /*register offset*/
#define IFE_IFE_0_TOP_STATS_FEATURE_HDR_BE_FEATURE_MASK 0x1
#define IFE_IFE_0_TOP_STATS_FEATURE_HDR_BE_FEATURE_SHIFT 0x0
#define IFE_IFE_0_TOP_STATS_FEATURE_HDR_BHIST_FEATURE_MASK 0x2
#define IFE_IFE_0_TOP_STATS_FEATURE_HDR_BHIST_FEATURE_SHIFT 0x1
#define IFE_IFE_0_TOP_STATS_FEATURE_BAF_FEATURE_MASK 0x4
#define IFE_IFE_0_TOP_STATS_FEATURE_BAF_FEATURE_SHIFT 0x2
#define IFE_IFE_0_TOP_STATS_FEATURE_AWB_BG_FEATURE_MASK 0x8
#define IFE_IFE_0_TOP_STATS_FEATURE_AWB_BG_FEATURE_SHIFT 0x3
#define IFE_IFE_0_TOP_STATS_FEATURE_BHIST_FEATURE_MASK 0x10
#define IFE_IFE_0_TOP_STATS_FEATURE_BHIST_FEATURE_SHIFT 0x4
#define IFE_IFE_0_TOP_STATS_FEATURE_RS_FEATURE_MASK 0x20
#define IFE_IFE_0_TOP_STATS_FEATURE_RS_FEATURE_SHIFT 0x5
#define IFE_IFE_0_TOP_STATS_FEATURE_CS_FEATURE_MASK 0x40
#define IFE_IFE_0_TOP_STATS_FEATURE_CS_FEATURE_SHIFT 0x6
#define IFE_IFE_0_TOP_STATS_FEATURE_IHIST_FEATURE_MASK 0x80
#define IFE_IFE_0_TOP_STATS_FEATURE_IHIST_FEATURE_SHIFT 0x7
#define IFE_IFE_0_TOP_STATS_FEATURE_TINTLESS_BG_FEATURE_MASK 0x100
#define IFE_IFE_0_TOP_STATS_FEATURE_TINTLESS_BG_FEATURE_SHIFT 0x8
#define IFE_IFE_0_TOP_STATS_FEATURE_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_TOP_STATS_FEATURE_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_TOP_MODULE_COLOR_FEATURE 0x14  /*register offset*/
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_COLOR_CORRECT_FEATURE_MASK 0x1
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_COLOR_CORRECT_FEATURE_SHIFT 0x0
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_GTM_FEATURE_MASK 0x2
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_GTM_FEATURE_SHIFT 0x1
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_GLUT_FEATURE_MASK 0x4
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_GLUT_FEATURE_SHIFT 0x2
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_COLOR_XFORM_FEATURE_MASK 0x8
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_COLOR_XFORM_FEATURE_SHIFT 0x3
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_TOP_MODULE_COLOR_FEATURE_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_TOP_MODULE_ZOOM_FEATURE 0x18  /*register offset*/
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_DISP_MN_SCALE_MASK 0x1
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_DISP_MN_SCALE_SHIFT 0x0
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_DISP_DS4_MASK 0x2
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_DISP_DS4_SHIFT 0x1
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_DISP_DS16_MASK 0x4
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_DISP_DS16_SHIFT 0x2
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_VID_MN_SCALE_MASK 0x8
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_VID_MN_SCALE_SHIFT 0x3
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_VID_DSX_MASK 0x10
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_VID_DSX_SHIFT 0x4
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_VID_DS16_MASK 0x20
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_VID_DS16_SHIFT 0x5
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_FD_MN_SCALE_MASK 0x40
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_FD_MN_SCALE_SHIFT 0x6
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_TOP_RST_CMD 0x1c  /*register offset*/
#define IFE_IFE_0_TOP_RST_CMD_CORE_SW_RST_MASK 0x1
#define IFE_IFE_0_TOP_RST_CMD_CORE_SW_RST_SHIFT 0x0
#define IFE_IFE_0_TOP_RST_CMD_WE_SW_RST_MASK 0x2
#define IFE_IFE_0_TOP_RST_CMD_WE_SW_RST_SHIFT 0x1
#define IFE_IFE_0_TOP_RST_CMD_FE_SW_RST_MASK 0x4
#define IFE_IFE_0_TOP_RST_CMD_FE_SW_RST_SHIFT 0x2
#define IFE_IFE_0_TOP_RST_CMD_PP_SW_RST_MASK 0x8
#define IFE_IFE_0_TOP_RST_CMD_PP_SW_RST_SHIFT 0x3
#define IFE_IFE_0_TOP_RST_CMD_RDI_0_SW_RST_MASK 0x10
#define IFE_IFE_0_TOP_RST_CMD_RDI_0_SW_RST_SHIFT 0x4
#define IFE_IFE_0_TOP_RST_CMD_RDI_1_SW_RST_MASK 0x20
#define IFE_IFE_0_TOP_RST_CMD_RDI_1_SW_RST_SHIFT 0x5
#define IFE_IFE_0_TOP_RST_CMD_RDI_2_SW_RST_MASK 0x40
#define IFE_IFE_0_TOP_RST_CMD_RDI_2_SW_RST_SHIFT 0x6
#define IFE_IFE_0_TOP_RST_CMD_PDLIB_SW_RST_MASK 0x80
#define IFE_IFE_0_TOP_RST_CMD_PDLIB_SW_RST_SHIFT 0x7
#define IFE_IFE_0_TOP_RST_CMD_LCR_SW_RST_MASK 0x100
#define IFE_IFE_0_TOP_RST_CMD_LCR_SW_RST_SHIFT 0x8
#define IFE_IFE_0_TOP_RST_CMD_TESTGEN_SW_RST_MASK 0x200
#define IFE_IFE_0_TOP_RST_CMD_TESTGEN_SW_RST_SHIFT 0x9
#define IFE_IFE_0_TOP_RST_CMD_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_TOP_RST_CMD_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_TOP_RST_CMD_CORE_HW_RST_MASK 0x10000
#define IFE_IFE_0_TOP_RST_CMD_CORE_HW_RST_SHIFT 0x10
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP0_HW_RST_MASK 0x20000
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP0_HW_RST_SHIFT 0x11
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP1_HW_RST_MASK 0x40000
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP1_HW_RST_SHIFT 0x12
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP2_HW_RST_MASK 0x80000
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP2_HW_RST_SHIFT 0x13
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP3_HW_RST_MASK 0x100000
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP3_HW_RST_SHIFT 0x14
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP4_HW_RST_MASK 0x200000
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP4_HW_RST_SHIFT 0x15
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP5_HW_RST_MASK 0x400000
#define IFE_IFE_0_TOP_RST_CMD_WE_SRC_GRP5_HW_RST_SHIFT 0x16
#define IFE_IFE_0_TOP_RST_CMD_FE_HW_RST_MASK 0x800000
#define IFE_IFE_0_TOP_RST_CMD_FE_HW_RST_SHIFT 0x17
#define IFE_IFE_0_TOP_RST_CMD_PP_HW_RST_MASK 0x1000000
#define IFE_IFE_0_TOP_RST_CMD_PP_HW_RST_SHIFT 0x18
#define IFE_IFE_0_TOP_RST_CMD_RDI_0_HW_RST_MASK 0x2000000
#define IFE_IFE_0_TOP_RST_CMD_RDI_0_HW_RST_SHIFT 0x19
#define IFE_IFE_0_TOP_RST_CMD_RDI_1_HW_RST_MASK 0x4000000
#define IFE_IFE_0_TOP_RST_CMD_RDI_1_HW_RST_SHIFT 0x1a
#define IFE_IFE_0_TOP_RST_CMD_RDI_2_HW_RST_MASK 0x8000000
#define IFE_IFE_0_TOP_RST_CMD_RDI_2_HW_RST_SHIFT 0x1b
#define IFE_IFE_0_TOP_RST_CMD_PDLIB_HW_RST_MASK 0x10000000
#define IFE_IFE_0_TOP_RST_CMD_PDLIB_HW_RST_SHIFT 0x1c
#define IFE_IFE_0_TOP_RST_CMD_LCR_HW_RST_MASK 0x20000000
#define IFE_IFE_0_TOP_RST_CMD_LCR_HW_RST_SHIFT 0x1d
#define IFE_IFE_0_TOP_RST_CMD_TESTGEN_HW_RST_MASK 0x40000000
#define IFE_IFE_0_TOP_RST_CMD_TESTGEN_HW_RST_SHIFT 0x1e
#define IFE_IFE_0_TOP_RST_CMD_DSP_HW_RST_MASK 0x80000000
#define IFE_IFE_0_TOP_RST_CMD_DSP_HW_RST_SHIFT 0x1f

#define regIFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0 0x20  /*register offset*/
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_FE_CORE_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_FE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_WE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_PEDESTAL_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_PEDESTAL_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_LINEARIZATION_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_LINEARIZATION_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_BPC_PDPC_CORE_CLK_CGC_OVERRIDE_MASK 0x10
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_BPC_PDPC_CORE_CLK_CGC_OVERRIDE_SHIFT 0x4
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_HDR_BINCORRECT_CORE_CLK_CGC_OVERRIDE_MASK 0x20
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_HDR_BINCORRECT_CORE_CLK_CGC_OVERRIDE_SHIFT 0x5
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_ABF_CORE_CLK_CGC_OVERRIDE_MASK 0x40
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_ABF_CORE_CLK_CGC_OVERRIDE_SHIFT 0x6
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_LSC_CORE_CLK_CGC_OVERRIDE_MASK 0x80
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_LSC_CORE_CLK_CGC_OVERRIDE_SHIFT 0x7
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DEMO_CORE_CLK_CGC_OVERRIDE_MASK 0x100
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DEMO_CORE_CLK_CGC_OVERRIDE_SHIFT 0x8
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_BLS_CORE_CLK_CGC_OVERRIDE_MASK 0x200
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_BLS_CORE_CLK_CGC_OVERRIDE_SHIFT 0x9
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DEMUX_CORE_CLK_CGC_OVERRIDE_MASK 0x400
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DEMUX_CORE_CLK_CGC_OVERRIDE_SHIFT 0xa
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_CHROMA_UP_CORE_CLK_CGC_OVERRIDE_MASK 0x800
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_CHROMA_UP_CORE_CLK_CGC_OVERRIDE_SHIFT 0xb
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_COLOR_CORRECT_CORE_CLK_CGC_OVERRIDE_MASK 0x1000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_COLOR_CORRECT_CORE_CLK_CGC_OVERRIDE_SHIFT 0xc
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_GTM_CORE_CLK_CGC_OVERRIDE_MASK 0x2000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_GTM_CORE_CLK_CGC_OVERRIDE_SHIFT 0xd
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_GLUT_CORE_CLK_CGC_OVERRIDE_MASK 0x4000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_GLUT_CORE_CLK_CGC_OVERRIDE_SHIFT 0xe
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_COLOR_XFORM_CORE_CLK_CGC_OVERRIDE_MASK 0x8000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_COLOR_XFORM_CORE_CLK_CGC_OVERRIDE_SHIFT 0xf
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_MN_Y_CORE_CLK_CGC_OVERRIDE_MASK 0x10000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_MN_Y_CORE_CLK_CGC_OVERRIDE_SHIFT 0x10
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_MN_C_CORE_CLK_CGC_OVERRIDE_MASK 0x20000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_MN_C_CORE_CLK_CGC_OVERRIDE_SHIFT 0x11
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_4TO1_Y_CORE_CLK_CGC_OVERRIDE_MASK 0x40000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_4TO1_Y_CORE_CLK_CGC_OVERRIDE_SHIFT 0x12
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_4TO1_C_CORE_CLK_CGC_OVERRIDE_MASK 0x80000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DOWNSCALE_4TO1_C_CORE_CLK_CGC_OVERRIDE_SHIFT 0x13
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DSX_Y_CORE_CLK_CGC_OVERRIDE_MASK 0x100000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DSX_Y_CORE_CLK_CGC_OVERRIDE_SHIFT 0x14
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DSX_C_CORE_CLK_CGC_OVERRIDE_MASK 0x200000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_DSX_C_CORE_CLK_CGC_OVERRIDE_SHIFT 0x15
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_CROP_RND_CLAMP_CORE_CLK_CGC_OVERRIDE_MASK 0x400000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_CROP_RND_CLAMP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x16
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_TINTLESS_BG_CORE_CLK_CGC_OVERRIDE_MASK 0x800000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_TINTLESS_BG_CORE_CLK_CGC_OVERRIDE_SHIFT 0x17
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_HDR_BHIST_CORE_CLK_CGC_OVERRIDE_MASK 0x1000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_HDR_BHIST_CORE_CLK_CGC_OVERRIDE_SHIFT 0x18
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_HDR_BE_CORE_CLK_CGC_OVERRIDE_MASK 0x2000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_HDR_BE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x19
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_AWB_BG_CORE_CLK_CGC_OVERRIDE_MASK 0x4000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_AWB_BG_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1a
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_BHIST_CORE_CLK_CGC_OVERRIDE_MASK 0x8000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_BHIST_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1b
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_BF_CORE_CLK_CGC_OVERRIDE_MASK 0x10000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_BF_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1c
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_ROW_SUMS_CORE_CLK_CGC_OVERRIDE_MASK 0x20000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_ROW_SUMS_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1d
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_COL_SUMS_CORE_CLK_CGC_OVERRIDE_MASK 0x40000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_COL_SUMS_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1e
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_IHIST_CORE_CLK_CGC_OVERRIDE_MASK 0x80000000
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0_STATS_IHIST_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1f

#define regIFE_IFE_0_TOP_AHB_CLK_CGC_OVERRIDE 0x24  /*register offset*/
#define IFE_IFE_0_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_TOP_AHB_CLK_CGC_OVERRIDE_AHB_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_TOP_AHB_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_TOP_NOC_CLK_CGC_OVERRIDE 0x28  /*register offset*/
#define IFE_IFE_0_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_TOP_NOC_CLK_CGC_OVERRIDE_NOC_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_TOP_NOC_CLK_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_TOP_CORE_CFG_0 0x2c  /*register offset*/
#define IFE_IFE_0_TOP_CORE_CFG_0_UNUSED0_MASK 0x3
#define IFE_IFE_0_TOP_CORE_CFG_0_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_IFE_DUAL_PD_EN_MASK 0x4
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_IFE_DUAL_PD_EN_SHIFT 0x2
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_IFE_PIX_EN_MASK 0x8
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_IFE_PIX_EN_SHIFT 0x3
#define IFE_IFE_0_TOP_CORE_CFG_0_PP_EXTERN_REG_UPDATE_EN_MASK 0x10
#define IFE_IFE_0_TOP_CORE_CFG_0_PP_EXTERN_REG_UPDATE_EN_SHIFT 0x4
#define IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_MASK 0x60
#define IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_SHIFT 0x5
#define IFE_IFE_0_TOP_CORE_CFG_0_UNUSED1_MASK 0x80
#define IFE_IFE_0_TOP_CORE_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BHIST_SRC_SEL_MASK 0x100
#define IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BHIST_SRC_SEL_SHIFT 0x8
#define IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BE_SRC_SEL_MASK 0x200
#define IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BE_SRC_SEL_SHIFT 0x9
#define IFE_IFE_0_TOP_CORE_CFG_0_STATS_IHIST_SRC_SEL_MASK 0x400
#define IFE_IFE_0_TOP_CORE_CFG_0_STATS_IHIST_SRC_SEL_SHIFT 0xa
#define IFE_IFE_0_TOP_CORE_CFG_0_PP_OPERATING_MODE_MASK 0x1800
#define IFE_IFE_0_TOP_CORE_CFG_0_PP_OPERATING_MODE_SHIFT 0xb
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_OPERATING_MODE_MASK 0x2000
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_OPERATING_MODE_SHIFT 0xd
#define IFE_IFE_0_TOP_CORE_CFG_0_PP_INPUT_FMT_MASK 0xc000
#define IFE_IFE_0_TOP_CORE_CFG_0_PP_INPUT_FMT_SHIFT 0xe
#define IFE_IFE_0_TOP_CORE_CFG_0_LCR_EXTERN_REG_UPDATE_EN_MASK 0x10000
#define IFE_IFE_0_TOP_CORE_CFG_0_LCR_EXTERN_REG_UPDATE_EN_SHIFT 0x10
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_EXTERN_REG_UPDATE_EN_MASK 0x20000
#define IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_EXTERN_REG_UPDATE_EN_SHIFT 0x11
#define IFE_IFE_0_TOP_CORE_CFG_0_UNUSED2_MASK 0x7c0000
#define IFE_IFE_0_TOP_CORE_CFG_0_UNUSED2_SHIFT 0x12
#define IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_EN_MASK 0x800000
#define IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_EN_SHIFT 0x17
#define IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_MODE_MASK 0x1000000
#define IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_MODE_SHIFT 0x18
#define IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_MASK 0x6000000
#define IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_SHIFT 0x19
#define IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS4_R2PD_DISABLE_MASK 0x8000000
#define IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS4_R2PD_DISABLE_SHIFT 0x1b
#define IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS16_R2PD_DISABLE_MASK 0x10000000
#define IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS16_R2PD_DISABLE_SHIFT 0x1c
#define IFE_IFE_0_TOP_CORE_CFG_0_VID_DS4_R2PD_DISABLE_MASK 0x20000000
#define IFE_IFE_0_TOP_CORE_CFG_0_VID_DS4_R2PD_DISABLE_SHIFT 0x1d
#define IFE_IFE_0_TOP_CORE_CFG_0_VID_DS16_R2PD_DISABLE_MASK 0x40000000
#define IFE_IFE_0_TOP_CORE_CFG_0_VID_DS16_R2PD_DISABLE_SHIFT 0x1e
#define IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_PDAF_MASK 0x80000000
#define IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_PDAF_SHIFT 0x1f

#define regIFE_IFE_0_TOP_CORE_CFG_1 0x30  /*register offset*/
#define IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_SRC_SEL_MASK 0x3
#define IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_SRC_SEL_SHIFT 0x0
#define IFE_IFE_0_TOP_CORE_CFG_1_UNUSED0_MASK 0xc
#define IFE_IFE_0_TOP_CORE_CFG_1_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_MASK 0xf0
#define IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_SHIFT 0x4
#define IFE_IFE_0_TOP_CORE_CFG_1_UNUSED1_MASK 0xff00
#define IFE_IFE_0_TOP_CORE_CFG_1_UNUSED1_SHIFT 0x8
#define IFE_IFE_0_TOP_CORE_CFG_1_ALPHA_VALUE_MASK 0xffff0000
#define IFE_IFE_0_TOP_CORE_CFG_1_ALPHA_VALUE_SHIFT 0x10

#define regIFE_IFE_0_TOP_REG_UPDATE_CMD 0x34  /*register offset*/
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_PP_UPDATE_MASK 0x1
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_PP_UPDATE_SHIFT 0x0
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_MASK 0x2
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_SHIFT 0x1
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_MASK 0x4
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_SHIFT 0x2
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_MASK 0x8
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_SHIFT 0x3
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_UNUSED0_MASK 0x10
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_DUAL_PD_UPDATE_MASK 0x20
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_DUAL_PD_UPDATE_SHIFT 0x5
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_LCR_PD_UPDATE_MASK 0x40
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_LCR_PD_UPDATE_SHIFT 0x6
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_PP_UPDATE_IMD_MASK 0x80
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_PP_UPDATE_IMD_SHIFT 0x7
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_MASK 0x100
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI0_UPDATE_IMD_SHIFT 0x8
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_MASK 0x200
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI1_UPDATE_IMD_SHIFT 0x9
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_MASK 0x400
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_RDI2_UPDATE_IMD_SHIFT 0xa
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_DUAL_PD_UPDATE_IMD_MASK 0x800
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_DUAL_PD_UPDATE_IMD_SHIFT 0xb
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_LCR_PD_UPDATE_IMD_MASK 0x1000
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_LCR_PD_UPDATE_IMD_SHIFT 0xc
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_TOP_REG_UPDATE_CMD_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_TOP_IRQ_CMD 0x38  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_TOP_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_TOP_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_TOP_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_TOP_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_TOP_IRQ_MASK_0 0x3c  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_MASK_0_RST_DONE_IRQ_MASK_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_MASK_0_UNUSED0_MASK 0x7e
#define IFE_IFE_0_TOP_IRQ_MASK_0_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_MASK_0_BUS_WR_IRQ_MASK_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_MASK_0_BUS_RD_IRQ_MASK_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_MASK_0_BUS_RD_IRQ_MASK_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_MASK_0_DSP_OVERFLOW_IRQ_MASK_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_MASK_0_DSP_OVERFLOW_IRQ_MASK_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_MASK_0_NEW_FRAME_INDEX_IRQ_MASK_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_MASK_0_NEW_FRAME_INDEX_IRQ_MASK_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_MASK_0_UNUSED1_MASK 0x1ff800
#define IFE_IFE_0_TOP_IRQ_MASK_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI2_FRAME_DROP_IRQ_MASK_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_MASK 0x400000
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI1_FRAME_DROP_IRQ_MASK_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_MASK 0x800000
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI0_FRAME_DROP_IRQ_MASK_SHIFT 0x17
#define IFE_IFE_0_TOP_IRQ_MASK_0_DUAL_PD_PIPE_FRAME_DROP_IRQ_MASK_MASK 0x1000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_DUAL_PD_PIPE_FRAME_DROP_IRQ_MASK_SHIFT 0x18
#define IFE_IFE_0_TOP_IRQ_MASK_0_PIXEL_PIPE_FRAME_DROP_IRQ_MASK_MASK 0x2000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_PIXEL_PIPE_FRAME_DROP_IRQ_MASK_SHIFT 0x19
#define IFE_IFE_0_TOP_IRQ_MASK_0_UNUSED2_MASK 0x4000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_UNUSED2_SHIFT 0x1a
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_MASK 0x8000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI2_OVERFLOW_IRQ_MASK_SHIFT 0x1b
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_MASK 0x10000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI1_OVERFLOW_IRQ_MASK_SHIFT 0x1c
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_MASK 0x20000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_RDI0_OVERFLOW_IRQ_MASK_SHIFT 0x1d
#define IFE_IFE_0_TOP_IRQ_MASK_0_DUAL_PD_PIPE_OVERFLOW_IRQ_MASK_MASK 0x40000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_DUAL_PD_PIPE_OVERFLOW_IRQ_MASK_SHIFT 0x1e
#define IFE_IFE_0_TOP_IRQ_MASK_0_PIXEL_PIPE_OVERFLOW_IRQ_MASK_MASK 0x80000000
#define IFE_IFE_0_TOP_IRQ_MASK_0_PIXEL_PIPE_OVERFLOW_IRQ_MASK_SHIFT 0x1f

#define regIFE_IFE_0_TOP_IRQ_MASK_1 0x40  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_SOF_IRQ_MASK_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_SOF_IRQ_MASK_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_EOF_IRQ_MASK_MASK 0x2
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_EOF_IRQ_MASK_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x2
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8
#define IFE_IFE_0_TOP_IRQ_MASK_1_PP_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x3
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_MASK 0x10
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_SOF_IRQ_MASK_SHIFT 0x4
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_MASK 0x20
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_EOF_IRQ_MASK_SHIFT 0x5
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x6
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI0_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_SOF_IRQ_MASK_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_EOF_IRQ_MASK_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI1_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_MASK 0x1000
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_SOF_IRQ_MASK_SHIFT 0xc
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_MASK 0x2000
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_EOF_IRQ_MASK_SHIFT 0xd
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_MASK 0x4000
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0xe
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_MASK 0x8000
#define IFE_IFE_0_TOP_IRQ_MASK_1_RDI2_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0xf
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_SOF_IRQ_MASK_MASK 0x10000
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_SOF_IRQ_MASK_SHIFT 0x10
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_EOF_IRQ_MASK_MASK 0x20000
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_EOF_IRQ_MASK_SHIFT 0x11
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_EPOCH0_IRQ_MASK_MASK 0x40000
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x12
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_EPOCH1_IRQ_MASK_MASK 0x80000
#define IFE_IFE_0_TOP_IRQ_MASK_1_DUAL_PD_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x13
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_SOF_IRQ_MASK_MASK 0x100000
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_SOF_IRQ_MASK_SHIFT 0x14
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_EOF_IRQ_MASK_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_EOF_IRQ_MASK_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_EPOCH0_IRQ_MASK_MASK 0x400000
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_EPOCH0_IRQ_MASK_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_EPOCH1_IRQ_MASK_MASK 0x800000
#define IFE_IFE_0_TOP_IRQ_MASK_1_LCR_CAMIF_EPOCH1_IRQ_MASK_SHIFT 0x17
#define IFE_IFE_0_TOP_IRQ_MASK_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_TOP_IRQ_MASK_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_TOP_IRQ_MASK_2 0x44  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_MASK_2_UNUSED0_MASK 0x7f
#define IFE_IFE_0_TOP_IRQ_MASK_2_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_IFE_PROTOCOL_VIOLATION_IRQ_MASK_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_IFE_PROTOCOL_VIOLATION_IRQ_MASK_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_MASK_2_IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_MASK_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_MASK_2_IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_MASK_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_MASK_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_MASK_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_MASK_2_PP_PREPROCESS_VIOLATION_IRQ_MASK_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_MASK_2_PP_PREPROCESS_VIOLATION_IRQ_MASK_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_MASK_2_PP_CAMIF_VIOLATION_IRQ_MASK_MASK 0x800
#define IFE_IFE_0_TOP_IRQ_MASK_2_PP_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_MASK_2_PP_VIOLATION_IRQ_MASK_MASK 0x1000
#define IFE_IFE_0_TOP_IRQ_MASK_2_PP_VIOLATION_IRQ_MASK_SHIFT 0xc
#define IFE_IFE_0_TOP_IRQ_MASK_2_DUAL_PD_CAMIF_VIOLATION_IRQ_MASK_MASK 0x2000
#define IFE_IFE_0_TOP_IRQ_MASK_2_DUAL_PD_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xd
#define IFE_IFE_0_TOP_IRQ_MASK_2_DUAL_PD_VIOLATION_IRQ_MASK_MASK 0x4000
#define IFE_IFE_0_TOP_IRQ_MASK_2_DUAL_PD_VIOLATION_IRQ_MASK_SHIFT 0xe
#define IFE_IFE_0_TOP_IRQ_MASK_2_LCR_CAMIF_VIOLATION_IRQ_MASK_MASK 0x8000
#define IFE_IFE_0_TOP_IRQ_MASK_2_LCR_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0xf
#define IFE_IFE_0_TOP_IRQ_MASK_2_LCR_VIOLATION_IRQ_MASK_MASK 0x10000
#define IFE_IFE_0_TOP_IRQ_MASK_2_LCR_VIOLATION_IRQ_MASK_SHIFT 0x10
#define IFE_IFE_0_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_MASK 0x20000
#define IFE_IFE_0_TOP_IRQ_MASK_2_RDI0_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x11
#define IFE_IFE_0_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_MASK 0x40000
#define IFE_IFE_0_TOP_IRQ_MASK_2_RDI1_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x12
#define IFE_IFE_0_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_MASK 0x80000
#define IFE_IFE_0_TOP_IRQ_MASK_2_RDI2_CAMIF_VIOLATION_IRQ_MASK_SHIFT 0x13
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_TX_VIOLATION_IRQ_MASK_MASK 0x100000
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_TX_VIOLATION_IRQ_MASK_SHIFT 0x14
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_RX_VIOLATION_IRQ_MASK_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_RX_VIOLATION_IRQ_MASK_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_MASK_2_UNUSED1_MASK 0xfc00000
#define IFE_IFE_0_TOP_IRQ_MASK_2_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_ERROR_VIOLATION_IRQ_MASK_MASK 0x10000000
#define IFE_IFE_0_TOP_IRQ_MASK_2_DSP_ERROR_VIOLATION_IRQ_MASK_SHIFT 0x1c
#define IFE_IFE_0_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_MASK 0x20000000
#define IFE_IFE_0_TOP_IRQ_MASK_2_DIAG_VIOLATION_IRQ_MASK_SHIFT 0x1d
#define IFE_IFE_0_TOP_IRQ_MASK_2_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_TOP_IRQ_MASK_2_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_TOP_IRQ_CLEAR_0 0x48  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RST_DONE_IRQ_CLEAR_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_UNUSED0_MASK 0x7e
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_BUS_WR_IRQ_CLEAR_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_BUS_RD_IRQ_CLEAR_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_BUS_RD_IRQ_CLEAR_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_DSP_OVERFLOW_IRQ_CLEAR_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_DSP_OVERFLOW_IRQ_CLEAR_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_NEW_FRAME_INDEX_IRQ_CLEAR_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_NEW_FRAME_INDEX_IRQ_CLEAR_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_UNUSED1_MASK 0x1ff800
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI2_FRAME_DROP_IRQ_CLEAR_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_MASK 0x400000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI1_FRAME_DROP_IRQ_CLEAR_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_MASK 0x800000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI0_FRAME_DROP_IRQ_CLEAR_SHIFT 0x17
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_DUAL_PD_PIPE_FRAME_DROP_IRQ_CLEAR_MASK 0x1000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_DUAL_PD_PIPE_FRAME_DROP_IRQ_CLEAR_SHIFT 0x18
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_PIXEL_PIPE_FRAME_DROP_IRQ_CLEAR_MASK 0x2000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_PIXEL_PIPE_FRAME_DROP_IRQ_CLEAR_SHIFT 0x19
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_UNUSED2_MASK 0x4000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_UNUSED2_SHIFT 0x1a
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_MASK 0x8000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI2_OVERFLOW_IRQ_CLEAR_SHIFT 0x1b
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_MASK 0x10000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI1_OVERFLOW_IRQ_CLEAR_SHIFT 0x1c
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_MASK 0x20000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_RDI0_OVERFLOW_IRQ_CLEAR_SHIFT 0x1d
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_DUAL_PD_PIPE_OVERFLOW_IRQ_CLEAR_MASK 0x40000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_DUAL_PD_PIPE_OVERFLOW_IRQ_CLEAR_SHIFT 0x1e
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_PIXEL_PIPE_OVERFLOW_IRQ_CLEAR_MASK 0x80000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_0_PIXEL_PIPE_OVERFLOW_IRQ_CLEAR_SHIFT 0x1f

#define regIFE_IFE_0_TOP_IRQ_CLEAR_1 0x4c  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_SOF_IRQ_CLEAR_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_EOF_IRQ_CLEAR_MASK 0x2
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x2
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_PP_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x3
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_MASK 0x10
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x4
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_MASK 0x20
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x5
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x6
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI0_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI1_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_MASK 0x1000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_SOF_IRQ_CLEAR_SHIFT 0xc
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_MASK 0x2000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EOF_IRQ_CLEAR_SHIFT 0xd
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x4000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0xe
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x8000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_RDI2_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0xf
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_SOF_IRQ_CLEAR_MASK 0x10000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x10
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_EOF_IRQ_CLEAR_MASK 0x20000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x11
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x40000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x12
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x80000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_DUAL_PD_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x13
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_SOF_IRQ_CLEAR_MASK 0x100000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_SOF_IRQ_CLEAR_SHIFT 0x14
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_EOF_IRQ_CLEAR_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_EOF_IRQ_CLEAR_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_EPOCH0_IRQ_CLEAR_MASK 0x400000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_EPOCH0_IRQ_CLEAR_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_EPOCH1_IRQ_CLEAR_MASK 0x800000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_LCR_CAMIF_EPOCH1_IRQ_CLEAR_SHIFT 0x17
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_TOP_IRQ_CLEAR_2 0x50  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_UNUSED0_MASK 0x7f
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_IFE_PROTOCOL_VIOLATION_IRQ_CLEAR_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_IFE_PROTOCOL_VIOLATION_IRQ_CLEAR_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_CLEAR_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_CLEAR_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_CLEAR_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_CLEAR_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_PP_PREPROCESS_VIOLATION_IRQ_CLEAR_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_PP_PREPROCESS_VIOLATION_IRQ_CLEAR_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_PP_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x800
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_PP_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_PP_VIOLATION_IRQ_CLEAR_MASK 0x1000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_PP_VIOLATION_IRQ_CLEAR_SHIFT 0xc
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DUAL_PD_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x2000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DUAL_PD_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xd
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DUAL_PD_VIOLATION_IRQ_CLEAR_MASK 0x4000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DUAL_PD_VIOLATION_IRQ_CLEAR_SHIFT 0xe
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_LCR_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x8000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_LCR_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0xf
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_LCR_VIOLATION_IRQ_CLEAR_MASK 0x10000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_LCR_VIOLATION_IRQ_CLEAR_SHIFT 0x10
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x20000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_RDI0_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x11
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x40000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_RDI1_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x12
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_MASK 0x80000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_RDI2_CAMIF_VIOLATION_IRQ_CLEAR_SHIFT 0x13
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_TX_VIOLATION_IRQ_CLEAR_MASK 0x100000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_TX_VIOLATION_IRQ_CLEAR_SHIFT 0x14
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_RX_VIOLATION_IRQ_CLEAR_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_RX_VIOLATION_IRQ_CLEAR_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_UNUSED1_MASK 0xfc00000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_ERROR_VIOLATION_IRQ_CLEAR_MASK 0x10000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DSP_ERROR_VIOLATION_IRQ_CLEAR_SHIFT 0x1c
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_MASK 0x20000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_DIAG_VIOLATION_IRQ_CLEAR_SHIFT 0x1d
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_TOP_IRQ_CLEAR_2_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_TOP_IRQ_STATUS_0 0x54  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RST_DONE_IRQ_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RST_DONE_IRQ_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_STATUS_0_UNUSED0_MASK 0x7e
#define IFE_IFE_0_TOP_IRQ_STATUS_0_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_STATUS_0_BUS_WR_IRQ_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_STATUS_0_BUS_WR_IRQ_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_STATUS_0_BUS_RD_IRQ_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_STATUS_0_BUS_RD_IRQ_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_STATUS_0_DSP_OVERFLOW_IRQ_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_STATUS_0_DSP_OVERFLOW_IRQ_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_STATUS_0_NEW_FRAME_INDEX_IRQ_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_STATUS_0_NEW_FRAME_INDEX_IRQ_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_STATUS_0_UNUSED1_MASK 0x1ff800
#define IFE_IFE_0_TOP_IRQ_STATUS_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI2_FRAME_DROP_IRQ_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_MASK 0x400000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI1_FRAME_DROP_IRQ_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_MASK 0x800000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI0_FRAME_DROP_IRQ_SHIFT 0x17
#define IFE_IFE_0_TOP_IRQ_STATUS_0_DUAL_PD_PIPE_FRAME_DROP_IRQ_MASK 0x1000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_DUAL_PD_PIPE_FRAME_DROP_IRQ_SHIFT 0x18
#define IFE_IFE_0_TOP_IRQ_STATUS_0_PIXEL_PIPE_FRAME_DROP_IRQ_MASK 0x2000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_PIXEL_PIPE_FRAME_DROP_IRQ_SHIFT 0x19
#define IFE_IFE_0_TOP_IRQ_STATUS_0_UNUSED2_MASK 0x4000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_UNUSED2_SHIFT 0x1a
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_MASK 0x8000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI2_OVERFLOW_IRQ_SHIFT 0x1b
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_MASK 0x10000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI1_OVERFLOW_IRQ_SHIFT 0x1c
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_MASK 0x20000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_RDI0_OVERFLOW_IRQ_SHIFT 0x1d
#define IFE_IFE_0_TOP_IRQ_STATUS_0_DUAL_PD_PIPE_OVERFLOW_IRQ_MASK 0x40000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_DUAL_PD_PIPE_OVERFLOW_IRQ_SHIFT 0x1e
#define IFE_IFE_0_TOP_IRQ_STATUS_0_PIXEL_PIPE_OVERFLOW_IRQ_MASK 0x80000000
#define IFE_IFE_0_TOP_IRQ_STATUS_0_PIXEL_PIPE_OVERFLOW_IRQ_SHIFT 0x1f

#define regIFE_IFE_0_TOP_IRQ_STATUS_1 0x58  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_SOF_IRQ_MASK 0x1
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_SOF_IRQ_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_EOF_IRQ_MASK 0x2
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_EOF_IRQ_SHIFT 0x1
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_EPOCH0_IRQ_MASK 0x4
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_EPOCH0_IRQ_SHIFT 0x2
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_EPOCH1_IRQ_MASK 0x8
#define IFE_IFE_0_TOP_IRQ_STATUS_1_PP_CAMIF_EPOCH1_IRQ_SHIFT 0x3
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_MASK 0x10
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_SOF_IRQ_SHIFT 0x4
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_MASK 0x20
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EOF_IRQ_SHIFT 0x5
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_MASK 0x40
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH0_IRQ_SHIFT 0x6
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI0_CAMIF_EPOCH1_IRQ_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_SOF_IRQ_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EOF_IRQ_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH0_IRQ_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_MASK 0x800
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI1_CAMIF_EPOCH1_IRQ_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_MASK 0x1000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_SOF_IRQ_SHIFT 0xc
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_MASK 0x2000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EOF_IRQ_SHIFT 0xd
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_MASK 0x4000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH0_IRQ_SHIFT 0xe
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_MASK 0x8000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_RDI2_CAMIF_EPOCH1_IRQ_SHIFT 0xf
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_SOF_IRQ_MASK 0x10000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_SOF_IRQ_SHIFT 0x10
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_EOF_IRQ_MASK 0x20000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_EOF_IRQ_SHIFT 0x11
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_EPOCH0_IRQ_MASK 0x40000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_EPOCH0_IRQ_SHIFT 0x12
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_EPOCH1_IRQ_MASK 0x80000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_DUAL_PD_CAMIF_EPOCH1_IRQ_SHIFT 0x13
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_SOF_IRQ_MASK 0x100000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_SOF_IRQ_SHIFT 0x14
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_EOF_IRQ_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_EOF_IRQ_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_EPOCH0_IRQ_MASK 0x400000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_EPOCH0_IRQ_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_EPOCH1_IRQ_MASK 0x800000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_LCR_CAMIF_EPOCH1_IRQ_SHIFT 0x17
#define IFE_IFE_0_TOP_IRQ_STATUS_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_TOP_IRQ_STATUS_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_TOP_IRQ_STATUS_2 0x5c  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_STATUS_2_UNUSED0_MASK 0x7f
#define IFE_IFE_0_TOP_IRQ_STATUS_2_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_IFE_PROTOCOL_VIOLATION_IRQ_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_IFE_PROTOCOL_VIOLATION_IRQ_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_STATUS_2_IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_MASK 0x100
#define IFE_IFE_0_TOP_IRQ_STATUS_2_IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_SHIFT 0x8
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_MASK 0x200
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_SHIFT 0x9
#define IFE_IFE_0_TOP_IRQ_STATUS_2_PP_PREPROCESS_VIOLATION_IRQ_MASK 0x400
#define IFE_IFE_0_TOP_IRQ_STATUS_2_PP_PREPROCESS_VIOLATION_IRQ_SHIFT 0xa
#define IFE_IFE_0_TOP_IRQ_STATUS_2_PP_CAMIF_VIOLATION_IRQ_MASK 0x800
#define IFE_IFE_0_TOP_IRQ_STATUS_2_PP_CAMIF_VIOLATION_IRQ_SHIFT 0xb
#define IFE_IFE_0_TOP_IRQ_STATUS_2_PP_VIOLATION_IRQ_MASK 0x1000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_PP_VIOLATION_IRQ_SHIFT 0xc
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DUAL_PD_CAMIF_VIOLATION_IRQ_MASK 0x2000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DUAL_PD_CAMIF_VIOLATION_IRQ_SHIFT 0xd
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DUAL_PD_VIOLATION_IRQ_MASK 0x4000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DUAL_PD_VIOLATION_IRQ_SHIFT 0xe
#define IFE_IFE_0_TOP_IRQ_STATUS_2_LCR_CAMIF_VIOLATION_IRQ_MASK 0x8000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_LCR_CAMIF_VIOLATION_IRQ_SHIFT 0xf
#define IFE_IFE_0_TOP_IRQ_STATUS_2_LCR_VIOLATION_IRQ_MASK 0x10000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_LCR_VIOLATION_IRQ_SHIFT 0x10
#define IFE_IFE_0_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_MASK 0x20000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_RDI0_CAMIF_VIOLATION_IRQ_SHIFT 0x11
#define IFE_IFE_0_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_MASK 0x40000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_RDI1_CAMIF_VIOLATION_IRQ_SHIFT 0x12
#define IFE_IFE_0_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_MASK 0x80000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_RDI2_CAMIF_VIOLATION_IRQ_SHIFT 0x13
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_TX_VIOLATION_IRQ_MASK 0x100000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_TX_VIOLATION_IRQ_SHIFT 0x14
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_RX_VIOLATION_IRQ_MASK 0x200000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_RX_VIOLATION_IRQ_SHIFT 0x15
#define IFE_IFE_0_TOP_IRQ_STATUS_2_UNUSED1_MASK 0xfc00000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_ERROR_VIOLATION_IRQ_MASK 0x10000000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DSP_ERROR_VIOLATION_IRQ_SHIFT 0x1c
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_MASK 0x20000000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_DIAG_VIOLATION_IRQ_SHIFT 0x1d
#define IFE_IFE_0_TOP_IRQ_STATUS_2_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_TOP_IRQ_STATUS_2_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_TOP_IRQ_SET 0x60  /*register offset*/
#define IFE_IFE_0_TOP_IRQ_SET_UNUSED0_MASK 0x3f
#define IFE_IFE_0_TOP_IRQ_SET_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_TOP_IRQ_SET_BUS_WR_IRQ_SET_MASK 0x40
#define IFE_IFE_0_TOP_IRQ_SET_BUS_WR_IRQ_SET_SHIFT 0x6
#define IFE_IFE_0_TOP_IRQ_SET_BUS_RD_IRQ_SET_MASK 0x80
#define IFE_IFE_0_TOP_IRQ_SET_BUS_RD_IRQ_SET_SHIFT 0x7
#define IFE_IFE_0_TOP_IRQ_SET_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_TOP_IRQ_SET_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_TOP_DIAG_CFG 0x64  /*register offset*/
#define IFE_IFE_0_TOP_DIAG_CFG_DIAG_EN_MASK 0x1
#define IFE_IFE_0_TOP_DIAG_CFG_DIAG_EN_SHIFT 0x0
#define IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_MASK 0xe
#define IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_SHIFT 0x1
#define IFE_IFE_0_TOP_DIAG_CFG_PP_CAMIF_FRM_CNT_EN_MASK 0x10
#define IFE_IFE_0_TOP_DIAG_CFG_PP_CAMIF_FRM_CNT_EN_SHIFT 0x4
#define IFE_IFE_0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_MASK 0x20
#define IFE_IFE_0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_SHIFT 0x5
#define IFE_IFE_0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_MASK 0x40
#define IFE_IFE_0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_SHIFT 0x6
#define IFE_IFE_0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_MASK 0x80
#define IFE_IFE_0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_SHIFT 0x7
#define IFE_IFE_0_TOP_DIAG_CFG_DUAL_PD_CAMIF_FRM_CNT_EN_MASK 0x100
#define IFE_IFE_0_TOP_DIAG_CFG_DUAL_PD_CAMIF_FRM_CNT_EN_SHIFT 0x8
#define IFE_IFE_0_TOP_DIAG_CFG_LCR_CAMIF_FRM_CNT_EN_MASK 0x200
#define IFE_IFE_0_TOP_DIAG_CFG_LCR_CAMIF_FRM_CNT_EN_SHIFT 0x9
#define IFE_IFE_0_TOP_DIAG_CFG_DSP_FRM_CNT_EN_MASK 0x400
#define IFE_IFE_0_TOP_DIAG_CFG_DSP_FRM_CNT_EN_SHIFT 0xa
#define IFE_IFE_0_TOP_DIAG_CFG_UNUSED0_MASK 0xfffff800
#define IFE_IFE_0_TOP_DIAG_CFG_UNUSED0_SHIFT 0xb

#define regIFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0 0x68  /*register offset*/
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_SENSOR_HBI_MASK 0x3fff
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_SENSOR_HBI_SHIFT 0x0
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_SENSOR_NEQ_HBI_MASK 0x4000
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_SENSOR_NEQ_HBI_SHIFT 0xe
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_SENSOR_HBI_MIN_ERROR_MASK 0x8000
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_SENSOR_HBI_MIN_ERROR_SHIFT 0xf
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0 0x6c  /*register offset*/
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_PP_CAMIF_FRM_CNT_MASK 0xff
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_PP_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI0_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_MASK 0xff0000
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI1_CAMIF_FRM_CNT_SHIFT 0x10
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_MASK 0xff000000
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0_RDI2_CAMIF_FRM_CNT_SHIFT 0x18

#define regIFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1 0x70  /*register offset*/
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_DUAL_PD_CAMIF_FRM_CNT_MASK 0xff
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_DUAL_PD_CAMIF_FRM_CNT_SHIFT 0x0
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_LCR_CAMIF_FRM_CNT_MASK 0xff00
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_LCR_CAMIF_FRM_CNT_SHIFT 0x8
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_DSP_FRM_CNT_MASK 0xff0000
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_DSP_FRM_CNT_SHIFT 0x10
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_TOP_VIOLATION_STATUS 0x74  /*register offset*/
#define IFE_IFE_0_TOP_VIOLATION_STATUS_PP_VIOLATION_MOD_ID_MASK 0x3f
#define IFE_IFE_0_TOP_VIOLATION_STATUS_PP_VIOLATION_MOD_ID_SHIFT 0x0
#define IFE_IFE_0_TOP_VIOLATION_STATUS_UNUSED0_MASK 0xc0
#define IFE_IFE_0_TOP_VIOLATION_STATUS_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_TOP_VIOLATION_STATUS_LCR_VIOLATION_MOD_ID_MASK 0x3f00
#define IFE_IFE_0_TOP_VIOLATION_STATUS_LCR_VIOLATION_MOD_ID_SHIFT 0x8
#define IFE_IFE_0_TOP_VIOLATION_STATUS_UNUSED1_MASK 0xc000
#define IFE_IFE_0_TOP_VIOLATION_STATUS_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_TOP_VIOLATION_STATUS_DUAL_PD_VIOLATION_MOD_ID_MASK 0xf0000
#define IFE_IFE_0_TOP_VIOLATION_STATUS_DUAL_PD_VIOLATION_MOD_ID_SHIFT 0x10
#define IFE_IFE_0_TOP_VIOLATION_STATUS_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_TOP_VIOLATION_STATUS_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_TOP_DSP_STATUS 0x7c  /*register offset*/
#define IFE_IFE_0_TOP_DSP_STATUS_AFIFO_RX_OVERFLOW_MASK 0x1
#define IFE_IFE_0_TOP_DSP_STATUS_AFIFO_RX_OVERFLOW_SHIFT 0x0
#define IFE_IFE_0_TOP_DSP_STATUS_AFIFO_TX_OVERFLOW_MASK 0x2
#define IFE_IFE_0_TOP_DSP_STATUS_AFIFO_TX_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_TOP_DSP_STATUS_UNUSED0_MASK 0xfc
#define IFE_IFE_0_TOP_DSP_STATUS_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_TOP_DSP_STATUS_AFIFO_HBI_MASK 0x3fff00
#define IFE_IFE_0_TOP_DSP_STATUS_AFIFO_HBI_SHIFT 0x8
#define IFE_IFE_0_TOP_DSP_STATUS_UNUSED1_MASK 0xffc00000
#define IFE_IFE_0_TOP_DSP_STATUS_UNUSED1_SHIFT 0x16

#define regIFE_IFE_0_TOP_DEBUG_0 0x80  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_1 0x84  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_2 0x88  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_2_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_2_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_3 0x8c  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_3_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_3_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_TRIGGER_CDM_EVENTS 0x90  /*register offset*/
#define IFE_IFE_0_TOP_TRIGGER_CDM_EVENTS_EVENTS_MASK 0xff
#define IFE_IFE_0_TOP_TRIGGER_CDM_EVENTS_EVENTS_SHIFT 0x0
#define IFE_IFE_0_TOP_TRIGGER_CDM_EVENTS_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_TOP_TRIGGER_CDM_EVENTS_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1 0x94  /*register offset*/
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_TOP_CORE_CLK_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_TOP_CORE_CLK_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_CAMIF_CORE_CLK_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_CAMIF_CORE_CLK_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_CAMIF_LITE_CORE_CLK_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_CAMIF_LITE_CORE_CLK_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_PREPROCESS_CORE_CLK_CGC_OVERRIDE_MASK 0x8
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_PREPROCESS_CORE_CLK_CGC_OVERRIDE_SHIFT 0x3
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_CSID_CORE_CLK_CGC_OVERRIDE_MASK 0x10
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_CSID_CORE_CLK_CGC_OVERRIDE_SHIFT 0x4
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_LCR_CORE_CLK_CGC_OVERRIDE_MASK 0x20
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_LCR_CORE_CLK_CGC_OVERRIDE_SHIFT 0x5
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_PDLIB_CORE_CLK_CGC_OVERRIDE_MASK 0x40
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_PDLIB_CORE_CLK_CGC_OVERRIDE_SHIFT 0x6
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_TESTGEN_CORE_CLK_CGC_OVERRIDE_MASK 0x80
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_TESTGEN_CORE_CLK_CGC_OVERRIDE_SHIFT 0x7
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_TOP_DIAG_SENSOR_STATUS_1 0x98  /*register offset*/
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_1_SENSOR_VBI_MASK 0xffffff
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_1_SENSOR_VBI_SHIFT 0x0
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_1_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_1_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_TOP_DEBUG_4 0x9c  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_4_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_4_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_5 0xa0  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_5_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_5_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_6 0xa4  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_6_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_6_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_7 0xa8  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_7_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_7_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_8 0xac  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_8_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_8_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_9 0xb0  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_9_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_9_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_10 0xb4  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_10_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_10_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_11 0xb8  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_11_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_11_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_12 0xbc  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_12_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_12_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_13 0xc0  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_13_STATUS_MASK 0xffffffff
#define IFE_IFE_0_TOP_DEBUG_13_STATUS_SHIFT 0x0

#define regIFE_IFE_0_TOP_DEBUG_CFG 0xdc  /*register offset*/
#define IFE_IFE_0_TOP_DEBUG_CFG_DEBUG_EN_MASK 0x1
#define IFE_IFE_0_TOP_DEBUG_CFG_DEBUG_EN_SHIFT 0x0
#define IFE_IFE_0_TOP_DEBUG_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_TOP_DEBUG_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_TOP_PERF_COUNT_CFG_0 0xe0  /*register offset*/
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0xf0
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_UNUSED1_MASK 0xe000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_TOP_PERF0_COUNT1_VAL 0xe4  /*register offset*/
#define IFE_IFE_0_TOP_PERF0_COUNT1_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_PERF0_COUNT1_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_PERF0_COUNT2_VAL 0xe8  /*register offset*/
#define IFE_IFE_0_TOP_PERF0_COUNT2_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_PERF0_COUNT2_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_PERF0_COUNT3_VAL 0xec  /*register offset*/
#define IFE_IFE_0_TOP_PERF0_COUNT3_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_PERF0_COUNT3_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_PERF0_COUNT_STATUS 0xf0  /*register offset*/
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_PERF_COUNT3_DONE_MASK 0x1
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_PERF_COUNT3_DONE_SHIFT 0x0
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_UNUSED0_MASK 0xe
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_PERF_COUNT2_DONE_MASK 0x10
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_PERF_COUNT2_DONE_SHIFT 0x4
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_PERF_COUNT1_DONE_MASK 0x100
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_PERF_COUNT1_DONE_SHIFT 0x8
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IFE_IFE_0_TOP_PERF0_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIFE_IFE_0_TOP_PERF_COUNT_CFG_1 0xf4  /*register offset*/
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0xf0
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_UNUSED1_MASK 0xe000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_TOP_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_TOP_PERF1_COUNT1_VAL 0xf8  /*register offset*/
#define IFE_IFE_0_TOP_PERF1_COUNT1_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_PERF1_COUNT1_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_PERF1_COUNT2_VAL 0xfc  /*register offset*/
#define IFE_IFE_0_TOP_PERF1_COUNT2_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_PERF1_COUNT2_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_PERF1_COUNT3_VAL 0x100  /*register offset*/
#define IFE_IFE_0_TOP_PERF1_COUNT3_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_PERF1_COUNT3_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_PERF1_COUNT_STATUS 0x104  /*register offset*/
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_PERF_COUNT3_DONE_MASK 0x1
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_PERF_COUNT3_DONE_SHIFT 0x0
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_UNUSED0_MASK 0xe
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_PERF_COUNT2_DONE_MASK 0x10
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_PERF_COUNT2_DONE_SHIFT 0x4
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_PERF_COUNT1_DONE_MASK 0x100
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_PERF_COUNT1_DONE_SHIFT 0x8
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IFE_IFE_0_TOP_PERF1_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIFE_IFE_0_TOP_SCRATCH_0 0x108  /*register offset*/
#define IFE_IFE_0_TOP_SCRATCH_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_TOP_SCRATCH_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_TOP_CORE_CFG_2 0x10c  /*register offset*/
#define IFE_IFE_0_TOP_CORE_CFG_2_THROTTLE_EN_MASK 0x1
#define IFE_IFE_0_TOP_CORE_CFG_2_THROTTLE_EN_SHIFT 0x0
#define IFE_IFE_0_TOP_CORE_CFG_2_UNUSED0_MASK 0xfffe
#define IFE_IFE_0_TOP_CORE_CFG_2_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_TOP_CORE_CFG_2_THROTTLE_PATTERN_VAL_MASK 0xffff0000
#define IFE_IFE_0_TOP_CORE_CFG_2_THROTTLE_PATTERN_VAL_SHIFT 0x10

#define regIFE_IFE_0_TOP_SBI_FRAME_INDEX 0x110  /*register offset*/
#define IFE_IFE_0_TOP_SBI_FRAME_INDEX_FRAME_INDEX_VAL_MASK 0xff
#define IFE_IFE_0_TOP_SBI_FRAME_INDEX_FRAME_INDEX_VAL_SHIFT 0x0
#define IFE_IFE_0_TOP_SBI_FRAME_INDEX_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_TOP_SBI_FRAME_INDEX_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG 0x114  /*register offset*/
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_HDR_BHIST_THROTTLE_CNT_MASK 0xf
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_HDR_BHIST_THROTTLE_CNT_SHIFT 0x0
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_BHIST_THROTTLE_CNT_MASK 0xf0
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_BHIST_THROTTLE_CNT_SHIFT 0x4
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_IHIST_THROTTLE_CNT_MASK 0xf00
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_IHIST_THROTTLE_CNT_SHIFT 0x8
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_CS_THROTTLE_CNT_MASK 0xf000
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_CS_THROTTLE_CNT_SHIFT 0xc
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_HDR_BE_THROTTLE_CNT_MASK 0xf0000
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_HDR_BE_THROTTLE_CNT_SHIFT 0x10
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_TINTLESS_BG_THROTTLE_CNT_MASK 0xf00000
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_TINTLESS_BG_THROTTLE_CNT_SHIFT 0x14
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_AWB_BG_THROTTLE_CNT_MASK 0xf000000
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_AWB_BG_THROTTLE_CNT_SHIFT 0x18
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_BAF_THROTTLE_CNT_MASK 0xf0000000
#define IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG_BAF_THROTTLE_CNT_SHIFT 0x1c

#define regIFE_IFE_0_TOP_SPARE 0x1fc  /*register offset*/
#define IFE_IFE_0_TOP_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_TOP_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_TOP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_TOP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CDM_HW_VERSION 0x200  /*register offset*/
#define IFE_IFE_0_CLC_CDM_HW_VERSION_REVISION_MASK 0xffff
#define IFE_IFE_0_CLC_CDM_HW_VERSION_REVISION_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_HW_VERSION_MINOR_VERSION_MASK 0xfff0000
#define IFE_IFE_0_CLC_CDM_HW_VERSION_MINOR_VERSION_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_HW_VERSION_MAJOR_VERSION_MASK 0xf0000000
#define IFE_IFE_0_CLC_CDM_HW_VERSION_MAJOR_VERSION_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CDM_TITAN_VERSION 0x204  /*register offset*/
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_STEP_MASK 0xff
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_TIER_MASK 0xff00
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_TIER_SHIFT 0x8
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_GENERATION_MASK 0xff0000
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_GENERATION_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CDM_TITAN_VERSION_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CDM_RST_CMD 0x210  /*register offset*/
#define IFE_IFE_0_CLC_CDM_RST_CMD_CORE_RST_STB_MASK 0x1
#define IFE_IFE_0_CLC_CDM_RST_CMD_CORE_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_RST_CMD_PERF_MON_RST_STB_MASK 0x2
#define IFE_IFE_0_CLC_CDM_RST_CMD_PERF_MON_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_RST_CMD_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CLC_CDM_RST_CMD_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_RST_CMD_BL_FIFO_RST_STB_MASK 0x8
#define IFE_IFE_0_CLC_CDM_RST_CMD_BL_FIFO_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CLC_CDM_RST_CMD_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CDM_RST_CMD_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CDM_CGC_CFG 0x214  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CGC_CFG_CDM_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_CGC_CFG_CDM_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_CGC_CFG_AHB_CGC_OVERRIDE_MASK 0x2
#define IFE_IFE_0_CLC_CDM_CGC_CFG_AHB_CGC_OVERRIDE_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_CGC_CFG_RIF_CGC_OVERRIDE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_CGC_CFG_RIF_CGC_OVERRIDE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_CGC_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CDM_CGC_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CDM_CORE_CFG 0x218  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CORE_CFG_AHB_BURST_LEN_MASK 0xf
#define IFE_IFE_0_CLC_CDM_CORE_CFG_AHB_BURST_LEN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_CORE_CFG_AHB_BURST_EN_MASK 0x10
#define IFE_IFE_0_CLC_CDM_CORE_CFG_AHB_BURST_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CDM_CORE_CFG_UNUSED0_MASK 0xe0
#define IFE_IFE_0_CLC_CDM_CORE_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_CDM_CORE_CFG_AHB_STOP_ON_ERROR_MASK 0x100
#define IFE_IFE_0_CLC_CDM_CORE_CFG_AHB_STOP_ON_ERROR_SHIFT 0x8
#define IFE_IFE_0_CLC_CDM_CORE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_CDM_CORE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_CDM_CORE_EN 0x21c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CORE_EN_CDM_EN_MASK 0x1
#define IFE_IFE_0_CLC_CDM_CORE_EN_CDM_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_CORE_EN_CDM_PAUSE_MASK 0x2
#define IFE_IFE_0_CLC_CDM_CORE_EN_CDM_PAUSE_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_CORE_EN_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CDM_CORE_EN_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CDM_FE_CFG 0x220  /*register offset*/
#define IFE_IFE_0_CLC_CDM_FE_CFG_AXI_BURST_LEN_MASK 0xf
#define IFE_IFE_0_CLC_CDM_FE_CFG_AXI_BURST_LEN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_FE_CFG_UNUSED0_MASK 0xfff0
#define IFE_IFE_0_CLC_CDM_FE_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_CDM_FE_CFG_BUS_RD_CLIENT_REQ_DATA_CNTR_MAX_MASK 0xffff0000
#define IFE_IFE_0_CLC_CDM_FE_CFG_BUS_RD_CLIENT_REQ_DATA_CNTR_MAX_SHIFT 0x10

#define regIFE_IFE_0_CLC_CDM_IRQ_MASK 0x230  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_INFO_INLINE_IRQ_MASK 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_INFO_INLINE_IRQ_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_INFO_BL_DONE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_INFO_BL_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_ERROR_INV_CMD_MASK 0x10000
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_ERROR_INV_CMD_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_ERROR_OVER_FLOW_MASK 0x20000
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_ERROR_OVER_FLOW_SHIFT 0x11
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_ERROR_AHB_BUS_MASK 0x40000
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_ERROR_AHB_BUS_SHIFT 0x12
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_UNUSED1_MASK 0xfff80000
#define IFE_IFE_0_CLC_CDM_IRQ_MASK_UNUSED1_SHIFT 0x13

#define regIFE_IFE_0_CLC_CDM_IRQ_CLEAR 0x234  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_INFO_INLINE_IRQ_MASK 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_INFO_INLINE_IRQ_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_INFO_BL_DONE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_INFO_BL_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_ERROR_INV_CMD_MASK 0x10000
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_ERROR_INV_CMD_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_ERROR_OVER_FLOW_MASK 0x20000
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_ERROR_OVER_FLOW_SHIFT 0x11
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_ERROR_AHB_BUS_MASK 0x40000
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_ERROR_AHB_BUS_SHIFT 0x12
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_UNUSED1_MASK 0xfff80000
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_UNUSED1_SHIFT 0x13

#define regIFE_IFE_0_CLC_CDM_IRQ_CLEAR_CMD 0x238  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_CMD_IRQ_CLEAR_CMD_MASK 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_CMD_IRQ_CLEAR_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_CMD_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CDM_IRQ_CLEAR_CMD_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CDM_IRQ_SET 0x23c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_SET_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_SET_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_IRQ_SET_INFO_INLINE_IRQ_MASK 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_SET_INFO_INLINE_IRQ_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_SET_INFO_BL_DONE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_IRQ_SET_INFO_BL_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_SET_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_CDM_IRQ_SET_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CDM_IRQ_SET_ERROR_INV_CMD_MASK 0x10000
#define IFE_IFE_0_CLC_CDM_IRQ_SET_ERROR_INV_CMD_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_IRQ_SET_ERROR_OVER_FLOW_MASK 0x20000
#define IFE_IFE_0_CLC_CDM_IRQ_SET_ERROR_OVER_FLOW_SHIFT 0x11
#define IFE_IFE_0_CLC_CDM_IRQ_SET_ERROR_AHB_BUS_MASK 0x40000
#define IFE_IFE_0_CLC_CDM_IRQ_SET_ERROR_AHB_BUS_SHIFT 0x12
#define IFE_IFE_0_CLC_CDM_IRQ_SET_UNUSED1_MASK 0xfff80000
#define IFE_IFE_0_CLC_CDM_IRQ_SET_UNUSED1_SHIFT 0x13

#define regIFE_IFE_0_CLC_CDM_IRQ_SET_CMD 0x240  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_SET_CMD_IRQ_SET_CMD_MASK 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_SET_CMD_IRQ_SET_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_IRQ_SET_CMD_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CDM_IRQ_SET_CMD_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CDM_IRQ_STATUS 0x244  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_INFO_INLINE_IRQ_MASK 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_INFO_INLINE_IRQ_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_INFO_BL_DONE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_INFO_BL_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_ERROR_INV_CMD_MASK 0x10000
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_ERROR_INV_CMD_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_ERROR_OVER_FLOW_MASK 0x20000
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_ERROR_OVER_FLOW_SHIFT 0x11
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_ERROR_AHB_BUS_MASK 0x40000
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_ERROR_AHB_BUS_SHIFT 0x12
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_UNUSED1_MASK 0xfff80000
#define IFE_IFE_0_CLC_CDM_IRQ_STATUS_UNUSED1_SHIFT 0x13

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_BASE_REG 0x250  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_BASE_REG_BASE_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_BL_FIFO_BASE_REG_BASE_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG 0x254  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG_LEN_MASK 0xfffff
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG_LEN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG_UNUSED0_MASK 0xf00000
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG_TAG_MASK 0xff000000
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG_TAG_SHIFT 0x18

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_STORE_REG 0x258  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_STORE_REG_COMMIT_MASK 0x1
#define IFE_IFE_0_CLC_CDM_BL_FIFO_STORE_REG_COMMIT_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_STORE_REG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CDM_BL_FIFO_STORE_REG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_CFG 0x25c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_MASK 0x3
#define IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_RB 0x260  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_RB_FIFO_OFFSET_MASK 0x3f
#define IFE_IFE_0_CLC_CDM_BL_FIFO_RB_FIFO_OFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_RB_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_RB_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_BASE_RB 0x264  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_BASE_RB_BASE_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_BL_FIFO_BASE_RB_BASE_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB 0x268  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB_LEN_MASK 0xfffff
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB_LEN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB_UNUSED0_MASK 0xf00000
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB_TAG_MASK 0xff000000
#define IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB_TAG_SHIFT 0x18

#define regIFE_IFE_0_CLC_CDM_BL_FIFO_PENDING_REQ_RB 0x26c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BL_FIFO_PENDING_REQ_RB_PENDING_REQ_MASK 0x7f
#define IFE_IFE_0_CLC_CDM_BL_FIFO_PENDING_REQ_RB_PENDING_REQ_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BL_FIFO_PENDING_REQ_RB_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CLC_CDM_BL_FIFO_PENDING_REQ_RB_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CLC_CDM_IRQ_USR_DATA 0x280  /*register offset*/
#define IFE_IFE_0_CLC_CDM_IRQ_USR_DATA_VALUE_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_IRQ_USR_DATA_VALUE_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_WAIT_STATUS 0x284  /*register offset*/
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_MASK_MASK 0xff
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_MASK_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_ID_MASK 0xff00
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_ID_SHIFT 0x8
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_WAITING_MASK 0x10000
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_WAITING_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_CLC_CDM_WAIT_STATUS_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS0 0x288  /*register offset*/
#define IFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS0_WAITING_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS0_WAITING_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS1 0x28c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS1_WAITING_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS1_WAITING_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_0_REG 0x290  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_0_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_0_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_1_REG 0x294  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_1_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_1_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_2_REG 0x298  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_2_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_2_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_3_REG 0x29c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_3_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_3_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_4_REG 0x2a0  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_4_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_4_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_5_REG 0x2a4  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_5_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_5_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_6_REG 0x2a8  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_6_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_6_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SCRATCH_7_REG 0x2ac  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SCRATCH_7_REG_GP_REG_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_SCRATCH_7_REG_GP_REG_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_LAST_AHB_ADDR 0x2d0  /*register offset*/
#define IFE_IFE_0_CLC_CDM_LAST_AHB_ADDR_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_LAST_AHB_ADDR_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_LAST_AHB_DATA 0x2d4  /*register offset*/
#define IFE_IFE_0_CLC_CDM_LAST_AHB_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_LAST_AHB_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_CORE_DBUG 0x2d8  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_LOG_AHB_MASK 0x100
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_LOG_AHB_SHIFT 0x8
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_UNUSED1_MASK 0xfe00
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_BL_FIFO_RD_EN_MASK 0x10000
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_BL_FIFO_RD_EN_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_CDM_CORE_DBUG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_CDM_LAST_AHB_ERR_ADDR 0x2e0  /*register offset*/
#define IFE_IFE_0_CLC_CDM_LAST_AHB_ERR_ADDR_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_LAST_AHB_ERR_ADDR_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_LAST_AHB_ERR_DATA 0x2e4  /*register offset*/
#define IFE_IFE_0_CLC_CDM_LAST_AHB_ERR_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_LAST_AHB_ERR_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_CURRENT_BL_BASE 0x2e8  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_BASE_BASE_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_BASE_BASE_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_CURRENT_BL_LEN 0x2ec  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN_LEN_MASK 0xfffff
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN_LEN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN_UNUSED0_MASK 0xf00000
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN_TAG_MASK 0xff000000
#define IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN_TAG_SHIFT 0x18

#define regIFE_IFE_0_CLC_CDM_CURRENT_USED_AHB_BASE 0x2f0  /*register offset*/
#define IFE_IFE_0_CLC_CDM_CURRENT_USED_AHB_BASE_VALUE_MASK 0xffffff
#define IFE_IFE_0_CLC_CDM_CURRENT_USED_AHB_BASE_VALUE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_CURRENT_USED_AHB_BASE_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CDM_CURRENT_USED_AHB_BASE_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CDM_DEBUG_STATUS 0x2f4  /*register offset*/
#define IFE_IFE_0_CLC_CDM_DEBUG_STATUS_VALUE_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_DEBUG_STATUS_VALUE_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0 0x300  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0_FE_SAMP_MODE_MASK 0x3
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0_FE_SAMP_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0_FE_ENABLE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0_FE_ENABLE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1 0x304  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_MASK 0x3
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CDM_BUS_MISR_RD_VAL 0x308  /*register offset*/
#define IFE_IFE_0_CLC_CDM_BUS_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_BUS_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_MON_CTRL 0x310  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_MON_CTRL_PERF_MON_EN_MASK 0x1
#define IFE_IFE_0_CLC_CDM_PERF_MON_CTRL_PERF_MON_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_PERF_MON_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CDM_PERF_MON_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CDM_PERF_MON_0 0x314  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_MON_0_TOTAL_CYCLES_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_PERF_MON_0_TOTAL_CYCLES_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_MON_1 0x318  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_MON_1_TOTAL_CYCLES_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_PERF_MON_1_TOTAL_CYCLES_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_MON_2 0x31c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_MON_2_TOTAL_CYCLES_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_PERF_MON_2_TOTAL_CYCLES_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0 0x380  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_CDM_PERF_ALWAYS_COUNT_VAL 0x384  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_ALWAYS_COUNT_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_PERF_ALWAYS_COUNT_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_BUSY_COUNT_VAL 0x388  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_BUSY_COUNT_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_PERF_BUSY_COUNT_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_STALL_AXI_COUNT_VAL 0x38c  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_STALL_AXI_COUNT_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_PERF_STALL_AXI_COUNT_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS 0x390  /*register offset*/
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_PERF_ALWAYS_COUNT_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_MASK 0x10
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_PERF_BUSY_COUNT_DONE_SHIFT 0x4
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_UNUSED1_MASK 0xe0
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_MASK 0x100
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_PERF_STALL_AXI_COUNT_DONE_SHIFT 0x8
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_UNUSED2_MASK 0xfffffe00
#define IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS_UNUSED2_SHIFT 0x9

#define regIFE_IFE_0_CLC_CDM_ICL_LAST_DATA0 0x3c0  /*register offset*/
#define IFE_IFE_0_CLC_CDM_ICL_LAST_DATA0_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_ICL_LAST_DATA0_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_ICL_LAST_DATA1 0x3c4  /*register offset*/
#define IFE_IFE_0_CLC_CDM_ICL_LAST_DATA1_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_ICL_LAST_DATA1_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_ICL_LAST_DATA2 0x3c8  /*register offset*/
#define IFE_IFE_0_CLC_CDM_ICL_LAST_DATA2_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_ICL_LAST_DATA2_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_ICL_INV_DATA 0x3cc  /*register offset*/
#define IFE_IFE_0_CLC_CDM_ICL_INV_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CDM_ICL_INV_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CDM_SPARE 0x3fc  /*register offset*/
#define IFE_IFE_0_CLC_CDM_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_CDM_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_CDM_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CDM_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_HW_VERSION 0x1200  /*register offset*/
#define IFE_IFE_0_CLC_CSID_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CLC_CSID_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_CFG0 0x1204  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CFG0_CGC_MODE_MASK 0x1
#define IFE_IFE_0_CLC_CSID_CFG0_CGC_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CFG0_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_CFG0_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_CTRL 0x1208  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CTRL_GLOBAL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CLC_CSID_CTRL_GLOBAL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CSID_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CSID_RESET 0x120c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RESET_IFE_CLK_DOMAIN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RESET_IFE_CLK_DOMAIN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RESET_PHY_CLK_DOMAIN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RESET_PHY_CLK_DOMAIN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RESET_CSID_CLK_DOMAIN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RESET_CSID_CLK_DOMAIN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RESET_SW_REGS_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RESET_SW_REGS_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RESET_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_RESET_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_RST_STROBES 0x1210  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RST_STROBES_RST_STROBES_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RST_STROBES_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RST_STROBES_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_TEST_BUS_CTRL 0x1214  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xffffff0
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_DOMAIN_SEL_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_STATUS 0x1220  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_MASK 0xfffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_STATUS_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_MASK 0x1224  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_MASK 0xfffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_MASK_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_CLEAR 0x1228  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_MASK 0xfffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_CLEAR_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_SET 0x122c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_MASK 0xfffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_SET_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_IPP_IRQ_STATUS 0x1230  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_IPP_IRQ_MASK 0x1234  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_IPP_IRQ_CLEAR 0x1238  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_IPP_IRQ_SET 0x123c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI0_IRQ_STATUS 0x1240  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI0_IRQ_MASK 0x1244  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI0_IRQ_CLEAR 0x1248  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI0_IRQ_SET 0x124c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI1_IRQ_STATUS 0x1250  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI1_IRQ_MASK 0x1254  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI1_IRQ_CLEAR 0x1258  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI1_IRQ_SET 0x125c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI2_IRQ_STATUS 0x1260  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI2_IRQ_MASK 0x1264  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI2_IRQ_CLEAR 0x1268  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_RDI2_IRQ_SET 0x126c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_TOP_IRQ_STATUS 0x1270  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_MASK 0x1
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_TOP_IRQ_MASK 0x1274  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_MASK 0x1
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_MASK_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_MASK_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_TOP_IRQ_CLEAR 0x1278  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_MASK 0x1
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_TOP_IRQ_SET 0x127c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_SET_SET_VEC_MASK 0x1
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_SET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_TOP_IRQ_SET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_IRQ_CMD 0x1280  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_DMI_CFG 0x1288  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_CFG_ADDR_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_DMI_CFG_UNUSED0_MASK 0xfffc0
#define IFE_IFE_0_CLC_CSID_DMI_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_CLC_CSID_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_CLC_CSID_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_CLC_CSID_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_CLC_CSID_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_CSID_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_CSID_DMI_LUT_CFG 0x128c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_LUT_SEL_MASK 0x1
#define IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_DMI_CMD 0x1290  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_CLC_CSID_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_CLC_CSID_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CSID_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CSID_DMI_STATUS 0x1294  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_CLC_CSID_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_DMI_LUT_BANK_CFG 0x1298  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_CLC_CSID_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_MODULE_LUT_BANK_CFG 0x129c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_CLC_CSID_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_PPP_IRQ_STATUS 0x12a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_STATUS_STATUS_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_STATUS_STATUS_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_STATUS_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_STATUS_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_PPP_IRQ_MASK 0x12a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_MASK_MASK_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_MASK_MASK_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_MASK_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_MASK_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_PPP_IRQ_CLEAR 0x12a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_CLEAR_CLEAR_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_CLEAR_CLEAR_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_CLEAR_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_CLEAR_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_PPP_IRQ_SET 0x12ac  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SET_SET_VEC_MASK 0x3fffff
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SET_SET_VEC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SET_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SET_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_CLC_CSID_DMI_DATA 0x12b0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_1 0x12b4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_2 0x12b8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_3 0x12bc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_4 0x12c0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_5 0x12c4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_6 0x12c8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_7 0x12cc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_8 0x12d0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_9 0x12d4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_10 0x12d8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_11 0x12dc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_12 0x12e0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_13 0x12e4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_14 0x12e8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_DMI_DATA_15 0x12ec  /*register offset*/
#define IFE_IFE_0_CLC_CSID_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_SPARE 0x12f0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_CSID_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CFG0 0x1300  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_MASK 0x3
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_NUM_ACTIVE_LANES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_MASK 0x30
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL0_INPUT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_MASK 0x300
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL1_INPUT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED2_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_MASK 0x3000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL2_INPUT_SEL_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED3_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED3_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_MASK 0x30000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_DL3_INPUT_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED4_MASK 0xc0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED4_SHIFT 0x12
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_MASK 0x700000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_NUM_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED5_MASK 0x800000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED5_SHIFT 0x17
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_MASK 0x1000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_SHIFT 0x18
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED6_MASK 0xfe000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_UNUSED6_SHIFT 0x19

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CFG1 0x1304  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_PACKET_ECC_CORRECTION_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_DE_SCRAMBLE_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_VC_MODE_MASK 0x4
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_VC_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_MASK 0x20
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_COMPLETE_STREAM_FRAME_TIMING_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_MISR_EN_MASK 0x40
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_MISR_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_MASK 0x80
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL 0x1308  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_MASK 0x7ff0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_LONG_PKT_CAPTURE_VC_DT_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_MASK 0xf8000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_SHORT_PKT_CAPTURE_VC_SHIFT 0xf
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_MASK 0x7ff00000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_CPHY_PKT_CAPTURE_VC_DT_SHIFT 0x14
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_RST_STROBES 0x1310  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_MASK 0x3fff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_RST_STROBES_RST_STROBES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_RST_STROBES_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0 0x1320  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1 0x1324  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0 0x1328  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_FRAME_LINE_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1 0x132c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_ECC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0 0x1330  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_WC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1 0x1334  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_ECC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR 0x1338  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_EXPECTED_CRC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR_CALCULATED_CRC_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR 0x133c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_WC_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_MASK 0xf8000000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR_UNUSED0_SHIFT 0x1b

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_LANE0_MISR 0x1350  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE0_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_LANE1_MISR 0x1354  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE1_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_LANE2_MISR 0x1358  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE2_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_LANE3_MISR 0x135c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_LANE3_MISR_MISR_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD 0x1360  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD_TOTAL_PKTS_RCVD_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_STATS_ECC 0x1364  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_RECOVERED_PKTS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_STATS_ECC_TOTAL_UNRECOVERABLE_PKTS_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS 0x1368  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_TOTAL_CRC_ERRORS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0 0x1370  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1 0x1374  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0 0x1378  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1 0x137c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0 0x1380  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1 0x1384  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0 0x1388  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE1_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0_LANE0_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1 0x138c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE3_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1_LANE2_SEED_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_IPP_CFG0 0x1400  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_FORMAT_MEASURE_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_FORMAT_MEASURE_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_TIMESTAMP_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_TIMESTAMP_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_BIN_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_BIN_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_PIX_STORE_EN_MASK 0x80
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_PIX_STORE_EN_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_MISR_EN_MASK 0x100
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_MISR_EN_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_CGC_MODE_MASK 0x200
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_CGC_MODE_SHIFT 0x9
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_UNUSED0_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_QUAD_CFA_BIN_EN_MASK 0x40000000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_QUAD_CFA_BIN_EN_SHIFT 0x1e
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_IPP_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_IPP_CFG1 0x1404  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_ROUND_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_ROUND_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_MIN_HBI_MASK 0xf0
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_MIN_HBI_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_CSID_IPP_CFG1_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_CSID_IPP_CTRL 0x1408  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_HALT_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_HALT_MASTER_SEL_MASK 0x30
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_HALT_MASTER_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_CSID_IPP_CTRL_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PATTERN 0x140c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PERIOD 0x1410  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PATTERN 0x1414  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PERIOD 0x1418  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_IPP_HCROP 0x141c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_IPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_IPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_IPP_VCROP 0x1420  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_IPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PATTERN 0x1424  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PERIOD 0x1428  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PATTERN 0x142c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PERIOD 0x1430  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_IPP_RST_STROBES 0x1440  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CLC_CSID_IPP_RST_STROBES_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CLC_CSID_IPP_STATUS 0x1454  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CLC_CSID_IPP_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_IPP_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_IPP_MISR_VAL 0x1458  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_MISR_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_MISR_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG0 0x1470  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1 0x1474  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0 0x1478  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1 0x147c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE2 0x1480  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_SOF 0x1490  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_SOF 0x1494  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_SOF 0x1498  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_SOF 0x149c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_EOF 0x14a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_EOF 0x14a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_EOF 0x14a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_EOF 0x14ac  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0 0x14d0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG1 0x14d4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2 0x14d8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0 0x14dc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI0_CFG0 0x1500  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_MISR_EN_MASK 0x80
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_MISR_EN_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_CGC_MODE_MASK 0x100
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_RDI0_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_RDI0_CFG1 0x1504  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI0_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CSID_RDI0_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CSID_RDI0_CTRL 0x1508  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI0_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_CTRL_HALT_MODE_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI0_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_RDI0_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PATTERN 0x150c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PERIOD 0x1510  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN 0x1514  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD 0x1518  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI0_RPP_HCROP 0x151c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP 0x1520  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN 0x1524  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD 0x1528  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN 0x152c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD 0x1530  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI0_RST_STROBES 0x1540  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_CSID_RDI0_STATUS 0x1550  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_RDI0_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_RDI0_MISR_VAL0 0x1554  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_MISR_VAL1 0x1558  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_MISR_VAL2 0x155c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_MISR_VAL3 0x1560  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0 0x1570  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1 0x1574  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0 0x1578  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1 0x157c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE2 0x1580  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF 0x1590  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF 0x1594  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF 0x1598  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF 0x159c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF 0x15a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF 0x15a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF 0x15a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF 0x15ac  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0 0x15b0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1 0x15b4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2 0x15b8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0 0x15bc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PING 0x15e0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PONG 0x15e4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_CFG0 0x1600  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_MISR_EN_MASK 0x80
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_MISR_EN_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_CGC_MODE_MASK 0x100
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_RDI1_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_RDI1_CFG1 0x1604  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI1_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CSID_RDI1_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CSID_RDI1_CTRL 0x1608  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI1_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_CTRL_HALT_MODE_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI1_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_RDI1_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PATTERN 0x160c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PERIOD 0x1610  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN 0x1614  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD 0x1618  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI1_RPP_HCROP 0x161c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP 0x1620  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN 0x1624  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD 0x1628  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN 0x162c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD 0x1630  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI1_RST_STROBES 0x1640  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_CSID_RDI1_STATUS 0x1650  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_RDI1_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_RDI1_MISR_VAL0 0x1654  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_MISR_VAL1 0x1658  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_MISR_VAL2 0x165c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_MISR_VAL3 0x1660  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0 0x1670  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1 0x1674  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0 0x1678  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1 0x167c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE2 0x1680  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF 0x1690  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF 0x1694  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF 0x1698  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF 0x169c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF 0x16a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF 0x16a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF 0x16a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF 0x16ac  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0 0x16b0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1 0x16b4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2 0x16b8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0 0x16bc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PING 0x16e0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PONG 0x16e4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_CFG0 0x1700  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_BYTE_CNTR_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_FORMAT_MEASURE_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_TIMESTAMP_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_MISR_EN_MASK 0x80
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_MISR_EN_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_CGC_MODE_MASK 0x100
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_CGC_MODE_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MASK 0x200
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_SHIFT 0x9
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_FORMAT_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_MASK 0x40000000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_PACKING_FORMAT_SHIFT 0x1e
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_RDI2_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_RDI2_CFG1 0x1704  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI2_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_CFG1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_CSID_RDI2_CFG1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_CSID_RDI2_CTRL 0x1708  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI2_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_CTRL_HALT_MODE_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI2_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_CTRL_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_RDI2_CTRL_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PATTERN 0x170c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PERIOD 0x1710  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN 0x1714  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD 0x1718  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI2_RPP_HCROP 0x171c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP 0x1720  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN 0x1724  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD 0x1728  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN 0x172c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD 0x1730  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION 0x1734  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_COMPONENT_SWAP_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_ROUNDING_MODE_MASK 0x6
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_ROUNDING_MODE_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_EN_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_RDI2_RST_STROBES 0x1740  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_MASK 0x80
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_BYTE_CNTR_RST_STB_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_CSID_RDI2_STATUS 0x1750  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_RDI2_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_RDI2_MISR_VAL0 0x1754  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL0_MISR_VAL_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_MISR_VAL1 0x1758  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL1_MISR_VAL_63_32_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_MISR_VAL2 0x175c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL2_MISR_VAL_95_64_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_MISR_VAL3 0x1760  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL3_MISR_VAL_127_96_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0 0x1770  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1 0x1774  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0 0x1778  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1 0x177c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE2 0x1780  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF 0x1790  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF 0x1794  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF 0x1798  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF 0x179c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF 0x17a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF 0x17a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF 0x17a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF 0x17ac  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0 0x17b0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1 0x17b4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2 0x17b8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0 0x17bc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PING 0x17e0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PING_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PONG 0x17e4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PONG_BYTE_COUNT_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_TPG_CTRL 0x1800  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_FS_PKT_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_FS_PKT_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_FE_PKT_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_FE_PKT_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_PHY_SEL_MASK 0x8
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_PHY_SEL_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_MASK 0x30
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_NUM_ACTIVE_LANES_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_MASK 0x3ff00
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_CYCLES_BETWEEN_PKTS_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_UNUSED1_MASK 0xc0000
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_UNUSED1_SHIFT 0x12
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_MASK 0x3ff00000
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_NUM_TRAIL_BYTES_SHIFT 0x14
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_TPG_CTRL_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_TPG_VC_CFG0 0x1804  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_VC_NUM_MASK 0xf
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_VC_NUM_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_MASK 0x300
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_MASK 0xff0000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_FRAMES_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_UNUSED2_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_UNUSED2_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_TPG_VC_CFG1 0x1808  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_MASK 0x7ff
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_H_BLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_UNUSED0_MASK 0x800
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_MASK 0x3ff000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_V_BLANKING_COUNT_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_MASK 0x3000000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_V_BLANK_FRAME_WIDTH_SEL_SHIFT 0x18
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_UNUSED2_MASK 0xfc000000
#define IFE_IFE_0_CLC_CSID_TPG_VC_CFG1_UNUSED2_SHIFT 0x1a

#define regIFE_IFE_0_CLC_CSID_TPG_LFSR_SEED 0x180c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_LFSR_SEED_SEED_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_TPG_LFSR_SEED_SEED_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0 0x1810  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1 0x1814  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2 0x1818  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0 0x181c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1 0x1820  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2 0x1824  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0 0x1828  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1 0x182c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2 0x1830  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0 0x1834  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_MASK 0x7fff
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_MASK 0x7fff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_FRAME_WIDTH_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1 0x1838  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_MASK 0x3f
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_DATA_TYPE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_MASK 0x3f00
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_ECC_XOR_MASK_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1_CRC_XOR_MASK_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2 0x183c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_MASK 0xf
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_PAYLOAD_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_MASK 0xff0
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_USER_SPECIFIED_PAYLOAD_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_MASK 0xf0000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_ENCODE_FORMAT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG 0x1840  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f00
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_MASK 0xffffc000
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG_UNUSED2_SHIFT 0xe

#define regIFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG 0x1844  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_MASK 0x3
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_MASK 0x4
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG_PATTERN_SEL_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG 0x1848  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_MASK 0x7
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_PIX_PATTERN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_MASK 0xf0
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_GAIN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_MASK 0xf00
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_NUM_NOISE_BITS_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_MASK 0x1000
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_NOISE_EN_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_CFG 0x1850  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_CFG_MODE_MASK 0x7
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_X0 0x1854  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X0_X0_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X0_X0_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X0_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X0_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_X1 0x1858  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X1_X1_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X1_X1_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_X2 0x185c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X2_X2_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X2_X2_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_X2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_XY 0x1860  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_XY_XY_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_XY_XY_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_XY_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_XY_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_Y1 0x1864  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y1_Y1_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y1_Y1_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN0_Y2 0x1868  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y2_Y2_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y2_Y2_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_CFG 0x1870  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_CFG_MODE_MASK 0x7
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_X0 0x1874  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X0_X0_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X0_X0_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X0_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X0_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_X1 0x1878  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X1_X1_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X1_X1_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_X2 0x187c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X2_X2_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X2_X2_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_X2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_XY 0x1880  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_XY_XY_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_XY_XY_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_XY_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_XY_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_Y1 0x1884  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y1_Y1_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y1_Y1_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN1_Y2 0x1888  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y2_Y2_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y2_Y2_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_CFG 0x1890  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_CFG_MODE_MASK 0x7
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_CFG_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_X0 0x1894  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X0_X0_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X0_X0_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X0_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X0_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_X1 0x1898  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X1_X1_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X1_X1_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_X2 0x189c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X2_X2_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X2_X2_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_X2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_XY 0x18a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_XY_XY_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_XY_XY_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_XY_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_XY_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_Y1 0x18a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y1_Y1_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y1_Y1_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y1_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_TPG_CGEN2_Y2 0x18a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y2_Y2_MASK 0xfffff
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y2_Y2_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y2_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_CLC_CSID_PPP_CFG0 0x1900  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_FORMAT_MEASURE_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_FORMAT_MEASURE_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_TIMESTAMP_EN_MASK 0x2
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_TIMESTAMP_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_BIN_EN_MASK 0x4
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_BIN_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DROP_H_EN_MASK 0x8
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DROP_H_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DROP_V_EN_MASK 0x10
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DROP_V_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_CROP_H_EN_MASK 0x20
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_CROP_H_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_CROP_V_EN_MASK 0x40
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_CROP_V_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_PIX_STORE_EN_MASK 0x80
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_PIX_STORE_EN_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_MISR_EN_MASK 0x100
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_MISR_EN_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_CGC_MODE_MASK 0x200
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_CGC_MODE_SHIFT 0x9
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_UNUSED0_MASK 0xc00
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DT_MASK 0x3f0000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_VC_MASK 0x7c00000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_VC_SHIFT 0x16
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DT_ID_MASK 0x18000000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_DT_ID_SHIFT 0x1b
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_EARLY_EOF_EN_MASK 0x20000000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_EARLY_EOF_EN_SHIFT 0x1d
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_UNUSED1_MASK 0x40000000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_UNUSED1_SHIFT 0x1e
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_EN_MASK 0x80000000
#define IFE_IFE_0_CLC_CSID_PPP_CFG0_EN_SHIFT 0x1f

#define regIFE_IFE_0_CLC_CSID_PPP_CFG1 0x1904  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_TIMESTAMP_STB_SEL_MASK 0x3
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_TIMESTAMP_STB_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_ROUND_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_ROUND_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_MIN_HBI_MASK 0xf0
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_MIN_HBI_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_CSID_PPP_CFG1_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_CSID_PPP_CTRL 0x1908  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_HALT_CMD_MASK 0x3
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_HALT_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_HALT_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_HALT_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_HALT_MASTER_SEL_MASK 0x30
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_HALT_MASTER_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_CSID_PPP_CTRL_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PATTERN 0x190c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PERIOD 0x1910  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PATTERN 0x1914  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PERIOD 0x1918  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_PPP_HCROP 0x191c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_HCROP_START_PIXEL_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_PPP_HCROP_START_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_HCROP_END_PIXEL_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_PPP_HCROP_END_PIXEL_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_PPP_VCROP 0x1920  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_START_LINE_MASK 0x3fff
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_START_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_END_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_END_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_PPP_VCROP_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PATTERN 0x1924  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PERIOD 0x1928  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PATTERN 0x192c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PATTERN_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PATTERN_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PERIOD 0x1930  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PERIOD_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PERIOD_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PERIOD_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PERIOD_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_PPP_RST_STROBES 0x1940  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_CSID_CLK_RST_STB_MASK 0x1
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_CSID_CLK_RST_STB_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_IFE_CLK_RST_STB_MASK 0x2
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_IFE_CLK_RST_STB_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_MISR_RST_STB_MASK 0x4
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_MISR_RST_STB_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_FORMAT_MEASURE_RST_STB_MASK 0x8
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_FORMAT_MEASURE_RST_STB_SHIFT 0x3
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_TIMESTAMP_RST_STB_MASK 0x10
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_TIMESTAMP_RST_STB_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_FRAMEDROP_RST_STB_MASK 0x20
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_FRAMEDROP_RST_STB_SHIFT 0x5
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_MASK 0x40
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_IRQ_SUBSAMPLE_RST_STB_SHIFT 0x6
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CLC_CSID_PPP_RST_STROBES_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CLC_CSID_PPP_STATUS 0x1954  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_STATUS_HALT_MASK 0x1
#define IFE_IFE_0_CLC_CSID_PPP_STATUS_HALT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_CSID_PPP_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_CSID_PPP_MISR_VAL 0x1958  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_MISR_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_MISR_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG0 0x1970  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_MASK 0xf
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG0_COUNTER_ENABLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG0_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG0_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1 0x1974  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_PIX_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_PIX_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_LINES_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1_NUM_LINES_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0 0x1978  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0_PIX_COUNT_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0_PIX_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0_LINE_COUNT_MASK 0x3fff0000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0_LINE_COUNT_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1 0x197c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MIN_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MIN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MAX_MASK 0xfff0000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_HBLANKING_MAX_SHIFT 0x10
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE2 0x1980  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE2_VBLANKING_COUNT_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE2_VBLANKING_COUNT_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE2_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE2_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_SOF 0x1990  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_SOF 0x1994  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_SOF 0x1998  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_SOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_SOF 0x199c  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_SOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_SOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_SOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_EOF 0x19a0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_EOF 0x19a4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_EOF 0x19a8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_EOF_TIMESTAMP_31_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_EOF 0x19ac  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_MASK 0xffffff
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_EOF_TIMESTAMP_55_32_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_EOF_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_EOF_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0 0x19c0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_PE_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_PE_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_UNUSED0_MASK 0xfe
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_PE_BLOCK_WIDTH_MASK 0x3f00
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_PE_BLOCK_WIDTH_SHIFT 0x8
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_UNUSED1_MASK 0xffc000
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_PE_BLOCK_HEIGHT_MASK 0x3f000000
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_PE_BLOCK_HEIGHT_SHIFT 0x18
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0 0x19d0  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_MASK 0x1
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_MASK 0x2
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_FORCE_OVERFLOW_SHIFT 0x1
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_MASK 0xc
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_OVERFLOW_CTRL_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_MASK 0x10
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_PADDING_ALL_ONE_SHIFT 0x4
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG1 0x19d4  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_MASK 0xffff
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG1_NUM_PADDING_PIXELS_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG1_NUM_PADDING_ROWS_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2 0x19d8  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_MASK 0xfff
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2_NUM_HBI_CYCLES_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2_NUM_VBI_LINES_SHIFT 0x10

#define regIFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0 0x19dc  /*register offset*/
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_MULTI_VCDT_EN_MASK 0x3
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_MULTI_VCDT_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_VC1_MASK 0x7c
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_VC1_SHIFT 0x2
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_DT1_MASK 0x1f80
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_DT1_SHIFT 0x7
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_MASK 0x2000
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_TS_COMB_VCDT_EN_SHIFT 0xd
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_VCDT_INFO_DIS_MASK 0xc000
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_VCDT_INFO_DIS_SHIFT 0xe
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION 0x2200  /*register offset*/
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_PREPROCESS_HW_STATUS 0x2204  /*register offset*/
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PREPROCESS_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PREPROCESS_MODULE_CFG 0x2260  /*register offset*/
#define IFE_IFE_0_PP_CLC_PREPROCESS_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_PREPROCESS_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PREPROCESS_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PREPROCESS_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL 0x23f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_PREPROCESS_SPARE 0x23fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_PREPROCESS_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_PREPROCESS_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PREPROCESS_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PREPROCESS_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_TESTGEN_HW_VERSION 0x2400  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CLC_TESTGEN_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CLC_TESTGEN_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CLC_TESTGEN_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CLC_TESTGEN_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CLC_TESTGEN_HW_STATUS 0x2404  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_CLC_TESTGEN_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_TESTGEN_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_TESTGEN_MODULE_CFG 0x2460  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_NUM_FRAME_MASK 0x3ff00
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_NUM_FRAME_SHIFT 0x8
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED1_MASK 0xc0000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED1_SHIFT 0x12
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_PIXEL_DATA_SEL_MASK 0x100000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_PIXEL_DATA_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_SYSTEMATIC_DATA_SEL_MASK 0x200000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_SYSTEMATIC_DATA_SEL_SHIFT 0x15
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_PIXEL_DATA_SIZE_MASK 0x3000000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_PIXEL_DATA_SIZE_SHIFT 0x18
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED3_MASK 0x4000000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED3_SHIFT 0x1a
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_HSYNC_SYNC_EDGE_MASK 0x8000000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_HSYNC_SYNC_EDGE_SHIFT 0x1b
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_VSYNC_SYNC_EDGE_MASK 0x10000000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_VSYNC_SYNC_EDGE_SHIFT 0x1c
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_CLC_TESTGEN_MODULE_CFG_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD 0x2468  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD_GO_CMD_MASK 0x1
#define IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD_GO_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_TESTGEN_IMAGE_CFG 0x246c  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_IMAGE_WIDTH_MASK 0x3fff
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_IMAGE_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_IMAGE_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_IMAGE_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_TESTGEN_SOF_OFFSET_CFG 0x2470  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_SOF_OFFSET_CFG_SOF_OFFSET_MASK 0xffffff
#define IFE_IFE_0_CLC_TESTGEN_SOF_OFFSET_CFG_SOF_OFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_SOF_OFFSET_CFG_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_TESTGEN_SOF_OFFSET_CFG_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_TESTGEN_EOF_NOFFSET_CFG 0x2474  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_EOF_NOFFSET_CFG_EOF_NOFFSET_MASK 0xffffff
#define IFE_IFE_0_CLC_TESTGEN_EOF_NOFFSET_CFG_EOF_NOFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_EOF_NOFFSET_CFG_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_TESTGEN_EOF_NOFFSET_CFG_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG 0x2478  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_SOL_OFFSET_MASK 0x1ff
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_SOL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_EOL_NOFFSET_MASK 0x1ff0000
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_EOL_NOFFSET_SHIFT 0x10
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_CLC_TESTGEN_VBL_CFG 0x247c  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_VBL_MASK 0x3fff
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_VBL_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_VBL_EN_MASK 0x10000
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_VBL_EN_SHIFT 0x10
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_CLC_TESTGEN_VBL_CFG_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG 0x2480  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_SOF_DUMMY_MASK 0xff
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_SOF_DUMMY_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_EOF_DUMMY_MASK 0xff0000
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_EOF_DUMMY_SHIFT 0x10
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_CLC_TESTGEN_HBI_CFG 0x2484  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_HBI_CFG_HBI_CNT_MASK 0x3fff
#define IFE_IFE_0_CLC_TESTGEN_HBI_CFG_HBI_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_HBI_CFG_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_CLC_TESTGEN_HBI_CFG_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG 0x2488  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_MASK 0x7
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_EN_MASK 0x10
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNICOLOR_BAR_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_SPLIT_EN_MASK 0x20
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_SPLIT_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_PIXEL_PATTERN_MASK 0x300
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_PIXEL_PATTERN_SHIFT 0x8
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED2_MASK 0xc00
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_ROTATE_PERIOD_MASK 0x3f000
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_ROTATE_PERIOD_SHIFT 0xc
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED3_MASK 0xfffc0000
#define IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG_UNUSED3_SHIFT 0x12

#define regIFE_IFE_0_CLC_TESTGEN_RANDOM_CFG 0x248c  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_RANDOM_CFG_RAND_SEED_MASK 0xffff
#define IFE_IFE_0_CLC_TESTGEN_RANDOM_CFG_RAND_SEED_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_RANDOM_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_TESTGEN_RANDOM_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_TESTGEN_DEBUG_0 0x25f0  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_DEBUG_0_STATUS_MASK 0xffffffff
#define IFE_IFE_0_CLC_TESTGEN_DEBUG_0_STATUS_SHIFT 0x0

#define regIFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL 0x25f8  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_CLC_TESTGEN_SPARE 0x25fc  /*register offset*/
#define IFE_IFE_0_CLC_TESTGEN_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_TESTGEN_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_TESTGEN_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_TESTGEN_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CAMIF_HW_VERSION 0x2600  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CAMIF_HW_STATUS 0x2604  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CAMIF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CAMIF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG 0x2660  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_IFE_OUTPUT_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_IFE_OUTPUT_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PDAF_OUTPUT_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PDAF_OUTPUT_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_IFE_BINNING_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_IFE_BINNING_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_IFE_SUBSAMPLE_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_IFE_SUBSAMPLE_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PDAF_RAW_CROP_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PDAF_RAW_CROP_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PDAF_SUBSAMPLE_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PDAF_SUBSAMPLE_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_FRAME_BASED_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_FRAME_BASED_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED1_MASK 0xf8000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED1_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED3_MASK 0xf8000000
#define IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_UNUSED3_SHIFT 0x1b

#define regIFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG 0x2668  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG 0x266c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CAMIF_LINE_SKIP_PATTERN_CFG 0x2670  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_LINE_SKIP_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_CAMIF_LINE_SKIP_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_CAMIF_PIXEL_SKIP_PATTERN_CFG 0x2674  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_PIXEL_SKIP_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_CAMIF_PIXEL_SKIP_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG 0x2678  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_PIXEL_SKIP_PERIOD_MASK 0x1f
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_PIXEL_SKIP_PERIOD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_UNUSED0_MASK 0xe0
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_LINE_SKIP_PERIOD_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_LINE_SKIP_PERIOD_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f0000
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_UNUSED2_MASK 0xffe00000
#define IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG_UNUSED2_SHIFT 0x15

#define regIFE_IFE_0_PP_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG 0x267c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG 0x2680  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CAMIF_DEBUG_1 0x27f0  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_CAMIF_DEBUG_0 0x27f4  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL 0x27f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_CAMIF_SPARE 0x27fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CAMIF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CAMIF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CAMIF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CAMIF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DEMUX_HW_VERSION 0x2800  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DEMUX_HW_STATUS 0x2804  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS_VIOLATION_CH_Y_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS_VIOLATION_CH_Y_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS_VIOLATION_CH_UV_MASK 0x2
#define IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS_VIOLATION_CH_UV_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG 0x2860  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_PERIOD_MASK 0x700
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_PERIOD_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_PP_CLC_DEMUX_DEMUX_EVEN_LINE_CFG 0x2868  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_DEMUX_EVEN_LINE_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DEMUX_DEMUX_EVEN_LINE_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DEMUX_DEMUX_ODD_LINE_CFG 0x286c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_DEMUX_ODD_LINE_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DEMUX_DEMUX_ODD_LINE_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL 0x29f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DEMUX_SPARE 0x29fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMUX_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMUX_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMUX_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DEMUX_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION 0x2a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_HW_STATUS 0x2a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CHROMA_UP_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG 0x2a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_UNUSED0_MASK 0xfc
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_HSCALE_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_HSCALE_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_UNUSED1_MASK 0x200
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_CROP_LUMA_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_CROP_LUMA_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_CROP_CHROMA_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_CROP_CHROMA_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_UNUSED2_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG_UNUSED2_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG 0x2a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INIT_PHASE_MASK 0x1fffff
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INIT_PHASE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INDEX_OFFSET_MASK 0x600000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_INDEX_OFFSET_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_ROUND_PATT_MASK 0x1800000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_ROUND_PATT_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_UNUSED0_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG_UNUSED0_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG 0x2a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_WIDTH_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG 0x2a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG 0x2a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL 0x2bf8  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_CHROMA_UP_SPARE 0x2bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CHROMA_UP_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CHROMA_UP_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CHROMA_UP_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CHROMA_UP_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION 0x2c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_PEDESTAL_HW_STATUS 0x2c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PEDESTAL_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG 0x2c08  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_ADDR_MASK 0xff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_UNUSED0_MASK 0xfff00
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG 0x2c0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA 0x2c10  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_1 0x2c14  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_2 0x2c18  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_3 0x2c1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_4 0x2c20  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_5 0x2c24  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_6 0x2c28  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_7 0x2c2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_8 0x2c30  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_9 0x2c34  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_10 0x2c38  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_11 0x2c3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_12 0x2c40  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_13 0x2c44  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_14 0x2c48  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_15 0x2c4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD 0x2c50  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_STATUS 0x2c54  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG 0x2c58  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG 0x2c5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG 0x2c60  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_SCALE_BYPASS_MASK 0x100
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_SCALE_BYPASS_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED1_MASK 0xe00
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_NUM_SUBBLOCKS_MASK 0x3000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_NUM_SUBBLOCKS_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED2_MASK 0xc000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_BLOCK_X_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_BLOCK_X_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_BLOCK_Y_MASK 0xf00000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_BLOCK_Y_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_SUBBLOCK_X_MASK 0x7000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_SUBBLOCK_X_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED3_MASK 0x8000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED3_SHIFT 0x1b
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_SUBBLOCK_Y_MASK 0x70000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_INIT_SUBBLOCK_Y_SHIFT 0x1c
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED4_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG_UNUSED4_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG 0x2c68  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_BLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_BLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_BLOCK_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_BLOCK_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG 0x2c6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_SUBBLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_SUBBLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_UNUSED0_MASK 0x800
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_INV_SUBBLOCK_WIDTH_MASK 0x1ffff000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_INV_SUBBLOCK_WIDTH_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG 0x2c70  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_SUBBLOCK_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_SUBBLOCK_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_UNUSED0_MASK 0xc00
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_INV_SUBBLOCK_HEIGHT_MASK 0x1ffff000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_INV_SUBBLOCK_HEIGHT_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG 0x2c74  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_INIT_PIXEL_X_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_INIT_PIXEL_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_INIT_PIXEL_Y_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_INIT_PIXEL_Y_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_PEDESTAL_MODULE_5_CFG 0x2c78  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_5_CFG_INIT_YDELTA_MASK 0xfffff
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_5_CFG_INIT_YDELTA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_5_CFG_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_5_CFG_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL 0x2df8  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_PEDESTAL_SPARE 0x2dfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_PEDESTAL_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_PEDESTAL_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_PEDESTAL_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_PEDESTAL_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION 0x2e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_HW_STATUS 0x2e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG 0x2e08  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_ADDR_MASK 0x3f
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_UNUSED0_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG 0x2e0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_LUT_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA 0x2e10  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_1 0x2e14  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_2 0x2e18  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_3 0x2e1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_4 0x2e20  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_5 0x2e24  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_6 0x2e28  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_7 0x2e2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_8 0x2e30  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_9 0x2e34  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_10 0x2e38  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_11 0x2e3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_12 0x2e40  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_13 0x2e44  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_14 0x2e48  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_15 0x2e4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD 0x2e50  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_STATUS 0x2e54  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG 0x2e58  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG 0x2e5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_CFG 0x2e60  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG 0x2e68  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_P0_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_P0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_P1_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_P1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG 0x2e6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_P2_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_P2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_P3_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_P3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG 0x2e70  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_P4_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_P4_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_P5_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_P5_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG 0x2e74  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_P6_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_P6_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_P7_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_P7_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG 0x2e78  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_P0_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_P0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_P1_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_P1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG 0x2e7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_P2_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_P2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_P3_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_P3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG 0x2e80  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_P4_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_P4_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_P5_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_P5_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG 0x2e84  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_P6_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_P6_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_P7_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_P7_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG 0x2e88  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_P0_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_P0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_P1_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_P1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG 0x2e8c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_P2_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_P2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_P3_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_P3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG 0x2e90  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_P4_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_P4_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_P5_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_P5_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG 0x2e94  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_P6_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_P6_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_P7_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_P7_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG 0x2e98  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_P0_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_P0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_P1_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_P1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG 0x2e9c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_P2_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_P2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_P3_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_P3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG 0x2ea0  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_P4_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_P4_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_P5_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_P5_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG 0x2ea4  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_P6_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_P6_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_P7_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_P7_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL 0x2ff8  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_LINEARIZATION_SPARE 0x2ffc  /*register offset*/
#define IFE_IFE_0_PP_CLC_LINEARIZATION_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_LINEARIZATION_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LINEARIZATION_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LINEARIZATION_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION 0x3000  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS 0x3004  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_OVERWRITE_MASK 0x4
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_OVERWRITE_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG 0x3008  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_ADDR_MASK 0x3f
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_UNUSED0_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG 0x300c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA 0x3010  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_1 0x3014  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_2 0x3018  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_3 0x301c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_4 0x3020  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_5 0x3024  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_6 0x3028  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_7 0x302c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_8 0x3030  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_9 0x3034  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_10 0x3038  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_11 0x303c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_12 0x3040  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_13 0x3044  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_14 0x3048  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_15 0x304c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD 0x3050  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_STATUS 0x3054  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG 0x3058  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG 0x305c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG 0x3060  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_UNUSED0_MASK 0xfc
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_PDAF_PDPC_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_PDAF_PDPC_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_BPC_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_BPC_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_UNUSED1_MASK 0xc00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_UNUSED1_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_USESAMECHANNEL_ONLY_MASK 0x1000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_USESAMECHANNEL_ONLY_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_SINGLEBPC_ONLY_MASK 0x2000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_SINGLEBPC_ONLY_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_FLAT_DETECTION_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_FLAT_DETECTION_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_DBPC_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_DBPC_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_BAYER_PATTERN_MASK 0x30000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_BAYER_PATTERN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_PDAF_HDR_SELECTION_MASK 0x1c0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_PDAF_HDR_SELECTION_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_PDAF_ZZHDR_FIRST_RB_EXP_MASK 0x200000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_PDAF_ZZHDR_FIRST_RB_EXP_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_CHANNEL_BALANCE_EN_MASK 0x400000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_CHANNEL_BALANCE_EN_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_GIC_EN_MASK 0x800000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_GIC_EN_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_UNUSED2_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG_UNUSED2_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDPC_BLACK_LEVEL 0x3068  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDPC_BLACK_LEVEL_BLACK_LEVEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDPC_BLACK_LEVEL_BLACK_LEVEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDPC_BLACK_LEVEL_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDPC_BLACK_LEVEL_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO 0x306c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_EXP_RATIO_RECIP_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_EXP_RATIO_RECIP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_EXP_RATIO_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_EXP_RATIO_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS 0x3070  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FMIN_PIXEL_MASK 0xff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FMIN_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FMAX_PIXEL_MASK 0xff00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FMAX_PIXEL_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET 0x3074  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_BPC_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_BPC_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_BCC_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_BCC_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_RG_WB_GAIN 0x3078  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_RG_WB_GAIN_RG_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_RG_WB_GAIN_RG_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_RG_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_RG_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_BG_WB_GAIN 0x307c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_BG_WB_GAIN_BG_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_BG_WB_GAIN_BG_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_BG_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_BG_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GR_WB_GAIN 0x3080  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GR_WB_GAIN_GR_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GR_WB_GAIN_GR_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GR_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GR_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GB_WB_GAIN 0x3084  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GB_WB_GAIN_GB_WB_GAIN_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GB_WB_GAIN_GB_WB_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GB_WB_GAIN_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GB_WB_GAIN_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG 0x3088  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_X_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_X_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_Y_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_Y_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG 0x308c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_X_END_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_X_END_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_Y_END_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_Y_END_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG 0x3090  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_PERIOD_MASK 0x7
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_PERIOD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_BLK_OUT_MASK 0xfff0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_BLK_OUT_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_UNUSED1_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_UNUSED1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_BLK_IN_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG_BLK_IN_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0 0x3094  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_CH0_GAIN_EVEN_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_CH0_GAIN_EVEN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_CH0_GAIN_ODD_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_CH0_GAIN_ODD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12 0x3098  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_CH1_GAIN_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_CH1_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_UNUSED0_MASK 0x8000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_CH2_GAIN_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_CH2_GAIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0 0x309c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_CH0_GAIN_EVEN_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_CH0_GAIN_EVEN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_CH0_GAIN_ODD_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_CH0_GAIN_ODD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12 0x30a0  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_CH1_GAIN_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_CH1_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_UNUSED0_MASK 0x8000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_CH2_GAIN_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_CH2_GAIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_EVEN_CFG 0x30a4  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_EVEN_CFG_EVEN_LINE_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_EVEN_CFG_EVEN_LINE_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_ODD_CFG 0x30a8  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_ODD_CFG_ODD_LINE_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_ODD_CFG_ODD_LINE_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT 0x30ac  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT_FMIN_PIXEL_MASK 0xff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT_FMIN_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT_FMAX_PIXEL_MASK 0xff00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT_FMAX_PIXEL_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_SATURATION_THRESHOLD 0x30b0  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SATURATION_THRESHOLD_SAT_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SATURATION_THRESHOLD_SAT_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SATURATION_THRESHOLD_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SATURATION_THRESHOLD_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG 0x30b4  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_X_OFFSET_MASK 0x3f
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_X_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_UNUSED0_MASK 0xffc0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_Y_OFFSET_MASK 0x3f0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_Y_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_UNUSED1_MASK 0xffc00000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG_UNUSED1_SHIFT 0x16

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO 0x30b8  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_DIR_TK_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_DIR_TK_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_DIR_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_DIR_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_FLAT_TH_RECIP 0x30bc  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FLAT_TH_RECIP_VALUE_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FLAT_TH_RECIP_VALUE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FLAT_TH_RECIP_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FLAT_TH_RECIP_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT 0x30c0  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_BPC_OFFSET_FLAT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_BPC_OFFSET_FLAT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_BCC_OFFSET_FLAT_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_BCC_OFFSET_FLAT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_THIN_LINE_NOISE_OFFSET 0x30c4  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_THIN_LINE_NOISE_OFFSET_VALUE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_THIN_LINE_NOISE_OFFSET_VALUE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_THIN_LINE_NOISE_OFFSET_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_THIN_LINE_NOISE_OFFSET_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_GIC_FILTER_CFG 0x30c8  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_GIC_FILTER_CFG_GIC_FILTER_STRENGTH_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_GIC_FILTER_CFG_GIC_FILTER_STRENGTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_GIC_FILTER_CFG_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_GIC_FILTER_CFG_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_FMAX_GIC 0x30cc  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FMAX_GIC_VALUE_MASK 0xff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FMAX_GIC_VALUE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FMAX_GIC_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_FMAX_GIC_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_BPC_OFFSET_GIC 0x30d0  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BPC_OFFSET_GIC_VALUE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BPC_OFFSET_GIC_VALUE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BPC_OFFSET_GIC_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_BPC_PDPC_BPC_OFFSET_GIC_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL 0x31f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_BPC_PDPC_SPARE 0x31fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BPC_PDPC_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION 0x3200  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_STATUS 0x3204  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG 0x3260  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG 0x3268  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_ENABLE_MASK 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_ENABLE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_LINEAR_MODE_MASK 0x2
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_LINEAR_MODE_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_LSB_ALIGN_MASK 0x4
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_LSB_ALIGN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_ZREC_PATTERN_MASK 0x18
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_ZREC_PATTERN_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_ZREC_FIRST_RB_EXP_MASK 0x20
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_ZREC_FIRST_RB_EXP_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_UNUSED0_MASK 0x40
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_EXP_RATIO_MASK 0xfff80
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_HDR_EXP_RATIO_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG 0x326c  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_HDR_RG_WB_GAIN_RATIO_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_HDR_RG_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_HDR_BG_WB_GAIN_RATIO_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_HDR_BG_WB_GAIN_RATIO_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_2_CFG 0x3270  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_2_CFG_HDR_GR_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_2_CFG_HDR_GR_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_2_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_2_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_3_CFG 0x3274  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_3_CFG_HDR_GB_WB_GAIN_RATIO_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_3_CFG_HDR_GB_WB_GAIN_RATIO_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_3_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_3_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG 0x3278  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_HDR_BLACK_IN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_HDR_BLACK_IN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_HDR_LONG_EXP_BLACK_IN_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_HDR_LONG_EXP_BLACK_IN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG 0x327c  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_HDR_EXP_RATIO_RECIP_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_HDR_EXP_RATIO_RECIP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_HDR_LONG_EXP_SATURATION_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_HDR_LONG_EXP_SATURATION_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG 0x3280  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_RB_GRAD_DTH_LOG2_MASK 0xf
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_RB_GRAD_DTH_LOG2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_RB_GRAD_TH1_MASK 0xfff0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_RB_GRAD_TH1_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_G_GRAD_DTH_LOG2_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_G_GRAD_DTH_LOG2_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_G_GRAD_TH1_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG_HDR_REC_G_GRAD_TH1_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG 0x3284  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_DETAIL_POSITIVE_W_MASK 0x1f
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_DETAIL_POSITIVE_W_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_DETAIL_NEGATIVE_W_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_DETAIL_NEGATIVE_W_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_DETAIL_TH_W_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_DETAIL_TH_W_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_MOTION_TH_LOG2_MASK 0x3c0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_HDR_REC_HL_MOTION_TH_LOG2_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED3_MASK 0xffc00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG_UNUSED3_SHIFT 0x16

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG 0x3288  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_HDR_REC_EDGE_SCALE_MASK 0x3f
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_HDR_REC_EDGE_SCALE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_UNUSED0_MASK 0x40
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_HDR_REC_EDGE_SHORT_EXP_W_MASK 0xf80
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_HDR_REC_EDGE_SHORT_EXP_W_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG 0x328c  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_EDGE_TH1_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_EDGE_TH1_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED0_MASK 0x4000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_EDGE_DTH_LOG2_MASK 0x78000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_EDGE_DTH_LOG2_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED1_MASK 0x80000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_BLENDING_W_MIN_MASK 0x1f00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_BLENDING_W_MIN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED2_MASK 0x2000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED2_SHIFT 0x19
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_BLENDING_W_MAX_MASK 0x7c000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_HDR_REC_BLENDING_W_MAX_SHIFT 0x1a
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG 0x3290  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_TH_W_MASK 0x3f
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_TH_W_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_UNUSED0_MASK 0x40
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_CORING_STRENGTH_MASK 0xf80
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_CORING_STRENGTH_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_CORING_TH2_MASK 0x7ffe000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_CORING_TH2_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_UNUSED2_MASK 0x8000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_UNUSED2_SHIFT 0x1b
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_CORING_DTH_LOG2_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG_HDR_REC_DETAIL_CORING_DTH_LOG2_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG 0x3294  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_HDR_MAC_HFS_ACT_WEIGHT_MASK 0x1f
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_HDR_MAC_HFS_ACT_WEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_HDR_MAC_HFS_ACT_TH2_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_HDR_MAC_HFS_ACT_TH2_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_UNUSED1_MASK 0x100000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_UNUSED1_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_HDR_MAC_HFS_ACT_DTH_LOG2_MASK 0x1e00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_HDR_MAC_HFS_ACT_DTH_LOG2_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_UNUSED2_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG_UNUSED2_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG 0x3298  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_HDR_MAC_STATIC_TH2_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_HDR_MAC_STATIC_TH2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_HDR_MAC_STATIC_DTH_LOG2_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_HDR_MAC_STATIC_DTH_LOG2_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG 0x329c  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_HDR_MAC_HIGHLIGHT_STRENGTH_MASK 0x1f
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_HDR_MAC_HIGHLIGHT_STRENGTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_UNUSED0_MASK 0xe0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_HDR_MAC_HIGHLIGHT_DTH_LOG2_MASK 0xf00
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_HDR_MAC_HIGHLIGHT_DTH_LOG2_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG 0x32a0  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_HDR_MAC_LOWLIGHT_STRENGTH_MASK 0x1f
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_HDR_MAC_LOWLIGHT_STRENGTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_HDR_MAC_DARK_TH2_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_HDR_MAC_DARK_TH2_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_UNUSED1_MASK 0x100000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_UNUSED1_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_HDR_MAC_LOWLIGHT_DTH_LOG2_MASK 0x1e00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_HDR_MAC_LOWLIGHT_DTH_LOG2_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_UNUSED2_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG_UNUSED2_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG 0x32a4  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_DILATION_MASK 0x7
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_DILATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_MOTION_SCALE_MASK 0x3f0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_MOTION_SCALE_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED1_MASK 0x400
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED1_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_MOTION_DT0_MASK 0x7f800
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_MOTION_DT0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED2_MASK 0x80000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED2_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_MOTION_STRICTNESS_MASK 0x1f00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_HDR_MAC_MOTION_STRICTNESS_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED3_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG_UNUSED3_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG 0x32a8  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_TH1_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_TH1_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED0_MASK 0x4000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_DTH_LOG2_MASK 0x78000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_DTH_LOG2_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED1_MASK 0x80000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_G2_W_MIN_MASK 0x1f00000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_G2_W_MIN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED2_MASK 0x2000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED2_SHIFT 0x19
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_G2_W_MAX_MASK 0x7c000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_HDR_MAC_MOTION_G2_W_MAX_SHIFT 0x1a
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG 0x32ac  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_BIN_CORR_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_BIN_CORR_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_VER_BIN_CORR_W1_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_VER_BIN_CORR_W1_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_VER_BIN_CORR_W2_MASK 0xff0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_VER_BIN_CORR_W2_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG 0x32b0  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_HOR_BIN_CORR_W1_MASK 0xff
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_HOR_BIN_CORR_W1_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_HOR_BIN_CORR_W2_MASK 0xff0000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_HOR_BIN_CORR_W2_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL 0x33f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_HDR_BINCORRECT_SPARE 0x33fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_HDR_BINCORRECT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_ABF_HW_VERSION 0x3400  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_ABF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_HW_STATUS 0x3404  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_ABF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_ABF_DMI_CFG 0x3408  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_ADDR_MASK 0xff
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_UNUSED0_MASK 0xfff00
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_ABF_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG 0x340c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA 0x3410  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_1 0x3414  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_2 0x3418  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_3 0x341c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_4 0x3420  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_5 0x3424  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_6 0x3428  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_7 0x342c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_8 0x3430  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_9 0x3434  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_10 0x3438  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_11 0x343c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_12 0x3440  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_13 0x3444  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_14 0x3448  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_DATA_15 0x344c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_ABF_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_ABF_DMI_CMD 0x3450  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_ABF_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_ABF_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_ABF_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_ABF_DMI_STATUS 0x3454  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_ABF_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG 0x3458  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG 0x345c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_ABF_MODULE_CFG 0x3460  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED0_MASK 0xfc
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_FILTER_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_FILTER_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_ACT_ADJ_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_ACT_ADJ_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_DARK_SMOOTH_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_DARK_SMOOTH_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_DARK_DESAT_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_DARK_DESAT_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_DIR_SMOOTH_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_DIR_SMOOTH_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_MINMAX_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_MINMAX_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_CROSS_PLANE_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_CROSS_PLANE_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_BLS_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_BLS_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_PIX_MATCH_LEVEL_RB_MASK 0x70000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_PIX_MATCH_LEVEL_RB_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED1_MASK 0x80000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_PIX_MATCH_LEVEL_G_MASK 0x700000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_PIX_MATCH_LEVEL_G_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED2_MASK 0x800000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED2_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_BLOCK_MATCH_PATTERN_RB_MASK 0x3000000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_BLOCK_MATCH_PATTERN_RB_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED3_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_MODULE_CFG_UNUSED3_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_0_CFG 0x3468  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_EDGE_SOFTNESS_GR_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_EDGE_SOFTNESS_GR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_EDGE_SOFTNESS_GB_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_EDGE_SOFTNESS_GB_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_1_CFG 0x346c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_EDGE_SOFTNESS_R_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_EDGE_SOFTNESS_R_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_EDGE_SOFTNESS_B_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_EDGE_SOFTNESS_B_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_2_CFG 0x3470  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL0_GRGB_0_MASK 0x7
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL0_GRGB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL0_GRGB_1_MASK 0x30
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL0_GRGB_1_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL0_GRGB_2_MASK 0x40
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL0_GRGB_2_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED1_MASK 0x80
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL1_GRGB_0_MASK 0x700
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL1_GRGB_0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED2_MASK 0x800
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED2_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL1_GRGB_1_MASK 0x3000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL1_GRGB_1_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL1_GRGB_2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL1_GRGB_2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED3_MASK 0x8000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED3_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL2_GRGB_0_MASK 0x70000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL2_GRGB_0_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED4_MASK 0x80000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED4_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL2_GRGB_1_MASK 0x300000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL2_GRGB_1_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL2_GRGB_2_MASK 0x400000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_DISTANCE_LEVEL2_GRGB_2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED5_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG_UNUSED5_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_ABF_ABF_3_CFG 0x3474  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL0_RB_0_MASK 0x7
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL0_RB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL0_RB_1_MASK 0x30
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL0_RB_1_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL0_RB_2_MASK 0x40
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL0_RB_2_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED1_MASK 0x80
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL1_RB_0_MASK 0x700
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL1_RB_0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED2_MASK 0x800
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED2_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL1_RB_1_MASK 0x3000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL1_RB_1_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL1_RB_2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL1_RB_2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED3_MASK 0x8000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED3_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL2_RB_0_MASK 0x70000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL2_RB_0_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED4_MASK 0x80000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED4_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL2_RB_1_MASK 0x300000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL2_RB_1_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL2_RB_2_MASK 0x400000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_DISTANCE_LEVEL2_RB_2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED5_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG_UNUSED5_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_ABF_ABF_4_CFG 0x3478  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_GR_MASK 0x7f
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_GR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_R_MASK 0x7f00
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_R_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED1_MASK 0x8000
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED1_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_B_MASK 0x7f0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_B_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED2_MASK 0x800000
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED2_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_GB_MASK 0x7f000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_CURVE_OFFSET_GB_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_ABF_ABF_5_CFG 0x347c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_FILTER_STRENGTH_GR_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_FILTER_STRENGTH_GR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_FILTER_STRENGTH_R_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_FILTER_STRENGTH_R_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_6_CFG 0x3480  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_FILTER_STRENGTH_GB_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_FILTER_STRENGTH_GB_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_FILTER_STRENGTH_B_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_FILTER_STRENGTH_B_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_7_CFG 0x3484  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_MAX_SHIFT_MASK 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_MAX_SHIFT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_OFFSET_MASK 0xfff0
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_OFFSET_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_MIN_SHIFT_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_MIN_SHIFT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_BLS_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG_MINMAX_BLS_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_ABF_ABF_8_CFG 0x3488  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_RNR_BX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_RNR_BX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_RNR_BY_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_RNR_BY_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_ABF_ABF_9_CFG 0x348c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_9_CFG_RNR_INIT_RSQUARE_MASK 0xfffffff
#define IFE_IFE_0_PP_CLC_ABF_ABF_9_CFG_RNR_INIT_RSQUARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_9_CFG_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_9_CFG_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_10_CFG 0x3490  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG_RNR_RSQUARE_SHIFT_MASK 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG_RNR_RSQUARE_SHIFT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG_RNR_RSQUARE_SCALE_MASK 0x7f0
#define IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG_RNR_RSQUARE_SCALE_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG_UNUSED0_MASK 0xfffff800
#define IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG_UNUSED0_SHIFT 0xb

#define regIFE_IFE_0_PP_CLC_ABF_ABF_11_CFG 0x3494  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_RNR_ANCHOR_0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_RNR_ANCHOR_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_RNR_ANCHOR_1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_RNR_ANCHOR_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_12_CFG 0x3498  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_RNR_ANCHOR_2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_RNR_ANCHOR_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_RNR_ANCHOR_3_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_RNR_ANCHOR_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_13_CFG 0x349c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_RNR_NOISE_BASE_0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_RNR_NOISE_BASE_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_RNR_NOISE_BASE_1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_RNR_NOISE_BASE_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_14_CFG 0x34a0  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_RNR_NOISE_BASE_2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_RNR_NOISE_BASE_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_RNR_NOISE_BASE_3_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_RNR_NOISE_BASE_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_15_CFG 0x34a4  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_RNR_NOISE_SLOPE_0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_RNR_NOISE_SLOPE_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_RNR_NOISE_SLOPE_1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_RNR_NOISE_SLOPE_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_16_CFG 0x34a8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_RNR_NOISE_SLOPE_2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_RNR_NOISE_SLOPE_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_RNR_NOISE_SLOPE_3_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_RNR_NOISE_SLOPE_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_17_CFG 0x34ac  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_0_MASK 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_1_MASK 0xf0
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_1_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_2_MASK 0xf00
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_2_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_3_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_NOISE_SHIFT_3_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_0_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_0_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_1_MASK 0xf00000
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_1_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_2_MASK 0xf000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_2_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_3_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG_RNR_THRESH_SHIFT_3_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_18_CFG 0x34b0  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_RNR_THRESH_BASE_0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_RNR_THRESH_BASE_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_RNR_THRESH_BASE_1_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_RNR_THRESH_BASE_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_19_CFG 0x34b4  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_RNR_THRESH_BASE_2_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_RNR_THRESH_BASE_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_RNR_THRESH_BASE_3_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_RNR_THRESH_BASE_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_20_CFG 0x34b8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_RNR_THRESH_SLOPE_0_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_RNR_THRESH_SLOPE_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_RNR_THRESH_SLOPE_1_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_RNR_THRESH_SLOPE_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_21_CFG 0x34bc  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_RNR_THRESH_SLOPE_2_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_RNR_THRESH_SLOPE_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_RNR_THRESH_SLOPE_3_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_RNR_THRESH_SLOPE_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_22_CFG 0x34c0  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_NP_ANCHOR_0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_NP_ANCHOR_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_NP_ANCHOR_1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_NP_ANCHOR_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_23_CFG 0x34c4  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_NP_ANCHOR_2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_NP_ANCHOR_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_NP_ANCHOR_3_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_NP_ANCHOR_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_24_CFG 0x34c8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_NP_BASE_RB_0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_NP_BASE_RB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_NP_BASE_RB_1_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_NP_BASE_RB_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_25_CFG 0x34cc  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_NP_BASE_RB_2_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_NP_BASE_RB_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_NP_BASE_RB_3_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_NP_BASE_RB_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_26_CFG 0x34d0  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_NP_SLOPE_RB_0_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_NP_SLOPE_RB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_NP_SLOPE_RB_1_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_NP_SLOPE_RB_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_27_CFG 0x34d4  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_NP_SLOPE_RB_2_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_NP_SLOPE_RB_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_NP_SLOPE_RB_3_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_NP_SLOPE_RB_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_28_CFG 0x34d8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_0_MASK 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_1_MASK 0xf0
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_1_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_2_MASK 0xf00
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_2_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_3_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_RB_3_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_0_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_0_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_1_MASK 0xf00000
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_1_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_2_MASK 0xf000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_2_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_3_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG_NP_SHIFT_GRGB_3_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_29_CFG 0x34dc  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_NP_BASE_GRGB_0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_NP_BASE_GRGB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_NP_BASE_GRGB_1_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_NP_BASE_GRGB_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_30_CFG 0x34e0  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_NP_BASE_GRGB_2_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_NP_BASE_GRGB_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_NP_BASE_GRGB_3_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_NP_BASE_GRGB_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_ABF_ABF_31_CFG 0x34e4  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_NP_SLOPE_GRGB_0_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_NP_SLOPE_GRGB_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_NP_SLOPE_GRGB_1_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_NP_SLOPE_GRGB_1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_32_CFG 0x34e8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_NP_SLOPE_GRGB_2_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_NP_SLOPE_GRGB_2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_NP_SLOPE_GRGB_3_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_NP_SLOPE_GRGB_3_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_ABF_ABF_33_CFG 0x34ec  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_ACT_FAC0_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_ACT_FAC0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_ACT_FAC1_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_ACT_FAC1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_ABF_ABF_34_CFG 0x34f0  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_ACT_THD0_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_ACT_THD0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_ACT_THD1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_ACT_THD1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_35_CFG 0x34f4  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_ACT_SMOOTH_THD0_MASK 0xff
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_ACT_SMOOTH_THD0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_ACT_SMOOTH_THD1_MASK 0xff00
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_ACT_SMOOTH_THD1_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_DARK_THD_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_DARK_THD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_36_CFG 0x34f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_GR_RATIO_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_GR_RATIO_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_RG_RATIO_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_RG_RATIO_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_37_CFG 0x34fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_GB_RATIO_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_GB_RATIO_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_BG_RATIO_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_BG_RATIO_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_38_CFG 0x3500  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_RB_RATIO_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_RB_RATIO_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_BR_RATIO_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_BR_RATIO_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_39_CFG 0x3504  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_DETECT_THD_MASK 0xf
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_DETECT_THD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_DETECT_NOISE_SCALAR_MASK 0xfff0
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_DETECT_NOISE_SCALAR_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_COUNT_THD_MASK 0x1f0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_COUNT_THD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_UNUSED0_MASK 0xe00000
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_UNUSED0_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_SMOOTH_STRENGTH_MASK 0x7f000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_EDGE_SMOOTH_STRENGTH_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_ABF_ABF_40_CFG 0x3508  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_EDGE_SMOOTH_NOISE_SCALAR_GR_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_EDGE_SMOOTH_NOISE_SCALAR_GR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_EDGE_SMOOTH_NOISE_SCALAR_R_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_EDGE_SMOOTH_NOISE_SCALAR_R_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_41_CFG 0x350c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_EDGE_SMOOTH_NOISE_SCALAR_GB_MASK 0xfff
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_EDGE_SMOOTH_NOISE_SCALAR_GB_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_EDGE_SMOOTH_NOISE_SCALAR_B_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_EDGE_SMOOTH_NOISE_SCALAR_B_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_ABF_ABF_42_CFG 0x3510  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_BLS_THRESH_GR_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_BLS_THRESH_GR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_BLS_THRESH_R_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_BLS_THRESH_R_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_ABF_ABF_43_CFG 0x3514  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_BLS_THRESH_GB_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_BLS_THRESH_GB_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_BLS_THRESH_B_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_BLS_THRESH_B_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_ABF_ABF_44_CFG 0x3518  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_44_CFG_BLS_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_ABF_ABF_44_CFG_BLS_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_44_CFG_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_ABF_ABF_44_CFG_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_ABF_ABF_45_CFG 0x351c  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_ABF_45_CFG_BLS_SCALE_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_ABF_ABF_45_CFG_BLS_SCALE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_ABF_45_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_ABF_ABF_45_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL 0x35f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_ABF_SPARE 0x35fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_ABF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_ABF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_ABF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_ABF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LSC_HW_VERSION 0x3600  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_LSC_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_LSC_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_LSC_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_LSC_HW_STATUS 0x3604  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LSC_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LSC_DMI_CFG 0x3608  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_ADDR_MASK 0xff
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_UNUSED0_MASK 0xfff00
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_LSC_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG 0x360c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA 0x3610  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_1 0x3614  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_2 0x3618  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_3 0x361c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_4 0x3620  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_5 0x3624  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_6 0x3628  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_7 0x362c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_8 0x3630  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_9 0x3634  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_10 0x3638  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_11 0x363c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_12 0x3640  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_13 0x3644  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_14 0x3648  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_DATA_15 0x364c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_LSC_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_LSC_DMI_CMD 0x3650  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_LSC_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_LSC_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_LSC_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_LSC_DMI_STATUS 0x3654  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LSC_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG 0x3658  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG 0x365c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_LSC_MODULE_CFG 0x3660  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_ALSC_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_ALSC_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_CROP_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_CROP_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED0_MASK 0xff8
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_NUM_SUBBLOCKS_MASK 0x3000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_NUM_SUBBLOCKS_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED1_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_BLOCK_X_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_BLOCK_X_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_BLOCK_Y_MASK 0xf00000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_BLOCK_Y_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_SUBBLOCK_X_MASK 0x7000000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_SUBBLOCK_X_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED2_MASK 0x8000000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED2_SHIFT 0x1b
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_SUBBLOCK_Y_MASK 0x70000000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_INIT_SUBBLOCK_Y_SHIFT 0x1c
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED3_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_LSC_MODULE_CFG_UNUSED3_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_LSC_LSC_0_CFG 0x3668  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG_NUM_BLOCKS_X_MASK 0xf
#define IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG_NUM_BLOCKS_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG_NUM_BLOCKS_Y_MASK 0xf0
#define IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG_NUM_BLOCKS_Y_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_LSC_LSC_1_CFG 0x366c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_BLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_BLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_BLOCK_HEIGHT_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_BLOCK_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_LSC_LSC_2_CFG 0x3670  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_SUBBLOCK_WIDTH_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_SUBBLOCK_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_UNUSED0_MASK 0x800
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_INV_SUBBLOCK_WIDTH_MASK 0x1ffff000
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_INV_SUBBLOCK_WIDTH_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_LSC_LSC_3_CFG 0x3674  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_SUBBLOCK_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_SUBBLOCK_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_UNUSED0_MASK 0xc00
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_INV_SUBBLOCK_HEIGHT_MASK 0x1ffff000
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_INV_SUBBLOCK_HEIGHT_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_LSC_LSC_4_CFG 0x3678  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_INIT_PIXEL_X_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_INIT_PIXEL_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_INIT_PIXEL_Y_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_INIT_PIXEL_Y_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_LSC_LSC_5_CFG 0x367c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_5_CFG_PIXEL_OFFSET_MASK 0xfff
#define IFE_IFE_0_PP_CLC_LSC_LSC_5_CFG_PIXEL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_5_CFG_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_LSC_LSC_5_CFG_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_LSC_LSC_6_CFG 0x3680  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_6_CFG_INIT_YDELTA_MASK 0xfffff
#define IFE_IFE_0_PP_CLC_LSC_LSC_6_CFG_INIT_YDELTA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_6_CFG_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_LSC_LSC_6_CFG_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_LSC_LSC_7_CFG 0x3684  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_LUMA_WEIGHT_BASE_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_LUMA_WEIGHT_BASE_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_LUMA_WEIGHT_BASE_SCALE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_LUMA_WEIGHT_BASE_SCALE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LSC_LSC_8_CFG 0x3688  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_8_CFG_LUMA_WEIGHT_MIN_MASK 0xff
#define IFE_IFE_0_PP_CLC_LSC_LSC_8_CFG_LUMA_WEIGHT_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_8_CFG_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_LSC_LSC_8_CFG_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_LSC_LSC_9_CFG 0x368c  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_FIRST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_FIRST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_LAST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_LAST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LSC_LSC_10_CFG 0x3690  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_FIRST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_FIRST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_LAST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_LAST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL 0x37f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_LSC_SPARE 0x37fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_LSC_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_LSC_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_LSC_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_LSC_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION 0x3800  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_HW_STATUS 0x3804  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DEMOSAIC_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG 0x3860  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_STRIPE_AUTO_CROP_DIS_MASK 0x2
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_STRIPE_AUTO_CROP_DIS_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_UNUSED0_MASK 0x3fc
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_COSITED_RGB_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_COSITED_RGB_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DIR_G_INTERP_DIS_MASK 0x1000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DIR_G_INTERP_DIS_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DIR_RB_INTERP_DIS_MASK 0x2000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DIR_RB_INTERP_DIS_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DYN_G_CLAMP_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DYN_G_CLAMP_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DYN_RB_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_DYN_RB_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_UNUSED2_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG_UNUSED2_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0 0x3868  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_G_GAIN_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_G_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_B_GAIN_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_B_GAIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_1 0x386c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_1_R_GAIN_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_1_R_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_1_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_1_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0 0x3870  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_G_OFFSET_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_G_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_UNUSED0_MASK 0x8000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_UNUSED0_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_B_OFFSET_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_B_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_1 0x3874  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_1_R_OFFSET_MASK 0x7fff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_1_R_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_1_UNUSED0_MASK 0xffff8000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_1_UNUSED0_SHIFT 0xf

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG 0x3878  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_LAMDA_G_MASK 0xff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_LAMDA_G_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_UNUSED0_MASK 0xff00
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_LAMDA_RB_MASK 0xff0000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_LAMDA_RB_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG 0x387c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_W_K_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_W_K_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_A_K_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_A_K_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL 0x39f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DEMOSAIC_SPARE 0x39fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DEMOSAIC_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DEMOSAIC_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DEMOSAIC_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DEMOSAIC_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION 0x3a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_STATUS 0x3a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_MODULE_CFG 0x3a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0 0x3a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_MATRIX_A1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1 0x3a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_MATRIX_A2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_MATRIX_A2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0 0x3a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_MATRIX_B1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1 0x3a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_MATRIX_B2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_MATRIX_B2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0 0x3a78  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_MATRIX_C1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1 0x3a7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_MATRIX_C2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_MATRIX_C2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0 0x3a80  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K0_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K1_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_OFFSET_K1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1 0x3a84  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_OFFSET_K2_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_OFFSET_K2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG 0x3a88  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_M_PARAM_MASK 0x3
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_M_PARAM_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL 0x3bf8  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_COLOR_CORRECT_SPARE 0x3bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_COLOR_CORRECT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_HW_VERSION 0x3c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_GTM_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_GTM_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_GTM_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_GTM_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_GTM_HW_STATUS 0x3c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_DMI_CFG 0x3c08  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_ADDR_MASK 0x3f
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_UNUSED0_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_GTM_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG 0x3c0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_LUT_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA 0x3c10  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_1 0x3c14  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_2 0x3c18  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_3 0x3c1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_4 0x3c20  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_5 0x3c24  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_6 0x3c28  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_7 0x3c2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_8 0x3c30  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_9 0x3c34  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_10 0x3c38  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_11 0x3c3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_12 0x3c40  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_13 0x3c44  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_14 0x3c48  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_DATA_15 0x3c4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GTM_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GTM_DMI_CMD 0x3c50  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_GTM_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_GTM_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_GTM_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_GTM_DMI_STATUS 0x3c54  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG 0x3c58  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG 0x3c5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_MODULE_CFG 0x3c60  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL 0x3df8  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x3f0
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_UNUSED1_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL_UNUSED1_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_GTM_SPARE 0x3dfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_GTM_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_GTM_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GTM_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GTM_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GLUT_HW_VERSION 0x3e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_GLUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_GLUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_GLUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_GLUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_GLUT_HW_STATUS 0x3e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GLUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_CFG 0x3e08  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_ADDR_MASK 0x3f
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_UNUSED0_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG 0x3e0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA 0x3e10  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_1 0x3e14  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_2 0x3e18  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_3 0x3e1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_4 0x3e20  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_5 0x3e24  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_6 0x3e28  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_7 0x3e2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_8 0x3e30  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_9 0x3e34  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_10 0x3e38  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_11 0x3e3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_12 0x3e40  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_13 0x3e44  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_14 0x3e48  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_DATA_15 0x3e4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_CMD 0x3e50  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_GLUT_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_STATUS 0x3e54  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GLUT_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG 0x3e58  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG 0x3e5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GLUT_MODULE_CFG 0x3e60  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GLUT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL 0x3ff8  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_GLUT_SPARE 0x3ffc  /*register offset*/
#define IFE_IFE_0_PP_CLC_GLUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_GLUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_GLUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_GLUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION 0x4000  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_HW_STATUS 0x4004  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_MODULE_CFG 0x4060  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0 0x4068  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M00_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M00_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M01_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_MATRIX_M01_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1 0x406c  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_MATRIX_M02_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_MATRIX_M02_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG 0x4070  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_S0_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_S0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_O0_MASK 0x7ff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_OFFSET_O0_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG 0x4074  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0 0x4078  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M10_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M10_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M11_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_MATRIX_M11_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1 0x407c  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_MATRIX_M12_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_MATRIX_M12_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG 0x4080  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_S1_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_S1_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_O1_MASK 0x7ff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_OFFSET_O1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG 0x4084  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0 0x4088  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M20_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M20_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M21_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_MATRIX_M21_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1 0x408c  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_MATRIX_M22_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_MATRIX_M22_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG 0x4090  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_S2_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_S2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_O2_MASK 0x7ff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_OFFSET_O2_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG 0x4094  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_COLOR_XFORM_SPARE 0x41fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_COLOR_XFORM_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION 0x4200  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_STATUS 0x4204  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG 0x4260  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG 0x4268  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG 0x426c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG 0x4270  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG 0x4274  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG 0x4278  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG 0x427c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG 0x4280  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG 0x4284  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_TEST_BUS_CTRL 0x4288  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_SPARE 0x43fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION 0x4400  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS 0x4404  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG 0x4460  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CROP_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG 0x4464  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED3_MASK 0x20000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED3_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED4_MASK 0x100000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED4_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_MASK 0x200000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_MASK 0x400000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED5_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG_UNUSED5_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG 0x4468  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG 0x446c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG 0x4470  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG 0x4474  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG 0x4478  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG 0x447c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG 0x4480  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL 0x45f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_SPARE 0x45fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION 0x4600  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_STATUS 0x4604  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG 0x4660  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CROP_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG 0x4664  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED3_MASK 0x20000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED3_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED4_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG_UNUSED4_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG 0x4668  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG 0x466c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_PHASE_CFG 0x4670  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG 0x4674  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_PHASE_CFG 0x4678  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG 0x467c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG 0x4680  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL 0x47f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_SPARE 0x47fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION 0x4800  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS 0x4804  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG 0x4860  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG 0x4868  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG 0x486c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG 0x4870  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG 0x4874  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG 0x4878  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG 0x487c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG 0x4880  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG 0x4884  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL 0x4888  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_SPARE 0x49fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION 0x4a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_STATUS 0x4a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG 0x4a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG 0x4a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG 0x4a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG 0x4a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG 0x4a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG 0x4a78  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG 0x4a7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG 0x4a80  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG 0x4a84  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL 0x4a88  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_SPARE 0x4bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION 0x4c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS 0x4c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG 0x4c60  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CROP_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG 0x4c64  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED3_MASK 0x20000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED3_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED4_MASK 0x100000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED4_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_MASK 0x200000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_MASK 0x400000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED5_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG_UNUSED5_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG 0x4c68  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG 0x4c6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG 0x4c70  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG 0x4c74  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG 0x4c78  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG 0x4c7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG 0x4c80  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL 0x4df8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_SPARE 0x4dfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION 0x4e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS 0x4e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG 0x4e60  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CROP_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG 0x4e64  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED3_MASK 0x20000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED3_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED4_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG_UNUSED4_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG 0x4e68  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG 0x4e6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_PHASE_CFG 0x4e70  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG 0x4e74  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_PHASE_CFG 0x4e78  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG 0x4e7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG 0x4e80  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL 0x4ff8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_SPARE 0x4ffc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION 0x5000  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS 0x5004  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG 0x5060  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG 0x5068  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG 0x506c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG 0x5070  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG 0x5074  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG 0x5078  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG 0x507c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG 0x5080  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG 0x5084  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL 0x5088  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_SPARE 0x51fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION 0x5200  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS 0x5204  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG 0x5260  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG 0x5268  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG 0x526c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG 0x5270  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG 0x5274  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG 0x5278  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG 0x527c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG 0x5280  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG 0x5284  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL 0x5288  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_SPARE 0x53fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION 0x5400  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS 0x5404  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG 0x5408  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CROP_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_SCALE_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF 0x540c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL 0x54e0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE 0x54e4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG 0x5504  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG 0x5508  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION 0x5600  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS 0x5604  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG 0x5608  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CROP_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_SCALE_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL 0x56e0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE 0x56e4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG 0x5704  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG 0x5708  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION 0x5800  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS 0x5804  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG 0x5860  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG 0x5868  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG 0x586c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG 0x5870  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG 0x5874  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG 0x5878  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG 0x587c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG 0x5880  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG 0x5884  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL 0x5888  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE 0x59fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION 0x5a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS 0x5a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG 0x5a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG 0x5a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG 0x5a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG 0x5a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG 0x5a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG 0x5a78  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG 0x5a7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG 0x5a80  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG 0x5a84  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL 0x5a88  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE 0x5bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION 0x5c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS 0x5c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG 0x5c08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_SCALE_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF 0x5c0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL 0x5ce0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE 0x5ce4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG 0x5d04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG 0x5d08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION 0x5e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS 0x5e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG 0x5e08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_SCALE_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL 0x5ee0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE 0x5ee4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG 0x5f04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG 0x5f08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION 0x6000  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS 0x6004  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG 0x6060  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG 0x6068  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG 0x606c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG 0x6070  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG 0x6074  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG 0x6078  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG 0x607c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG 0x6080  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG 0x6084  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL 0x6088  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE 0x61fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION 0x6200  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS 0x6204  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG 0x6260  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG 0x6268  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG 0x626c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG 0x6270  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG 0x6274  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG 0x6278  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG 0x627c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG 0x6280  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG 0x6284  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL 0x6288  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE 0x63fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION 0x6400  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS 0x6404  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG 0x6460  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CROP_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG 0x6464  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED3_MASK 0x20000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED3_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED4_MASK 0x100000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED4_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_MASK 0x200000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_PIXEL_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_MASK 0x400000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_DROP_FIRST_OUTPUT_LINE_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED5_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG_UNUSED5_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG 0x6468  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG 0x646c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG 0x6470  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG 0x6474  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG 0x6478  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG 0x647c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG 0x6480  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL 0x65f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_SPARE 0x65fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION 0x6600  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_STATUS 0x6604  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG 0x6660  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CROP_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CROP_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG 0x6664  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED0_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_SCALE_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_SCALE_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_MASK 0x3000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_ROUNDING_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED2_MASK 0x4000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_MASK 0x18000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_ROUNDING_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED3_MASK 0x20000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED3_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_MASK 0x40000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_HORIZONTAL_TERMINATION_EN_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_VERTICAL_TERMINATION_EN_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED4_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG_UNUSED4_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG 0x6668  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_INPUT_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG 0x666c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG_PHASE_STEP_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG_H_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_PHASE_CFG 0x6670  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_PHASE_INIT_H_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG 0x6674  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG_PHASE_STEP_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG_UNUSED0_MASK 0x20000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG_UNUSED0_SHIFT 0x1d
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG_V_INTERP_RESO_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_PHASE_CFG 0x6678  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_MASK 0x1fffffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_PHASE_INIT_V_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_PHASE_CFG_UNUSED0_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG 0x667c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG 0x6680  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL 0x67f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_SPARE 0x67fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION 0x6800  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS 0x6804  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG 0x6860  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG 0x6868  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG 0x686c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG 0x6870  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG 0x6874  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG 0x6878  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG 0x687c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG 0x6880  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG 0x6884  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL 0x6888  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_SPARE 0x69fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION 0x6a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_STATUS 0x6a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG 0x6a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG 0x6a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG 0x6a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG 0x6a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG 0x6a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG 0x6a78  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG 0x6a7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG 0x6a80  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG 0x6a84  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL 0x6a88  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_SPARE 0x6bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION 0x6c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_STATUS 0x6c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_STATUS_CCIF_IN_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_STATUS_CCIF_IN_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG 0x6c08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_ADDR_MASK 0x7f
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_UNUSED0_MASK 0xfff80
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG 0x6c0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_LUT_SEL_MASK 0xf
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA 0x6c10  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_1 0x6c14  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_2 0x6c18  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_3 0x6c1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_4 0x6c20  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_5 0x6c24  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_6 0x6c28  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_7 0x6c2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_8 0x6c30  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_9 0x6c34  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_10 0x6c38  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_11 0x6c3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_12 0x6c40  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_13 0x6c44  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_14 0x6c48  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_15 0x6c4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD 0x6c50  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_STATUS 0x6c54  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG 0x6c58  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG 0x6c5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_CFG 0x6c60  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE 0x6c64  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE_MODE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE_MODE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE_PADDING_WEIGHTS_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE_PADDING_WEIGHTS_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_X 0x6c68  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_X_START_LOCATION_X_MASK 0x7fffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_X_START_LOCATION_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_X_UNUSED0_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_X_UNUSED0_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_Y 0x6c6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_Y_START_LOCATION_Y_MASK 0x7fffffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_Y_START_LOCATION_Y_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_Y_UNUSED0_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_Y_UNUSED0_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_X 0x6c70  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_X_SCALE_RATIO_X_MASK 0xfffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_X_SCALE_RATIO_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_X_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_X_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_Y 0x6c74  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_Y_SCALE_RATIO_Y_MASK 0xfffff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_Y_SCALE_RATIO_Y_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_Y_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_Y_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE 0x6c78  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_OUT_WIDTH_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_OUT_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_OUT_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_OUT_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE 0x6c7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_IN_WIDTH_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_IN_HEIGHT_MASK 0x7fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_IN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_UNUSED1_MASK 0x80000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE_UNUSED1_SHIFT 0x1f

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0 0x6c80  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1 0x6c84  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2 0x6c88  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3 0x6c8c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4 0x6c90  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5 0x6c94  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6 0x6c98  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7 0x6c9c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8 0x6ca0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9 0x6ca4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10 0x6ca8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11 0x6cac  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12 0x6cb0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13 0x6cb4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14 0x6cb8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15 0x6cbc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16 0x6cc0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17 0x6cc4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18 0x6cc8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19 0x6ccc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20 0x6cd0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21 0x6cd4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22 0x6cd8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23 0x6cdc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_PADDING_WEIGHTS_BOT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_PADDING_WEIGHTS_BOT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_PADDING_WEIGHTS_TOP_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_PADDING_WEIGHTS_TOP_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0 0x6d00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1 0x6d04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2 0x6d08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3 0x6d0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4 0x6d10  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5 0x6d14  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6 0x6d18  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7 0x6d1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8 0x6d20  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9 0x6d24  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10 0x6d28  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11 0x6d2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12 0x6d30  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13 0x6d34  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14 0x6d38  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15 0x6d3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16 0x6d40  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17 0x6d44  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18 0x6d48  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19 0x6d4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20 0x6d50  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21 0x6d54  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22 0x6d58  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23 0x6d5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_PADDING_WEIGHTS_RIGHT_LUMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_PADDING_WEIGHTS_RIGHT_LUMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_PADDING_WEIGHTS_LEFT_LUMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_PADDING_WEIGHTS_LEFT_LUMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL 0x6df8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SPARE 0x6dfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION 0x6e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_STATUS 0x6e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_STATUS_CCIF_IN_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_STATUS_CCIF_IN_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG 0x6e08  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_ADDR_MASK 0x3f
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_UNUSED0_MASK 0xfffc0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG 0x6e0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_LUT_SEL_MASK 0xf
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA 0x6e10  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_1 0x6e14  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_2 0x6e18  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_3 0x6e1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_4 0x6e20  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_5 0x6e24  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_6 0x6e28  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_7 0x6e2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_8 0x6e30  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_9 0x6e34  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_10 0x6e38  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_11 0x6e3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_12 0x6e40  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_13 0x6e44  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_14 0x6e48  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_15 0x6e4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD 0x6e50  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_STATUS 0x6e54  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG 0x6e58  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG 0x6e5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_CFG 0x6e60  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE 0x6e64  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE_MODE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE_MODE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE_PADDING_WEIGHTS_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE_PADDING_WEIGHTS_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_X 0x6e68  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_X_START_LOCATION_X_MASK 0x3fffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_X_START_LOCATION_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_X_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_X_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_Y 0x6e6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_Y_START_LOCATION_Y_MASK 0x3fffffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_Y_START_LOCATION_Y_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_Y_UNUSED0_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_Y_UNUSED0_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_X 0x6e70  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_X_SCALE_RATIO_X_MASK 0xfffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_X_SCALE_RATIO_X_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_X_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_X_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_Y 0x6e74  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_Y_SCALE_RATIO_Y_MASK 0xfffff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_Y_SCALE_RATIO_Y_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_Y_UNUSED0_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_Y_UNUSED0_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE 0x6e78  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_OUT_WIDTH_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_OUT_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_OUT_HEIGHT_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_OUT_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE 0x6e7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_IN_WIDTH_MASK 0xfff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_IN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_IN_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_IN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0 0x6e80  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1 0x6e84  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2 0x6e88  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3 0x6e8c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4 0x6e90  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5 0x6e94  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6 0x6e98  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7 0x6ec0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_PADDING_WEIGHTS_BOT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_PADDING_WEIGHTS_BOT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_PADDING_WEIGHTS_TOP_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_PADDING_WEIGHTS_TOP_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0 0x6ec4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1 0x6ec8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2 0x6ecc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3 0x6ed0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4 0x6ed4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5 0x6ed8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6 0x6edc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7 0x6ee0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_PADDING_WEIGHTS_RIGHT_CHROMA_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_PADDING_WEIGHTS_RIGHT_CHROMA_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_PADDING_WEIGHTS_LEFT_CHROMA_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_PADDING_WEIGHTS_LEFT_CHROMA_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL 0x6ff8  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SPARE 0x6ffc  /*register offset*/
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION 0x7000  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_STATUS 0x7004  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG 0x7060  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG 0x7068  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG 0x706c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG 0x7070  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG 0x7074  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG 0x7078  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG 0x707c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG 0x7080  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG 0x7084  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_TEST_BUS_CTRL 0x7088  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_SPARE 0x71fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION 0x7200  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_STATUS 0x7204  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG 0x7260  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG 0x7268  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG 0x726c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG 0x7270  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG 0x7274  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG 0x7278  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG 0x727c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG 0x7280  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG 0x7284  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_TEST_BUS_CTRL 0x7288  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_SPARE 0x73fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION 0x7400  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS 0x7404  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG 0x7408  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_SCALE_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF 0x740c  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_COEFF_07_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_COEFF_07_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_UNUSED0_MASK 0x200
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_COEFF_16_MASK 0x7fc00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_COEFF_16_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_UNUSED1_MASK 0x80000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_UNUSED1_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_COEFF_25_MASK 0x1ff00000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_COEFF_25_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_UNUSED2_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF_UNUSED2_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL 0x74e0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE 0x74e4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG 0x7504  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG 0x7508  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION 0x7600  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS 0x7604  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG 0x7608  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_SCALE_EN_MASK 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_SCALE_EN_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0xf8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_MASK 0x1f00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_FLUSH_PACE_CNT_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL 0x76e0  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE 0x76e4  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG 0x7704  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG 0x7708  /*register offset*/
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION 0x7800  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS 0x7804  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG 0x7860  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG 0x7868  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG 0x786c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG 0x7870  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG 0x7874  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG 0x7878  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG 0x787c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG 0x7880  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG 0x7884  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL 0x7888  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE 0x79fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION 0x7a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS 0x7a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG 0x7a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CROP_RND_CLAMP_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED0_MASK 0x1fe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CROP_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CROP_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_MASK 0x400
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH0_ROUND_EN_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_MASK 0x800
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH0_CLAMP_EN_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_MASK 0x1000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH1_ROUND_EN_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH1_CLAMP_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_MASK 0x4000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH2_ROUND_EN_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_MASK 0x8000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_CH2_CLAMP_EN_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG 0x7a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG 0x7a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG 0x7a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_CH0_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG 0x7a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_CH0_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG 0x7a78  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_CH1_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG 0x7a7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_CH1_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG 0x7a80  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_CH2_CLAMP_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG 0x7a84  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_INTERLEAVED_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_MASK 0x6
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUNDING_PATTERN_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_MASK 0x38
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_CH2_ROUND_OFF_BITS_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL 0x7a88  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_TEST_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_TEST_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE 0x7bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BLS_HW_VERSION 0x7c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_BLS_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_BLS_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BLS_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_BLS_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_BLS_HW_STATUS 0x7c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_BLS_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BLS_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BLS_MODULE_CFG 0x7c60  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_BLS_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_MODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BLS_MODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_0 0x7c68  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_0_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_0_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_0_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_0_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_1 0x7c6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_1_SCALE_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_1_SCALE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_1_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_1_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0 0x7c70  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_GR_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_GR_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_GB_THRESHOLD_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_GB_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1 0x7c74  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_R_THRESHOLD_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_R_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_B_THRESHOLD_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_B_THRESHOLD_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL 0x7df8  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_BLS_SPARE 0x7dfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_BLS_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_BLS_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_BLS_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_BLS_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION 0x7e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS 0x7e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_OVERWRITE_MASK 0x4
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_OVERWRITE_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG 0x7e60  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_SAT_STATS_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_SAT_STATS_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_QUAD_SYNC_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_QUAD_SYNC_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_SHIFT_BITS_MASK 0x1c00
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_SHIFT_BITS_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_RGN_SAMPLE_PATTERN_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG_RGN_SAMPLE_PATTERN_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG 0x7e68  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_Y_STATS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_Y_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_G_SEL_MASK 0x6
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_G_SEL_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_COEF_A0_MASK 0xff0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_COEF_A0_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_COEF_A1_MASK 0x1fe000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_COEF_A1_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED2_MASK 0x200000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_COEF_A2_MASK 0x3fc00000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_COEF_A2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0 0x7e6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_RGN_H_NUM_MASK 0xff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_RGN_H_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_1 0x7e70  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_1_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_1_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_1_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_1_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0 0x7e74  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_RGN_V_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_RGN_V_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_RGN_V_NUM_MASK 0x7f0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_1 0x7e78  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_1_RGN_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_1_RGN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_1_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_1_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG 0x7e7c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_FIRST_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_FIRST_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_LAST_RGN_WIDTH_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_LAST_RGN_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0 0x7e80  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_R_MAX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_R_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_GR_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_GR_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1 0x7e84  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_B_MAX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_B_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_GB_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_GB_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0 0x7e88  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_R_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_R_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_GR_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_GR_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1 0x7e8c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_B_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_B_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_GB_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_GB_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL 0x7ff8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_SPARE 0x7ffc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION 0x8000  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS 0x8004  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS_OVERWRITE_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS_OVERWRITE_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG 0x8008  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_ADDR_MASK 0xff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_UNUSED0_MASK 0xfff00
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG 0x800c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA 0x8010  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_1 0x8014  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_2 0x8018  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_3 0x801c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_4 0x8020  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_5 0x8024  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_6 0x8028  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_7 0x802c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_8 0x8030  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_9 0x8034  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_10 0x8038  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_11 0x803c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_12 0x8040  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_13 0x8044  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_14 0x8048  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_15 0x804c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD 0x8050  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_STATUS 0x8054  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG 0x8058  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG 0x805c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG 0x8060  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_HDR_BHIST_CHAN_SEL_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_HDR_BHIST_CHAN_SEL_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_HDR_BHIST_FIELD_SEL_MASK 0x600
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_HDR_BHIST_FIELD_SEL_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_ZHDR_FIRST_RB_EXP_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_ZHDR_FIRST_RB_EXP_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_HDR_BHIST_HDR_SEL_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_HDR_BHIST_HDR_SEL_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_UNUSED2_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG_UNUSED2_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG 0x8068  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG 0x806c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_H_NUM_MASK 0xfff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS 0x8070  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_G_MASK 0x7
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_G_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_B_MASK 0x70
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_B_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED1_MASK 0x80
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_R_MASK 0x700
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_R_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED2_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED2_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_PIXEL_MATCHED_G_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_PIXEL_MATCHED_G_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_PIXEL_MATCHED_B_MASK 0x2000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_PIXEL_MATCHED_B_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_PIXEL_MATCHED_R_MASK 0x4000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_PIXEL_MATCHED_R_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED3_MASK 0x8000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED3_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_FLUSH_STATE_MASK 0x30000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_CURR_IHIST_FLUSH_STATE_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_END_OF_FLUSH_READ_MASK 0x40000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_END_OF_FLUSH_READ_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_END_OF_FLUSH_WRITE_MASK 0x80000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_END_OF_FLUSH_WRITE_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED4_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS_UNUSED4_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL 0x81f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BHIST_SPARE 0x81fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION 0x8200  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS 0x8204  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_OVERWRITE_MASK 0x4
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_OVERWRITE_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG 0x8260  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_SAT_STATS_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_SAT_STATS_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_UNUSED1_MASK 0x200
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_SHIFT_BITS_MASK 0x1c00
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_SHIFT_BITS_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_UNUSED2_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_RGN_SAMPLE_PATTERN_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG_RGN_SAMPLE_PATTERN_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1 0x8264  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_FIELD_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_FIELD_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_UNUSED0_MASK 0xfc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_HDR_SEL_MASK 0x700
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_HDR_SEL_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_ZHDR_FIRST_RB_EXP_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_ZHDR_FIRST_RB_EXP_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_UNUSED2_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1_UNUSED2_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG 0x8268  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_Y_STATS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_Y_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_G_SEL_MASK 0x6
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_G_SEL_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_COEF_A0_MASK 0xff0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_COEF_A0_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_COEF_A1_MASK 0x1fe000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_COEF_A1_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED2_MASK 0x200000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_COEF_A2_MASK 0x3fc00000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_COEF_A2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0 0x826c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_RGN_H_NUM_MASK 0xff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_RGN_H_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_1 0x8270  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_1_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_1_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_1_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_1_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0 0x8274  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_RGN_V_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_RGN_V_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_RGN_V_NUM_MASK 0x7f0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_1 0x8278  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_1_RGN_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_1_RGN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_1_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_1_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0 0x827c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_R_MAX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_R_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_GR_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_GR_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1 0x8280  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_B_MAX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_B_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_GB_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_GB_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0 0x8284  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_R_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_R_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_GR_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_GR_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1 0x8288  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_B_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_B_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_GB_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_GB_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_DEBUG_STATUS 0x83f4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_DEBUG_STATUS_STATUS_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_DEBUG_STATUS_STATUS_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL 0x83f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_HDR_BE_SPARE 0x83fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_HDR_BE_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION 0x8400  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS 0x8404  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_OVERWRITE_MASK 0x4
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_OVERWRITE_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG 0x8460  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_SAT_STATS_EN_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_SAT_STATS_EN_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_QUAD_SYNC_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_QUAD_SYNC_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_SHIFT_BITS_MASK 0x1c00
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_SHIFT_BITS_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_RGN_SAMPLE_PATTERN_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG_RGN_SAMPLE_PATTERN_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG 0x8468  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_Y_STATS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_Y_STATS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_G_SEL_MASK 0x6
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_G_SEL_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_COEF_A0_MASK 0xff0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_COEF_A0_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED1_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_COEF_A1_MASK 0x1fe000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_COEF_A1_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED2_MASK 0x200000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_COEF_A2_MASK 0x3fc00000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_COEF_A2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0 0x846c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_RGN_H_NUM_MASK 0xff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_RGN_H_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_UNUSED1_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0_UNUSED1_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_1 0x8470  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_1_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_1_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_1_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_1_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0 0x8474  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_RGN_V_OFFSET_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_RGN_V_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_RGN_V_NUM_MASK 0x7f0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_1 0x8478  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_1_RGN_HEIGHT_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_1_RGN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_1_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_1_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG 0x847c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_FIRST_RGN_WIDTH_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_FIRST_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_UNUSED0_MASK 0xfe00
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_LAST_RGN_WIDTH_MASK 0x1ff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_LAST_RGN_WIDTH_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_UNUSED1_MASK 0xfe000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG_UNUSED1_SHIFT 0x19

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0 0x8480  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_R_MAX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_R_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_GR_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_GR_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1 0x8484  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_B_MAX_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_B_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_GB_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_GB_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0 0x8488  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_R_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_R_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_GR_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_GR_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1 0x848c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_B_MIN_MASK 0x3fff
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_B_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_GB_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_GB_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL 0x85f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_AWB_BG_SPARE 0x85fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_AWB_BG_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION 0x8600  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS 0x8604  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS_OVERWRITE_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS_OVERWRITE_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG 0x8608  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_ADDR_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_UNUSED0_MASK 0xffc00
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG 0x860c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_LUT_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA 0x8610  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_1 0x8614  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_2 0x8618  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_3 0x861c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_4 0x8620  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_5 0x8624  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_6 0x8628  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_7 0x862c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_8 0x8630  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_9 0x8634  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_10 0x8638  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_11 0x863c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_12 0x8640  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_13 0x8644  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_14 0x8648  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_15 0x864c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD 0x8650  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_STATUS 0x8654  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG 0x8658  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG 0x865c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG 0x8660  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_BHIST_BIN_UNIFORMITY_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_BHIST_BIN_UNIFORMITY_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_UNUSED1_MASK 0x200
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_BHIST_CHAN_SEL_MASK 0x1c00
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_BHIST_CHAN_SEL_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_UNUSED2_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG_UNUSED2_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG 0x8668  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG 0x866c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_RGN_H_NUM_MASK 0xfff
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS 0x8670  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_MASK 0x7
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_PIXEL_MATCHED_MASK 0x10
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_PIXEL_MATCHED_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_CURR_IHIST_FLUSH_STATE_MASK 0x60
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_CURR_IHIST_FLUSH_STATE_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_UNUSED1_MASK 0x80
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_END_OF_FLUSH_READ_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_END_OF_FLUSH_READ_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_END_OF_FLUSH_WRITE_MASK 0x200
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_END_OF_FLUSH_WRITE_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_UNUSED2_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS_UNUSED2_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL 0x87f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_BHIST_SPARE 0x87fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BHIST_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BHIST_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BHIST_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BHIST_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION 0x8800  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS 0x8804  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_OVERWRITE_MASK 0x4
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_OVERWRITE_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG 0x8808  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_ADDR_MASK 0x1ff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_UNUSED0_MASK 0xffe00
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_UNUSED0_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG 0x880c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_LUT_SEL_MASK 0x3
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA 0x8810  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_1 0x8814  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_2 0x8818  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_3 0x881c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_4 0x8820  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_5 0x8824  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_6 0x8828  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_7 0x882c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_8 0x8830  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_9 0x8834  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_10 0x8838  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_11 0x883c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_12 0x8840  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_13 0x8844  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_14 0x8848  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_15 0x884c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD 0x8850  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_STATUS 0x8854  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG 0x8858  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG 0x885c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG 0x8860  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_G_SEL_MASK 0x100
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_G_SEL_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_GAMMA_LUT_EN_MASK 0x200
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_GAMMA_LUT_EN_SHIFT 0x9
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED1_MASK 0xc00
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED1_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_CH_SEL_MASK 0x1000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_CH_SEL_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_SCALE_EN_MASK 0x2000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_SCALE_EN_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED2_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED2_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_H_1_FIR_EN_MASK 0x10000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_H_1_FIR_EN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_H_1_IIR_EN_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_H_1_IIR_EN_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED3_MASK 0x1c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED3_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_V_IIR_EN_MASK 0x200000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_V_IIR_EN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED4_MASK 0xc00000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED4_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_BAYER_PATTERN_MASK 0x3000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_BAYER_PATTERN_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED5_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG_UNUSED5_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0 0x8864  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_A0_MASK 0xfff
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_A0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_A1_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_A1_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_1 0x8868  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_1_A2_MASK 0xfff
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_1_A2_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_1_UNUSED0_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_1_UNUSED0_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0 0x886c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A0_MASK 0x3f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED0_MASK 0xc0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A1_MASK 0x3f00
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A1_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED1_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A2_MASK 0x3f0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A2_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A3_MASK 0x3f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_A3_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1 0x8870  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A4_MASK 0x3f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A4_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED0_MASK 0xc0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A5_MASK 0x3f00
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A5_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED1_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A6_MASK 0x3f0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A6_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A7_MASK 0x3f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_A7_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2 0x8874  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A8_MASK 0x3f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A8_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED0_MASK 0xc0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A9_MASK 0x3f00
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A9_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED1_MASK 0xc000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A10_MASK 0x3f0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A10_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED2_MASK 0xc00000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED2_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A11_MASK 0x3f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_A11_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED3_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2_UNUSED3_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_3 0x8878  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_3_A12_MASK 0x3f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_3_A12_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_3_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_3_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_0 0x887c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_0_B10_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_0_B10_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_0_B11_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_0_B11_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_1 0x8880  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_1_B12_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_1_B12_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_1_B22_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_1_B22_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_2 0x8884  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_2_A11_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_2_A11_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_2_A12_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_2_A12_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_3 0x8888  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_3_B20_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_3_B20_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_3_B21_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_3_B21_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_4 0x888c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_4_A21_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_4_A21_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_4_A22_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_4_A22_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_0 0x8890  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_0_B10_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_0_B10_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_0_B11_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_0_B11_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_1 0x8894  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_1_B12_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_1_B12_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_2 0x8898  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_2_A11_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_2_A11_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_2_A12_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_2_A12_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_3 0x889c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_3_B20_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_3_B20_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_3_B21_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_3_B21_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_4 0x88a0  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_4_B22_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_4_B22_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_4_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_4_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_5 0x88a4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_5_A21_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_5_A21_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_5_A22_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_5_A22_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG 0x88a8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_H_1_MASK 0xf
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_H_1_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_V_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_V_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_H_1_SUM_MASK 0x700
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_H_1_SUM_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_UNUSED0_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_V_SUM_MASK 0x7000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_V_SUM_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_UNUSED1_MASK 0xffff8000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG_UNUSED1_SHIFT 0xf

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_TH_CFG 0x88ac  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_TH_CFG_THRESHOLD_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_TH_CFG_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_TH_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_TH_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0 0x88b0  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_0_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_1_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_1_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_2_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_2_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_3_MASK 0x7c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_3_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED3_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_4_MASK 0x1f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_IND_4_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1 0x88b4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_5_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_5_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_6_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_6_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_7_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_7_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_8_MASK 0x7c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_8_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED3_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_9_MASK 0x1f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_IND_9_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2 0x88b8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_10_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_10_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_11_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_11_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_12_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_12_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_13_MASK 0x7c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_13_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED3_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_14_MASK 0x1f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_IND_14_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3 0x88bc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_IND_15_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_IND_15_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_IND_16_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_IND_16_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_TH_CFG 0x88c0  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_TH_CFG_THRESHOLD_MASK 0x1ffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_TH_CFG_THRESHOLD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_TH_CFG_UNUSED0_MASK 0xfffe0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_TH_CFG_UNUSED0_SHIFT 0x11

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0 0x88c4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_0_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_0_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_1_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_1_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_2_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_2_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_3_MASK 0x7c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_3_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED3_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_4_MASK 0x1f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_IND_4_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1 0x88c8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_5_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_5_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_6_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_6_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_7_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_7_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_8_MASK 0x7c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_8_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED3_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_9_MASK 0x1f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_IND_9_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2 0x88cc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_10_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_10_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_11_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_11_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED1_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED1_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_12_MASK 0x1f000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_12_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED2_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED2_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_13_MASK 0x7c0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_13_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED3_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED3_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_14_MASK 0x1f000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_IND_14_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3 0x88d0  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_IND_15_MASK 0x1f
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_IND_15_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_UNUSED0_MASK 0x20
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_IND_16_MASK 0x7c0
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_IND_16_SHIFT 0x6
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_UNUSED1_MASK 0xfffff800
#define IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3_UNUSED1_SHIFT 0xb

#define regIFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_0 0x88d4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_0_H_1_GAIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_0_H_1_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_0_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_0_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_1 0x88d8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_1_V_GAIN_MASK 0x3ff
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_1_V_GAIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_1_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_1_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG 0x88dc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_IN_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_IN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_OUT_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_H_OUT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG 0x88e0  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_H_PHASE_MULT_MASK 0x3fffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_H_PHASE_MULT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED0_MASK 0xc00000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED0_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_H_ROUNDING_OPTION_MASK 0x3000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_H_ROUNDING_OPTION_SHIFT 0x18
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED1_MASK 0xc000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED1_SHIFT 0x1a
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_H_INTERP_RESO_MASK 0x30000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_H_INTERP_RESO_SHIFT 0x1c
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED2_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG_UNUSED2_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_0 0x88e4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_0_H_MN_INIT_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_0_H_MN_INIT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_0_UNUSED0_MASK 0xffffe000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_0_UNUSED0_SHIFT 0xd

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_1 0x88e8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_1_H_PHASE_INIT_MASK 0x3fffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_1_UNUSED0_MASK 0xffc00000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_1_UNUSED0_SHIFT 0x16

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG 0x88ec  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_INPUT_WIDTH_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_INPUT_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_H_SKIP_CNT_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_H_SKIP_CNT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN 0x88f0  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_X_MIN_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_X_MIN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_Y_MIN_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_Y_MIN_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX 0x88f4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_X_MAX_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_X_MAX_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_Y_MAX_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_Y_MAX_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_BAF_DEBUG_STATUS 0x89f4  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_DEBUG_STATUS_STATUS_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_BAF_DEBUG_STATUS_STATUS_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL 0x89f8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_BAF_SPARE 0x89fc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_BAF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_BAF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_BAF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_BAF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION 0x8a00  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS 0x8a04  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG 0x8a60  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_SHIFT_BITS_MASK 0xf00
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_SHIFT_BITS_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG 0x8a68  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG 0x8a6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_RGN_H_NUM_MASK 0xf
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_UNUSED0_MASK 0xfff0
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_RGN_V_NUM_MASK 0x3ff0000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG 0x8a70  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0xf0000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_PP_CLC_STATS_RS_DEBUG_STATUS 0x8a74  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_DEBUG_STATUS_DATA_B_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_RS_DEBUG_STATUS_DATA_B_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_DEBUG_STATUS_DATA_A_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_RS_DEBUG_STATUS_DATA_A_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL 0x8bf8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_RS_SPARE 0x8bfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_RS_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_RS_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_RS_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_RS_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION 0x8c00  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS 0x8c04  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_OVERWRITE_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_OVERWRITE_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_OVERFLOW_ERROR_MASK 0x4
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG 0x8c60  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_SHIFT_BITS_MASK 0xf00
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_SHIFT_BITS_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_UNUSED1_MASK 0xfffff000
#define IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG_UNUSED1_SHIFT 0xc

#define regIFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG 0x8c68  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG 0x8c6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_RGN_H_NUM_MASK 0x7ff
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_UNUSED0_MASK 0xf800
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_RGN_V_NUM_MASK 0x30000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG 0x8c70  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_RGN_WIDTH_MASK 0x3
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_UNUSED0_MASK 0xfffc
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_CS_DEBUG_STATUS 0x8c74  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_DEBUG_STATUS_DATA_B_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_CS_DEBUG_STATUS_DATA_B_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_DEBUG_STATUS_DATA_A_MASK 0xffff0000
#define IFE_IFE_0_PP_CLC_STATS_CS_DEBUG_STATUS_DATA_A_SHIFT 0x10

#define regIFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL 0x8df8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_CS_SPARE 0x8dfc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_CS_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_CS_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_CS_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_CS_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION 0x8e00  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS 0x8e04  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS_OVERWRITE_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS_OVERWRITE_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG 0x8e08  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_ADDR_MASK 0xff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_UNUSED0_MASK 0xfff00
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG 0x8e0c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA 0x8e10  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_1 0x8e14  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_2 0x8e18  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_3 0x8e1c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_4 0x8e20  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_5 0x8e24  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_6 0x8e28  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_7 0x8e2c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_8 0x8e30  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_9 0x8e34  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_10 0x8e38  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_11 0x8e3c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_12 0x8e40  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_13 0x8e44  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_14 0x8e48  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_15 0x8e4c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD 0x8e50  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_STATUS 0x8e54  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG 0x8e58  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG 0x8e5c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG 0x8e60  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_IHIST_CHAN_SEL_MASK 0x300
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_IHIST_CHAN_SEL_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_IHIST_SHIFT_BITS_MASK 0x3c00
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_IHIST_SHIFT_BITS_SHIFT 0xa
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_UNUSED1_MASK 0xffffc000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG_UNUSED1_SHIFT 0xe

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG 0x8e68  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0x1fff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG 0x8e6c  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_RGN_H_NUM_MASK 0xfff
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1fff0000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS 0x8e70  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_YCC_MASK 0x7
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_YCC_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED0_MASK 0x8
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_G_MASK 0x70
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_G_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED1_MASK 0x80
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_B_MASK 0x700
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_B_SHIFT 0x8
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED2_MASK 0x800
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED2_SHIFT 0xb
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_R_MASK 0x7000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_STORE_STATE_R_SHIFT 0xc
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED3_MASK 0x8000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED3_SHIFT 0xf
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_YCC_MASK 0x10000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_YCC_SHIFT 0x10
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_G_MASK 0x20000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_G_SHIFT 0x11
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_B_MASK 0x40000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_B_SHIFT 0x12
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_R_MASK 0x80000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_PIXEL_MATCHED_R_SHIFT 0x13
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_FLUSH_STATE_MASK 0x300000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_CURR_IHIST_FLUSH_STATE_SHIFT 0x14
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_END_OF_FLUSH_READ_MASK 0x400000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_END_OF_FLUSH_READ_SHIFT 0x16
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_END_OF_FLUSH_WRITE_MASK 0x800000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_END_OF_FLUSH_WRITE_SHIFT 0x17
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED4_MASK 0xff000000
#define IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS_UNUSED4_SHIFT 0x18

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL 0x8ff8  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PP_CLC_STATS_IHIST_SPARE 0x8ffc  /*register offset*/
#define IFE_IFE_0_PP_CLC_STATS_IHIST_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PP_CLC_STATS_IHIST_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PP_CLC_STATS_IHIST_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PP_CLC_STATS_IHIST_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION 0x9a00  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_RDI0_CLC_CAMIF_HW_STATUS 0x9a04  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_RDI0_CLC_CAMIF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG 0x9a60  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_IFE_0_RDI0_CLC_CAMIF_PERIOD_CFG 0x9a68  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_IFE_0_RDI0_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_RDI0_CLC_CAMIF_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_RDI0_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG 0x9a6c  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_RDI0_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG 0x9a70  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_1 0x9bf0  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0 0x9bf4  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL 0x9bf8  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_RDI0_CLC_CAMIF_SPARE 0x9bfc  /*register offset*/
#define IFE_IFE_0_RDI0_CLC_CAMIF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_RDI0_CLC_CAMIF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_RDI0_CLC_CAMIF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_RDI0_CLC_CAMIF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION 0x9c00  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_RDI1_CLC_CAMIF_HW_STATUS 0x9c04  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_RDI1_CLC_CAMIF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG 0x9c60  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_IFE_0_RDI1_CLC_CAMIF_PERIOD_CFG 0x9c68  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_IFE_0_RDI1_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_RDI1_CLC_CAMIF_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_RDI1_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG 0x9c6c  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_RDI1_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG 0x9c70  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_1 0x9df0  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0 0x9df4  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL 0x9df8  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_RDI1_CLC_CAMIF_SPARE 0x9dfc  /*register offset*/
#define IFE_IFE_0_RDI1_CLC_CAMIF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_RDI1_CLC_CAMIF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_RDI1_CLC_CAMIF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_RDI1_CLC_CAMIF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION 0x9e00  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_RDI2_CLC_CAMIF_HW_STATUS 0x9e04  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_RDI2_CLC_CAMIF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG 0x9e60  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_IFE_0_RDI2_CLC_CAMIF_PERIOD_CFG 0x9e68  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f
#define IFE_IFE_0_RDI2_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_PERIOD_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_RDI2_CLC_CAMIF_PERIOD_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_RDI2_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG 0x9e6c  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_RDI2_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG 0x9e70  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_1 0x9ff0  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0 0x9ff4  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL 0x9ff8  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_RDI2_CLC_CAMIF_SPARE 0x9ffc  /*register offset*/
#define IFE_IFE_0_RDI2_CLC_CAMIF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_RDI2_CLC_CAMIF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_RDI2_CLC_CAMIF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_RDI2_CLC_CAMIF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION 0xa000  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_LCR_CLC_CAMIF_HW_STATUS 0xa004  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_LCR_CLC_CAMIF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG 0xa060  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG 0xa068  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG_UNUSED0_MASK 0xffff
#define IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f0000
#define IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x10
#define IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG_UNUSED1_MASK 0xffe00000
#define IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG_UNUSED1_SHIFT 0x15

#define regIFE_IFE_0_LCR_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG 0xa06c  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_LCR_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG 0xa070  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_LCR_CLC_CAMIF_DEBUG_1 0xa1f0  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0 0xa1f4  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL 0xa1f8  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_LCR_CLC_CAMIF_SPARE 0xa1fc  /*register offset*/
#define IFE_IFE_0_LCR_CLC_CAMIF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_LCR_CLC_CAMIF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_LCR_CLC_CAMIF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_LCR_CLC_CAMIF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_LCRHW_VERSION 0xa200  /*register offset*/
#define IFE_IFE_0_CLC_LCRHW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CLC_LCRHW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRHW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CLC_LCRHW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CLC_LCRHW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CLC_LCRHW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CLC_LCRHW_STATUS 0xa204  /*register offset*/
#define IFE_IFE_0_CLC_LCRHW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_CLC_LCRHW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRHW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_LCRHW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_LCRMODULE_CFG 0xa260  /*register offset*/
#define IFE_IFE_0_CLC_LCRMODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_LCRMODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRMODULE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_LCRMODULE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_LCRCROP_LINE_CFG 0xa268  /*register offset*/
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_LAST_LINE_MASK 0x3fff
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_FIRST_LINE_MASK 0x3fff0000
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_LCRCROP_LINE_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_LCRCROP_PIXEL_CFG 0xa26c  /*register offset*/
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_LAST_PIXEL_MASK 0x1fff
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_FIRST_PIXEL_MASK 0x1fff0000
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_CLC_LCRC_EXT_CFG_0 0xa270  /*register offset*/
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_BLOCK_HEIGHT_MASK 0x3f
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_BLOCK_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_UNUSED0_MASK 0xffc0
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_UNUSED0_SHIFT 0x6
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_COMP_MASK_MASK 0xf0000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_COMP_MASK_SHIFT 0x10
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_0_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_LCRC_EXT_CFG_1 0xa274  /*register offset*/
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_0_MASK 0xf
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_0_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_1_MASK 0xf00
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_1_SHIFT 0x8
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_2_MASK 0xf0000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_2_SHIFT 0x10
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED2_MASK 0xf00000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED2_SHIFT 0x14
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_3_MASK 0xf000000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_COMP_SHIFT_3_SHIFT 0x18
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED3_MASK 0xf0000000
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_1_UNUSED3_SHIFT 0x1c

#define regIFE_IFE_0_CLC_LCRC_EXT_CFG_2 0xa278  /*register offset*/
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_2_LINE_MASK_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_2_LINE_MASK_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_LCRC_EXT_CFG_3 0xa27c  /*register offset*/
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_3_LINE_MASK_1_MASK 0xffffffff
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_3_LINE_MASK_1_SHIFT 0x0

#define regIFE_IFE_0_CLC_LCRC_EXT_CFG_4 0xa280  /*register offset*/
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_4_FLUSH_MASK_0_MASK 0xffffffff
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_4_FLUSH_MASK_0_SHIFT 0x0

#define regIFE_IFE_0_CLC_LCRC_EXT_CFG_5 0xa284  /*register offset*/
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_5_FLUSH_MASK_1_MASK 0xffffffff
#define IFE_IFE_0_CLC_LCRC_EXT_CFG_5_FLUSH_MASK_1_SHIFT 0x0

#define regIFE_IFE_0_CLC_LCRTEST_BUS_CTRL 0xa3f8  /*register offset*/
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_CLC_LCRTEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_CLC_LCRSPARE 0xa3fc  /*register offset*/
#define IFE_IFE_0_CLC_LCRSPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_LCRSPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_LCRSPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_LCRSPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION 0xa400  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_HW_STATUS 0xa404  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PDLIB_CLC_CAMIF_HW_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG 0xa460  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_UNUSED0_MASK 0xffffe
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_MASK 0x300000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_STRIPE_LOC_SHIFT 0x14
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_UNUSED1_MASK 0xc00000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_UNUSED1_SHIFT 0x16
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_MASK 0x7000000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_SHIFT 0x18
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_UNUSED2_MASK 0xf8000000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_UNUSED2_SHIFT 0x1b

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG 0xa468  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG_UNUSED0_MASK 0xffff
#define IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG_UNUSED0_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_MASK 0x1f0000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG_IRQ_SUBSAMPLE_PERIOD_SHIFT 0x10
#define IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG_UNUSED1_MASK 0xffe00000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG_UNUSED1_SHIFT 0x15

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG 0xa46c  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_PDLIB_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG 0xa470  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_MASK 0x3fff
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH0_LINE_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_MASK 0x3fff0000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_EPOCH1_LINE_SHIFT 0x10
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_1 0xa5f0  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_1_STATUS_MASK 0xffffffff
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_1_STATUS_SHIFT 0x0

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0 0xa5f4  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_MASK 0x3fff
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_FRAME_WIDTH_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_UNUSED0_MASK 0xc000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_MASK 0x3fff0000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_FRAME_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL 0xa5f8  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_PDLIB_CLC_CAMIF_SPARE 0xa5fc  /*register offset*/
#define IFE_IFE_0_PDLIB_CLC_CAMIF_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_PDLIB_CLC_CAMIF_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_PDLIB_CLC_CAMIF_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_PDLIB_CLC_CAMIF_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_PDLIB_HW_VERSION 0xa600  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CLC_PDLIB_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CLC_PDLIB_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CLC_PDLIB_HW_STATUS 0xa604  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_HW_STATUS_VIOLATION_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_HW_STATUS_VIOLATION_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_HW_STATUS_OVERFLOW_ERROR_MASK 0x2
#define IFE_IFE_0_CLC_PDLIB_HW_STATUS_OVERFLOW_ERROR_SHIFT 0x1
#define IFE_IFE_0_CLC_PDLIB_HW_STATUS_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_PDLIB_HW_STATUS_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_PDLIB_DMI_CFG 0xa608  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_ADDR_MASK 0xff
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_ADDR_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_UNUSED0_MASK 0xfff00
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_AUTO_LOAD_EN_MASK 0x100000
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_AUTO_LOAD_EN_SHIFT 0x14
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_AUTO_LOAD_PATTERN_MASK 0x600000
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_AUTO_LOAD_PATTERN_SHIFT 0x15
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_DMI_CFG_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG 0xa60c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_MASK 0x7
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA 0xa610  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_1 0xa614  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_1_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_1_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_2 0xa618  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_2_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_2_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_3 0xa61c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_3_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_3_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_4 0xa620  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_4_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_4_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_5 0xa624  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_5_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_5_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_6 0xa628  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_6_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_6_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_7 0xa62c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_7_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_7_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_8 0xa630  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_8_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_8_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_9 0xa634  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_9_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_9_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_10 0xa638  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_10_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_10_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_11 0xa63c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_11_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_11_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_12 0xa640  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_12_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_12_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_13 0xa644  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_13_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_13_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_14 0xa648  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_14_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_14_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_DATA_15 0xa64c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_15_DATA_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_DMI_DATA_15_DATA_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_DMI_CMD 0xa650  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_CMD_AUTO_LOAD_CMD_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_DMI_CMD_AUTO_LOAD_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_DMI_CMD_AUTO_LOAD_STATUS_CLR_MASK 0x2
#define IFE_IFE_0_CLC_PDLIB_DMI_CMD_AUTO_LOAD_STATUS_CLR_SHIFT 0x1
#define IFE_IFE_0_CLC_PDLIB_DMI_CMD_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_PDLIB_DMI_CMD_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_PDLIB_DMI_STATUS 0xa654  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_STATUS_AUTO_LOAD_DONE_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_DMI_STATUS_AUTO_LOAD_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_DMI_STATUS_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_PDLIB_DMI_STATUS_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG 0xa658  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG 0xa65c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_BANK_SEL_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_BANK_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_PDLIB_MODULE_CFG 0xa660  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED0_MASK 0xfe
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_PDAF_MODE_SEL_MASK 0x100
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_PDAF_MODE_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED1_MASK 0x200
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SPARSE_PD_LE_EN_MASK 0x400
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SPARSE_PD_LE_EN_SHIFT 0xa
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SPARSE_PD_RESAMPLER_EN_MASK 0x800
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SPARSE_PD_RESAMPLER_EN_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_CROP_EN_MASK 0x1000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_CROP_EN_SHIFT 0xc
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_HDR_EN_MASK 0x2000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_HDR_EN_SHIFT 0xd
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_BIN_SKIP_EN_MASK 0x4000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_BIN_SKIP_EN_SHIFT 0xe
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_GAIN_MAP_EN_MASK 0x8000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_GAIN_MAP_EN_SHIFT 0xf
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_FIR_EN_MASK 0x10000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_FIR_EN_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_IIR_EN_MASK 0x20000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_IIR_EN_SHIFT 0x11
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SAD_EN_MASK 0x40000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SAD_EN_SHIFT 0x12
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED2_MASK 0x80000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED2_SHIFT 0x13
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_PD_FIRST_PIXEL_LT_MASK 0x100000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_PD_FIRST_PIXEL_LT_SHIFT 0x14
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED3_MASK 0xe00000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED3_SHIFT 0x15
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SAD_SHIFT_MASK 0xf000000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_SAD_SHIFT_SHIFT 0x18
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED4_MASK 0xf0000000
#define IFE_IFE_0_CLC_PDLIB_MODULE_CFG_UNUSED4_SHIFT 0x1c

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG1 0xa668  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG1_GLOBAL_OFFSET_MASK 0x3fff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG1_GLOBAL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG1_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG1_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2 0xa66c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_T2H_MASK 0x7f
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_T2H_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_UNUSED0_MASK 0xffff80
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_LINES_PER_BLOCK_MASK 0xf000000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_LINES_PER_BLOCK_SHIFT 0x18
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3 0xa670  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_NO_OF_BLOCKS_MASK 0x3fff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_NO_OF_BLOCKS_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_LINE_LENGTH_MASK 0x7ff0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_LINE_LENGTH_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_UNUSED1_MASK 0xf8000000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3_UNUSED1_SHIFT 0x1b

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4 0xa674  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_X_OFFSET0_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_X_OFFSET0_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_Y_OFFSET0_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_Y_OFFSET0_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5 0xa678  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_X_OFFSET1_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_X_OFFSET1_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_Y_OFFSET1_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_Y_OFFSET1_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6 0xa67c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_X_OFFSET2_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_X_OFFSET2_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_Y_OFFSET2_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_Y_OFFSET2_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7 0xa680  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_X_OFFSET3_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_X_OFFSET3_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_Y_OFFSET3_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_Y_OFFSET3_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8 0xa684  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_X_OFFSET4_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_X_OFFSET4_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_Y_OFFSET4_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_Y_OFFSET4_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9 0xa688  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_X_OFFSET5_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_X_OFFSET5_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_Y_OFFSET5_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_Y_OFFSET5_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10 0xa68c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_X_OFFSET6_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_X_OFFSET6_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_Y_OFFSET6_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_Y_OFFSET6_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11 0xa690  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_X_OFFSET7_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_X_OFFSET7_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_Y_OFFSET7_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_Y_OFFSET7_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12 0xa694  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_X_OFFSET8_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_X_OFFSET8_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_Y_OFFSET8_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_Y_OFFSET8_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13 0xa698  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_X_OFFSET9_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_X_OFFSET9_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_Y_OFFSET9_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_Y_OFFSET9_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14 0xa69c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_X_OFFSET10_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_X_OFFSET10_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_Y_OFFSET10_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_Y_OFFSET10_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15 0xa6a0  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_X_OFFSET11_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_X_OFFSET11_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_Y_OFFSET11_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_Y_OFFSET11_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16 0xa6a4  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_X_OFFSET12_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_X_OFFSET12_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_Y_OFFSET12_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_Y_OFFSET12_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17 0xa6a8  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_X_OFFSET13_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_X_OFFSET13_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_Y_OFFSET13_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_Y_OFFSET13_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18 0xa6ac  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_X_OFFSET14_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_X_OFFSET14_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_Y_OFFSET14_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_Y_OFFSET14_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19 0xa6b0  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_X_OFFSET15_MASK 0x7ff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_X_OFFSET15_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_UNUSED0_MASK 0xf800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_UNUSED0_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_Y_OFFSET15_MASK 0x7f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_Y_OFFSET15_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_UNUSED1_MASK 0xff800000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19_UNUSED1_SHIFT 0x17

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20 0xa6b4  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE0_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE0_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE1_MASK 0x2
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE1_SHIFT 0x1
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE2_MASK 0x4
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE2_SHIFT 0x2
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE3_MASK 0x8
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE3_SHIFT 0x3
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE4_MASK 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE4_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE5_MASK 0x20
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE5_SHIFT 0x5
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE6_MASK 0x40
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE6_SHIFT 0x6
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE7_MASK 0x80
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE7_SHIFT 0x7
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE8_MASK 0x100
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE8_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE9_MASK 0x200
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE9_SHIFT 0x9
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE10_MASK 0x400
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE10_SHIFT 0xa
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE11_MASK 0x800
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE11_SHIFT 0xb
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE12_MASK 0x1000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE12_SHIFT 0xc
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE13_MASK 0x2000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE13_SHIFT 0xd
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE14_MASK 0x4000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE14_SHIFT 0xe
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE15_MASK 0x8000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_HALF_LINE15_SHIFT 0xf
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0 0xa6b8  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_ROWS_PER_BLOCK_MASK 0xf
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_ROWS_PER_BLOCK_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_MAX_PD_PIXELS_PER_BLOCK_MASK 0xf0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_MAX_PD_PIXELS_PER_BLOCK_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_UNUSED0_MASK 0xff00
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_UNUSED0_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_OUT_HEIGHT_MASK 0x30000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_OUT_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_UNUSED1_MASK 0xc0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_UNUSED1_SHIFT 0x12
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_OUT_WIDTH_MASK 0x1f00000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_OUT_WIDTH_SHIFT 0x14
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_UNUSED2_MASK 0xfe000000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0_UNUSED2_SHIFT 0x19

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER 0xa6c0  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_IN_HEIGHT_MASK 0x3
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_IN_HEIGHT_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_IN_WIDTH_MASK 0x1f0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_IN_WIDTH_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED1_MASK 0xfe00
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED1_SHIFT 0x9
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_OUT_HEIGHT_MASK 0x1f0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_OUT_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED2_MASK 0xe00000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED2_SHIFT 0x15
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_OUT_WIDTH_MASK 0x1f000000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_OUT_WIDTH_SHIFT 0x18
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED3_MASK 0xe0000000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER_UNUSED3_SHIFT 0x1d

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG0 0xa6c4  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG0_COEFF_A0_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG0_COEFF_A0_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG0_COEFF_A1_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG0_COEFF_A1_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG1 0xa6c8  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG1_COEFF_A2_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG1_COEFF_A2_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG1_COEFF_A3_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG1_COEFF_A3_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2 0xa6cc  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2_SHIFT_MASK 0xf
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2_SHIFT_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2_UNUSED0_MASK 0xfff0
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2_COEFF_A4_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2_COEFF_A4_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG 0xa6d0  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_LAST_PIXEL_MASK 0xfff
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_LAST_PIXEL_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_FIRST_PIXEL_MASK 0xfff0000
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_FIRST_PIXEL_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG 0xa6d4  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_LAST_LINE_MASK 0x1fff
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_LAST_LINE_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_UNUSED0_MASK 0xe000
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_UNUSED0_SHIFT 0xd
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_FIRST_LINE_MASK 0x1fff0000
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_FIRST_LINE_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_CLC_PDLIB_BLS_CFG 0xa6d8  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_LEFT_PIXEL_OFFSET_MASK 0x3fff
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_LEFT_PIXEL_OFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_UNUSED0_MASK 0xc000
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_UNUSED0_SHIFT 0xe
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_RIGHT_PIXEL_OFFSET_MASK 0x3fff0000
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_RIGHT_PIXEL_OFFSET_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_UNUSED1_MASK 0xc0000000
#define IFE_IFE_0_CLC_PDLIB_BLS_CFG_UNUSED1_SHIFT 0x1e

#define regIFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG 0xa6dc  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_RGN_H_OFFSET_MASK 0xfff
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_RGN_H_OFFSET_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_RGN_V_OFFSET_MASK 0x1fff0000
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_RGN_V_OFFSET_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG 0xa6e0  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_RGN_H_NUM_MASK 0x1f
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_RGN_H_NUM_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_RGN_V_NUM_MASK 0x1f0000
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_RGN_V_NUM_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_UNUSED1_MASK 0xffe00000
#define IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG_UNUSED1_SHIFT 0x15

#define regIFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG 0xa6e4  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_RGN_WIDTH_MASK 0xfff
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_RGN_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_UNUSED0_MASK 0xf000
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_UNUSED0_SHIFT 0xc
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_RGN_HEIGHT_MASK 0x1fff0000
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_RGN_HEIGHT_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_UNUSED1_MASK 0xe0000000
#define IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG_UNUSED1_SHIFT 0x1d

#define regIFE_IFE_0_CLC_PDLIB_HDR_CFG 0xa6e8  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_FIRST_PIXEL_LG_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_FIRST_PIXEL_LG_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_MODE_SEL_MASK 0x6
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_MODE_SEL_SHIFT 0x1
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_LONG_TH_MASK 0x3fff0
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_LONG_TH_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_EXP_RATIO_MASK 0xfffc0000
#define IFE_IFE_0_CLC_PDLIB_HDR_CFG_EXP_RATIO_SHIFT 0x12

#define regIFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG 0xa6ec  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_H_SHIFT_MASK 0x3
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_H_SHIFT_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_H_BIN_PIX_NUM_MASK 0x30
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_H_BIN_PIX_NUM_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_V_BIN_LN_NUM_MASK 0xf00
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_V_BIN_LN_NUM_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED2_MASK 0xf000
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED2_SHIFT 0xc
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_V_DEC_LN_NUM_MASK 0xf0000
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_V_DEC_LN_NUM_SHIFT 0x10
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED3_MASK 0xf00000
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED3_SHIFT 0x14
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_V_SHIFT_MASK 0x1f000000
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_V_SHIFT_SHIFT 0x18
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED4_MASK 0xe0000000
#define IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG_UNUSED4_SHIFT 0x1d

#define regIFE_IFE_0_CLC_PDLIB_GM_CFG_0 0xa6f0  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_0_V_PHASE_INIT_MASK 0xffffff
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_0_V_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_0_UNUSED0_MASK 0xff000000
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_0_UNUSED0_SHIFT 0x18

#define regIFE_IFE_0_CLC_PDLIB_GM_CFG_1 0xa6f4  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_1_H_PHASE_INIT_MASK 0x1ffffff
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_1_H_PHASE_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_1_UNUSED0_MASK 0xfe000000
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_1_UNUSED0_SHIFT 0x19

#define regIFE_IFE_0_CLC_PDLIB_GM_CFG_2 0xa6fc  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_V_NUM_MASK 0xf
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_V_NUM_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_V_PHASE_STEP_MASK 0xfffff00
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_V_PHASE_STEP_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_2_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_PDLIB_GM_CFG_3 0xa700  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_H_NUM_MASK 0xf
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_H_NUM_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_H_PHASE_STEP_MASK 0xfffff00
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_H_PHASE_STEP_SHIFT 0x8
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_UNUSED1_MASK 0xf0000000
#define IFE_IFE_0_CLC_PDLIB_GM_CFG_3_UNUSED1_SHIFT 0x1c

#define regIFE_IFE_0_CLC_PDLIB_IIR_CFG_0 0xa704  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_0_B0_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_0_B0_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_0_B1_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_0_B1_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_IIR_CFG_1 0xa708  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_1_B2_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_1_B2_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_IIR_CFG_2 0xa70c  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_2_A0_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_2_A0_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_2_A1_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_2_A1_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_IIR_CFG_3 0xa710  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_3_INIT_0_MASK 0xffff
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_3_INIT_0_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_3_INIT_1_MASK 0xffff0000
#define IFE_IFE_0_CLC_PDLIB_IIR_CFG_3_INIT_1_SHIFT 0x10

#define regIFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_0 0xa714  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_0_PHASE_MASK_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_0_PHASE_MASK_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_1 0xa718  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_1_PHASE_MASK_MASK 0xffffffff
#define IFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_1_PHASE_MASK_SHIFT 0x0

#define regIFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL 0xa7f8  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_TEST_BUS_SEL_MASK 0xf0
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_TEST_BUS_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_UNUSED1_MASK 0xffffff00
#define IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL_UNUSED1_SHIFT 0x8

#define regIFE_IFE_0_CLC_PDLIB_SPARE 0xa7fc  /*register offset*/
#define IFE_IFE_0_CLC_PDLIB_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_PDLIB_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_PDLIB_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_PDLIB_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_HW_VERSION 0xa800  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_RD_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CLC_BUS_RD_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_RD_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY 0xa804  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_REG_MASK 0xff
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_REG_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_UBWC_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_UBWC_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_LITE_MASK 0xff0000
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_LITE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_FEATURE_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY_FEATURE_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_SW_RESET 0xa808  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SW_RESET_RESET_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SW_RESET_RESET_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SW_RESET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SW_RESET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_CGC_OVERRIDE 0xa80c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK 0xa810  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR 0xa814  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD 0xa818  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS 0xa81c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD 0xa820  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_GO_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_GO_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_ICA_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_ICA_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_UNUSED0_MASK 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_STATIC_PRG_MASK 0x8
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_STATIC_PRG_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_GO_CMD_SEL_MASK 0x10
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_GO_CMD_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_FS_SYNC_EN_MASK 0x20
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_FS_SYNC_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_UNUSED1_MASK 0xffffffc0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD_UNUSED1_SHIFT 0x6

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET 0xa824  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_RST_DONE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_RST_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_REG_UPDATE_DONE_MASK 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_REG_UPDATE_DONE_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_RD_CLIENT_BUF_DONE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_RD_CLIENT_BUF_DONE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_UNUSED0_MASK 0xfff8
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_CCIF_VIOLATION_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_INFO_CCIF_VIOLATION_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_UNUSED1_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET_UNUSED1_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_MISR_RESET 0xa82c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_MISR_RESET_RESET_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_MISR_RESET_RESET_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_MISR_RESET_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_MISR_RESET_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_INPUT_IF_SECURITY_CFG 0xa830  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SECURITY_CFG_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SECURITY_CFG_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SECURITY_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SECURITY_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG 0xa834  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_UNUSED0_MASK 0x2
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_PWR_ISO_PATGEN_SELECT_MASK 0xc
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_PWR_ISO_PATGEN_SELECT_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_UNUSED1_MASK 0x10
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_UNUSED1_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_PWR_ISO_BPP_SELECT_MASK 0x60
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_PWR_ISO_BPP_SELECT_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_UNUSED2_MASK 0xffffff80
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG_UNUSED2_SHIFT 0x7

#define regIFE_IFE_0_CLC_BUS_RD_PWR_ISO_SEED 0xa838  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_SEED_PWR_ISO_PATGEN_SEED_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_RD_PWR_ISO_SEED_PWR_ISO_PATGEN_SEED_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL 0xa848  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_MASK 0x1f0
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_TEST_BUS_CLIENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xfe00
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0x9
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_UNUSED1_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL_UNUSED1_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_RD_SPARE 0xa84c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_RD_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_CORE_CFG 0xa850  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CORE_CFG_CLIENT_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CORE_CFG_CLIENT_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CORE_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CORE_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA 0xa854  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_MASK 0x3
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_PIXEL_PATTERN_MASK 0xfc
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_PIXEL_PATTERN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_ADDR_IMAGE 0xa858  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_BUFFER_SIZE 0xa85c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_BUFFER_SIZE_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_STRIDE 0xa860  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_STRIDE_STRIDE_MASK 0x1fffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_STRIDE_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_STRIDE_UNUSED0_MASK 0xffe00000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_STRIDE_UNUSED0_SHIFT 0x15

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0 0xa864  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_MASK 0x20
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_UNUSED0_MASK 0xffffffc0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_UNUSED0_SHIFT 0x6

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION 0xa878  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_BUFF_SIZE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_BURST_LIMIT_CFG 0xa880  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_BURST_LENGTH_MAX_MASK 0xf
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_BURST_LENGTH_MAX_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffff0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x4

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0 0xa884  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0_SAMP_MODE_MASK 0x3
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0_SAMP_MODE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0_ENABLE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0_ENABLE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1 0xa888  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_MASK 0x3
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_RD_VAL 0xa88c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_RD_VAL_MISR_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_RD_VAL_MISR_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG 0xa890  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_0 0xa894  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_1 0xa898  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG 0xa89c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_HW_VERSION 0xaa00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_HW_VERSION_STEP_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_HW_VERSION_STEP_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_HW_VERSION_REV_MASK 0xfff0000
#define IFE_IFE_0_CLC_BUS_WR_HW_VERSION_REV_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_HW_VERSION_GEN_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_HW_VERSION_GEN_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_CGC_OVERRIDE 0xaa08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_CGC_OVERRIDE_CGC_OVERRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_CGC_OVERRIDE_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0 0xaa0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0_ADDR_SLAVE_EN_MASK 0x3fff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0_ADDR_SLAVE_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0_DUAL_COMP_IRQ_EN_MASK 0xfffc000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0_DUAL_COMP_IRQ_EN_SHIFT 0xe
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_1 0xaa10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_1_INTER_CORE_GROUPING_EN_MASK 0x3fff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_1_INTER_CORE_GROUPING_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_1_UNUSED0_MASK 0xffffc000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_1_UNUSED0_SHIFT 0xe

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0 0xaa18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_MASK 0x3f
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_MASK 0xfffc0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_COMP_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_MASK 0x3ff00000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_MASK 0x40000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_VIOLATION_SHIFT 0x1e
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1 0xaa1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1_EARLY_DONE_MASK 0xc000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1_EARLY_DONE_SHIFT 0x1a
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0 0xaa20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_MASK 0x3f
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_MASK 0xfffc0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_COMP_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_MASK 0x3ff00000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_MASK 0x40000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_VIOLATION_SHIFT 0x1e
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1 0xaa24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1_EARLY_DONE_MASK 0xc000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1_EARLY_DONE_SHIFT 0x1a
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0 0xaa28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_MASK 0x3f
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_MASK 0xfffc0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_COMP_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_MASK 0x3ff00000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_MASK 0x40000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_VIOLATION_SHIFT 0x1e
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1 0xaa2c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1_EARLY_DONE_MASK 0xc000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1_EARLY_DONE_SHIFT 0x1a
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD 0xaa30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_CLEAR_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_SET_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_SET_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0 0xaa34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0_CFG_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1 0xaa38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1_CFG_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2 0xaa3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2_CFG_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3 0xaa40  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3_CFG_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_4 0xaa44  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_4_CFG_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_4_CFG_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_5 0xaa48  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_5_CFG_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_5_CFG_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0 0xaa50  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_MASK 0x3f
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_REG_UPDATE_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_MASK 0xfffc0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_COMP_BUF_DONE_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_MASK 0x3ff00000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_UNUSED0_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_MASK 0x40000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_VIOLATION_SHIFT 0x1e
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_MASK 0x80000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0_IMAGE_SIZE_VIOLATION_SHIFT 0x1f

#define regIFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1 0xaa54  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1_WR_CLIENT_BUF_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1_EARLY_DONE_MASK 0xc000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1_EARLY_DONE_SHIFT 0x1a
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1_UNUSED0_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL 0xaa58  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV1_BNK_SWIZ_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV1_BNK_SWIZ_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV2_BNK_SWIZ_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV2_BNK_SWIZ_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV3_BNK_SWIZ_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_LV3_BNK_SWIZ_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_MAX_BANK_BIT_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_MAX_BANK_BIT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UNUSED1_MASK 0xf80
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_MACROTILE_CHANNELS_MASK 0x1000
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UBWC_MACROTILE_CHANNELS_SHIFT 0xc
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UNUSED2_MASK 0xffffe000
#define IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL_UNUSED2_SHIFT 0xd

#define regIFE_IFE_0_CLC_BUS_WR_PWR_ISO_CFG 0xaa5c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PWR_ISO_CFG_PWR_ISO_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PWR_ISO_CFG_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_WR_PWR_ISO_CFG_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_WR_STATUS_CLEAR 0xaa60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_STATUS_CLEAR_OVERFLOW_CLEAR_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_STATUS_CLEAR_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_WR_STATUS_CLEAR_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_WR_VIOLATION_STATUS 0xaa64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_VIOLATION_STATUS_ERROR_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_VIOLATION_STATUS_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_CLC_BUS_WR_VIOLATION_STATUS_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_CLC_BUS_WR_OVERFLOW_STATUS 0xaa68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_OVERFLOW_STATUS_ERROR_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_OVERFLOW_STATUS_ERROR_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_OVERFLOW_STATUS_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_CLC_BUS_WR_OVERFLOW_STATUS_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_CLC_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS 0xaa70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_MASK 0x3ffffff
#define IFE_IFE_0_CLC_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_ERROR_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_MASK 0xfc000000
#define IFE_IFE_0_CLC_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS_UNUSED0_SHIFT 0x1a

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0 0xaa74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1 0xaa78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2 0xaa7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3 0xaa80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4 0xaa84  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5 0xaa88  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6 0xaa8c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7 0xaa90  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CNTR_START_CMD_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CNTR_START_CMD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CNTR_STOP_CMD_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CNTR_STOP_CMD_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CONTINUOUS_MODE_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CONTINUOUS_MODE_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_UNUSED0_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_EVENT_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_EVENT_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_UNUSED1_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_UNUSED1_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CLIENT_SEL_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_CLIENT_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_UNUSED2_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_UNUSED2_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_WINDOW_START_SEL_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_WINDOW_START_SEL_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_WINDOW_END_SEL_MASK 0xf00000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_WINDOW_END_SEL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_NUM_WINDOW_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7_NUM_WINDOW_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_0 0xaa94  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_1 0xaa98  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_2 0xaa9c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_2_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_2_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_3 0xaaa0  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_3_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_3_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_4 0xaaa4  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_4_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_4_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_5 0xaaa8  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_5_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_5_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_6 0xaaac  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_6_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_6_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_7 0xaab0  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_7_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_7_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_PERF_COUNT_STATUS 0xaab4  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_STATUS_DONE_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_STATUS_DONE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_STATUS_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_STATUS_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_BUS_WR_MISR_CFG_0 0xaab8  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_0_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_0_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_1_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_1_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_2_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_2_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_3_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_3_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_4_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_4_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_5_EN_MASK 0x20
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_5_EN_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_6_EN_MASK 0x40
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_6_EN_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_7_EN_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_7_EN_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_8_EN_MASK 0x100
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_8_EN_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_9_EN_MASK 0x200
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_9_EN_SHIFT 0x9
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_UNUSED0_MASK 0xfc00
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_UNUSED0_SHIFT 0xa
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_0_SAMPLE_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_MASK 0x20000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_1_SAMPLE_MODE_SHIFT 0x11
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_2_SAMPLE_MODE_MASK 0x40000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_2_SAMPLE_MODE_SHIFT 0x12
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_3_SAMPLE_MODE_MASK 0x80000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_3_SAMPLE_MODE_SHIFT 0x13
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_4_SAMPLE_MODE_MASK 0x100000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_4_SAMPLE_MODE_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_5_SAMPLE_MODE_MASK 0x200000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_5_SAMPLE_MODE_SHIFT 0x15
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_6_SAMPLE_MODE_MASK 0x400000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_6_SAMPLE_MODE_SHIFT 0x16
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_7_SAMPLE_MODE_MASK 0x800000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_7_SAMPLE_MODE_SHIFT 0x17
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_8_SAMPLE_MODE_MASK 0x1000000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_8_SAMPLE_MODE_SHIFT 0x18
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_9_SAMPLE_MODE_MASK 0x2000000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_MISR_9_SAMPLE_MODE_SHIFT 0x19
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_UNUSED1_MASK 0xfc000000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0_UNUSED1_SHIFT 0x1a

#define regIFE_IFE_0_CLC_BUS_WR_MISR_CFG_1 0xaabc  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_0_ID_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_0_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_1_ID_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_1_ID_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_2_ID_MASK 0xff0000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_2_ID_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_3_ID_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1_MISR_3_ID_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_MISR_CFG_2 0xaac0  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_4_ID_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_4_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_5_ID_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_5_ID_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_6_ID_MASK 0xff0000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_6_ID_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_7_ID_MASK 0xff000000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2_MISR_7_ID_SHIFT 0x18

#define regIFE_IFE_0_CLC_BUS_WR_MISR_CFG_3 0xaac4  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3_MISR_8_ID_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3_MISR_8_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3_MISR_9_ID_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3_MISR_9_ID_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL 0xaac8  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL_MISR_SEL_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL_MISR_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL_WORD_SEL_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL_WORD_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL_UNUSED0_MASK 0xffffff80
#define IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL_UNUSED0_SHIFT 0x7

#define regIFE_IFE_0_CLC_BUS_WR_MISR_RST 0xaacc  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_RST_RST_MASK 0x3ff
#define IFE_IFE_0_CLC_BUS_WR_MISR_RST_RST_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_MISR_RST_UNUSED0_MASK 0xfffffc00
#define IFE_IFE_0_CLC_BUS_WR_MISR_RST_UNUSED0_SHIFT 0xa

#define regIFE_IFE_0_CLC_BUS_WR_MISR_VAL 0xaad0  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_MISR_VAL_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_MISR_VAL_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_CFG 0xaad4  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_MASK 0xffffff00
#define IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_CFG_UNUSED0_SHIFT 0x8

#define regIFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_0 0xaad8  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL 0xaadc  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_TEST_BUS_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_MASK 0xff0
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_TEST_BUS_SOURCE_SEL_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_MASK 0xff000
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_TEST_BUS_INTERNAL_SEL_SHIFT 0xc
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_SPARE 0xaae0  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_SPARE_SPARE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_SPARE_SPARE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_SPARE_UNUSED0_MASK 0xfffffffe
#define IFE_IFE_0_CLC_BUS_WR_SPARE_UNUSED0_SHIFT 0x1

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG 0xac00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_IMAGE 0xac04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_INCR 0xac08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_0 0xac0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_1 0xac10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_2 0xac14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG 0xac18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT 0xac1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER 0xac20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR 0xac24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAME_HEADER_CFG 0xac28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0 0xac30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1 0xac34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0 0xac38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1 0xac3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_UBWC_META 0xac40  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_META_CFG 0xac44  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG 0xac48  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL 0xac4c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2 0xac50  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0 0xac54  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1 0xac58  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY 0xac5c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG 0xac60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_BURST_LIMIT_CFG 0xac64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_0 0xac68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_1 0xac6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2 0xac70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_3 0xac74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG 0xac78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_0 0xac7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_1 0xac80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG 0xad00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_IMAGE 0xad04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_INCR 0xad08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_0 0xad0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_1 0xad10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_2 0xad14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG 0xad18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT 0xad1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER 0xad20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR 0xad24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAME_HEADER_CFG 0xad28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0 0xad30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1 0xad34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0 0xad38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1 0xad3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_UBWC_META 0xad40  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_META_CFG 0xad44  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG 0xad48  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL 0xad4c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2 0xad50  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0 0xad54  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1 0xad58  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY 0xad5c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG 0xad60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_BURST_LIMIT_CFG 0xad64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_0 0xad68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_1 0xad6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2 0xad70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_3 0xad74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG 0xad78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_0 0xad7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_1 0xad80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG 0xae00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_UNUSED0_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_UNUSED1_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_UNUSED2_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG_UNUSED2_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_IMAGE 0xae04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_FRAME_INCR 0xae08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_0 0xae0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_1 0xae10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_2 0xae14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG 0xae18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT 0xae1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0 0xae30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1 0xae34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0 0xae38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1 0xae3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG 0xae60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_BURST_LIMIT_CFG 0xae64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_0 0xae68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_1 0xae6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_2 0xae70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_3 0xae74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG 0xae78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_0 0xae7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_1 0xae80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG 0xaf00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_UNUSED0_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_UNUSED1_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_UNUSED2_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG_UNUSED2_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_IMAGE 0xaf04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_FRAME_INCR 0xaf08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_0 0xaf0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_1 0xaf10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_2 0xaf14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG 0xaf18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT 0xaf1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0 0xaf30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1 0xaf34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0 0xaf38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1 0xaf3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG 0xaf60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_BURST_LIMIT_CFG 0xaf64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_0 0xaf68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_1 0xaf6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_2 0xaf70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_3 0xaf74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG 0xaf78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_0 0xaf7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_1 0xaf80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG 0xb000  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_IMAGE 0xb004  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_INCR 0xb008  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_0 0xb00c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_1 0xb010  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_2 0xb014  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG 0xb018  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT 0xb01c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER 0xb020  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_INCR 0xb024  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAME_HEADER_CFG 0xb028  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0 0xb030  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1 0xb034  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_0 0xb038  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_1 0xb03c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_UBWC_META 0xb040  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_META_CFG 0xb044  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG 0xb048  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL 0xb04c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2 0xb050  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0 0xb054  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1 0xb058  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY 0xb05c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG 0xb060  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_BURST_LIMIT_CFG 0xb064  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_0 0xb068  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_1 0xb06c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2 0xb070  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_3 0xb074  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG 0xb078  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_0 0xb07c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_1 0xb080  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG 0xb100  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_IMAGE 0xb104  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_INCR 0xb108  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_0 0xb10c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_1 0xb110  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_2 0xb114  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG 0xb118  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT 0xb11c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER 0xb120  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_INCR 0xb124  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAME_HEADER_CFG 0xb128  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0 0xb130  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1 0xb134  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_0 0xb138  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_1 0xb13c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_UBWC_META 0xb140  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_UBWC_META_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_UBWC_META_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_META_CFG 0xb144  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_META_CFG_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_META_CFG_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_META_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_META_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG 0xb148  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_COMPRESS_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_COMPRESS_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_FORMAT_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UBWC_FORMAT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED1_MASK 0xffffff80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG_UNUSED1_SHIFT 0x7

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL 0xb14c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_GEN_STATS_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_GEN_STATS_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_STATS_RESET_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_STATS_RESET_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2 0xb150  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_UBWC_VER_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_UBWC_VER_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_LOSSY_MODE_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_LOSSY_MODE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED1_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2_UNUSED1_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0 0xb154  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED0_MASK 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_MASK 0x30
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_1_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED1_MASK 0xc0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED1_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_MASK 0x300
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_MIN_DELTA_DARK_2_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED2_MASK 0xfc00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED2_SHIFT 0xa
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_MASK 0x70000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_COUNT_THRESH_MIN_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED3_MASK 0x80000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED3_SHIFT 0x13
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_MASK 0x700000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_LOSSY_INIT_VAL_SHIFT 0x14
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED4_MASK 0x800000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED4_SHIFT 0x17
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_MASK 0xf000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_THRESH_PIX_SUM_DEPTH_SHIFT 0x18
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED5_MASK 0xf0000000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0_UNUSED5_SHIFT 0x1c

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1 0xb158  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_0_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED0_MASK 0xf0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED0_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_MASK 0xf00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_1_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED1_MASK 0xf000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED1_SHIFT 0xc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_MASK 0xf0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_MIN_DELTA_BRIGHT_2_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED2_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1_UNUSED2_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY 0xb15c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_OPTION_ID_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_MASK 0xf8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_MASK 0x3f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_LUMA_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_MASK 0xc000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED1_SHIFT 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_MASK 0x3f0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_OFFSET_TABLE_VAR_TH_CHROMA_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_MASK 0xffc00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY_UNUSED2_SHIFT 0x16

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG 0xb160  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_BURST_LIMIT_CFG 0xb164  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_0 0xb168  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_1 0xb16c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2 0xb170  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_UBWC_ADDR_FIFO_WORD_CNT_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_3 0xb174  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG 0xb178  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_0 0xb17c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_1 0xb180  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG 0xb200  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_UNUSED0_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_UNUSED1_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_UNUSED2_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG_UNUSED2_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_IMAGE 0xb204  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_FRAME_INCR 0xb208  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_0 0xb20c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_1 0xb210  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_2 0xb214  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG 0xb218  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT 0xb21c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0 0xb230  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1 0xb234  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_0 0xb238  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_1 0xb23c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG 0xb260  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_BURST_LIMIT_CFG 0xb264  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_0 0xb268  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_1 0xb26c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_2 0xb270  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_3 0xb274  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG 0xb278  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_0 0xb27c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_1 0xb280  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG 0xb300  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_UNUSED0_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_UNUSED1_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_UNUSED2_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG_UNUSED2_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_IMAGE 0xb304  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_FRAME_INCR 0xb308  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_0 0xb30c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_1 0xb310  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_2 0xb314  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG 0xb318  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT 0xb31c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0 0xb330  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1 0xb334  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_0 0xb338  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_1 0xb33c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG 0xb360  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_BURST_LIMIT_CFG 0xb364  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_0 0xb368  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_1 0xb36c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_2 0xb370  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_3 0xb374  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG 0xb378  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_0 0xb37c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_1 0xb380  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG 0xb400  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_IMAGE 0xb404  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_INCR 0xb408  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_0 0xb40c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_1 0xb410  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_2 0xb414  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG 0xb418  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT 0xb41c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER 0xb420  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_INCR 0xb424  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAME_HEADER_CFG 0xb428  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0 0xb430  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1 0xb434  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_0 0xb438  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_1 0xb43c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG 0xb460  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_BURST_LIMIT_CFG 0xb464  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_0 0xb468  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_1 0xb46c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2 0xb470  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_3 0xb474  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG 0xb478  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_0 0xb47c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_1 0xb480  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG 0xb500  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_UNUSED0_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_UNUSED0_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_UNUSED1_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_UNUSED1_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_UNUSED2_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG_UNUSED2_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_IMAGE 0xb504  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_FRAME_INCR 0xb508  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_0 0xb50c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_1 0xb510  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_2 0xb514  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG 0xb518  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT 0xb51c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_0 0xb530  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_1 0xb534  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_0 0xb538  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_1 0xb53c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG 0xb560  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_BURST_LIMIT_CFG 0xb564  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_0 0xb568  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_1 0xb56c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_2 0xb570  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_2_UNUSED0_MASK 0xfffffff8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_2_UNUSED0_SHIFT 0x3

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_3 0xb574  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG 0xb578  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_0 0xb57c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_1 0xb580  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG 0xb600  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_IMAGE 0xb604  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_INCR 0xb608  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_0 0xb60c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_1 0xb610  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_2 0xb614  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG 0xb618  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT 0xb61c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER 0xb620  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_INCR 0xb624  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAME_HEADER_CFG 0xb628  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_0 0xb630  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_1 0xb634  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_0 0xb638  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_1 0xb63c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG 0xb660  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_BURST_LIMIT_CFG 0xb664  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_0 0xb668  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_1 0xb66c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2 0xb670  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_3 0xb674  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG 0xb678  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_0 0xb67c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_1 0xb680  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG 0xb700  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_IMAGE 0xb704  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_INCR 0xb708  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_0 0xb70c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_1 0xb710  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_2 0xb714  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG 0xb718  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT 0xb71c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER 0xb720  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_INCR 0xb724  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAME_HEADER_CFG 0xb728  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_0 0xb730  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_1 0xb734  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_0 0xb738  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_1 0xb73c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG 0xb760  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_BURST_LIMIT_CFG 0xb764  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_0 0xb768  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_1 0xb76c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2 0xb770  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_3 0xb774  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG 0xb778  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_0 0xb77c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_1 0xb780  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG 0xb800  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_IMAGE 0xb804  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_INCR 0xb808  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_0 0xb80c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_1 0xb810  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_2 0xb814  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG 0xb818  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT 0xb81c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER 0xb820  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_INCR 0xb824  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAME_HEADER_CFG 0xb828  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_0 0xb830  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_1 0xb834  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_0 0xb838  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_1 0xb83c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG 0xb860  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_BURST_LIMIT_CFG 0xb864  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_0 0xb868  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_1 0xb86c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2 0xb870  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_3 0xb874  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG 0xb878  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_0 0xb87c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_1 0xb880  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG 0xb900  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_IMAGE 0xb904  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_INCR 0xb908  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_0 0xb90c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_1 0xb910  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_2 0xb914  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG 0xb918  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT 0xb91c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER 0xb920  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_INCR 0xb924  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAME_HEADER_CFG 0xb928  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_0 0xb930  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_1 0xb934  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_0 0xb938  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_1 0xb93c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG 0xb960  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_BURST_LIMIT_CFG 0xb964  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_0 0xb968  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_1 0xb96c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2 0xb970  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_3 0xb974  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG 0xb978  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_0 0xb97c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_1 0xb980  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG 0xba00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_IMAGE 0xba04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_INCR 0xba08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_0 0xba0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_1 0xba10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_2 0xba14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG 0xba18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT 0xba1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER 0xba20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_INCR 0xba24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAME_HEADER_CFG 0xba28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_0 0xba30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_1 0xba34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_0 0xba38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_1 0xba3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG 0xba60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_BURST_LIMIT_CFG 0xba64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_0 0xba68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_1 0xba6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2 0xba70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_3 0xba74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG 0xba78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_0 0xba7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_1 0xba80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG 0xbb00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_IMAGE 0xbb04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_INCR 0xbb08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_0 0xbb0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_1 0xbb10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_2 0xbb14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG 0xbb18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT 0xbb1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER 0xbb20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_INCR 0xbb24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAME_HEADER_CFG 0xbb28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_0 0xbb30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_1 0xbb34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_0 0xbb38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_1 0xbb3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG 0xbb60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_BURST_LIMIT_CFG 0xbb64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_0 0xbb68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_1 0xbb6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2 0xbb70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_3 0xbb74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG 0xbb78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_0 0xbb7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_1 0xbb80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG 0xbc00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_IMAGE 0xbc04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_INCR 0xbc08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_0 0xbc0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_1 0xbc10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_2 0xbc14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG 0xbc18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT 0xbc1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER 0xbc20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_INCR 0xbc24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAME_HEADER_CFG 0xbc28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_0 0xbc30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_1 0xbc34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_0 0xbc38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_1 0xbc3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG 0xbc60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_BURST_LIMIT_CFG 0xbc64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_0 0xbc68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_1 0xbc6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2 0xbc70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_3 0xbc74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG 0xbc78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_0 0xbc7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_1 0xbc80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG 0xbd00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_IMAGE 0xbd04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_INCR 0xbd08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_0 0xbd0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_1 0xbd10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_2 0xbd14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG 0xbd18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT 0xbd1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER 0xbd20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_INCR 0xbd24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAME_HEADER_CFG 0xbd28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_0 0xbd30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_1 0xbd34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_0 0xbd38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_1 0xbd3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG 0xbd60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_BURST_LIMIT_CFG 0xbd64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_0 0xbd68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_1 0xbd6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2 0xbd70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_3 0xbd74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG 0xbd78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_0 0xbd7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_1 0xbd80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG 0xbe00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_IMAGE 0xbe04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_INCR 0xbe08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_0 0xbe0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_1 0xbe10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_2 0xbe14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG 0xbe18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT 0xbe1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER 0xbe20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_INCR 0xbe24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAME_HEADER_CFG 0xbe28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_0 0xbe30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_1 0xbe34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_0 0xbe38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_1 0xbe3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG 0xbe60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_BURST_LIMIT_CFG 0xbe64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_0 0xbe68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_1 0xbe6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2 0xbe70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_3 0xbe74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG 0xbe78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_0 0xbe7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_1 0xbe80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG 0xbf00  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_IMAGE 0xbf04  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_INCR 0xbf08  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_0 0xbf0c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_1 0xbf10  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_2 0xbf14  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG 0xbf18  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT 0xbf1c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER 0xbf20  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_INCR 0xbf24  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAME_HEADER_CFG 0xbf28  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_0 0xbf30  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_1 0xbf34  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_0 0xbf38  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_1 0xbf3c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG 0xbf60  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_BURST_LIMIT_CFG 0xbf64  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_0 0xbf68  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_1 0xbf6c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2 0xbf70  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_3 0xbf74  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG 0xbf78  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_0 0xbf7c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_1 0xbf80  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG 0xc000  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_IMAGE 0xc004  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_INCR 0xc008  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_0 0xc00c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_1 0xc010  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_2 0xc014  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG 0xc018  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT 0xc01c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER 0xc020  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_INCR 0xc024  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAME_HEADER_CFG 0xc028  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG 0xc02c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_0 0xc030  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_1 0xc034  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_0 0xc038  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_1 0xc03c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG 0xc060  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_BURST_LIMIT_CFG 0xc064  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_0 0xc068  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_1 0xc06c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2 0xc070  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_3 0xc074  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG 0xc078  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_0 0xc07c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_1 0xc080  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG 0xc100  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_IMAGE 0xc104  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_INCR 0xc108  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_0 0xc10c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_1 0xc110  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_2 0xc114  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG 0xc118  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT 0xc11c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER 0xc120  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_INCR 0xc124  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAME_HEADER_CFG 0xc128  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG 0xc12c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_0 0xc130  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_1 0xc134  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_0 0xc138  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_1 0xc13c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG 0xc160  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_BURST_LIMIT_CFG 0xc164  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_0 0xc168  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_1 0xc16c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2 0xc170  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_3 0xc174  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG 0xc178  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_0 0xc17c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_1 0xc180  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG 0xc200  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_IMAGE 0xc204  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_INCR 0xc208  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_0 0xc20c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_1 0xc210  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_2 0xc214  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG 0xc218  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT 0xc21c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER 0xc220  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_INCR 0xc224  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAME_HEADER_CFG 0xc228  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_0 0xc230  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_1 0xc234  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_0 0xc238  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_1 0xc23c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG 0xc260  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_BURST_LIMIT_CFG 0xc264  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_0 0xc268  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_1 0xc26c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2 0xc270  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_3 0xc274  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG 0xc278  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_0 0xc27c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_1 0xc280  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG 0xc300  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_IMAGE 0xc304  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_INCR 0xc308  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_0 0xc30c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_1 0xc310  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_2 0xc314  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG 0xc318  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT 0xc31c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER 0xc320  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_INCR 0xc324  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAME_HEADER_CFG 0xc328  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG 0xc32c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_0 0xc330  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_1 0xc334  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_0 0xc338  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_1 0xc33c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG 0xc360  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_BURST_LIMIT_CFG 0xc364  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_0 0xc368  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_1 0xc36c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2 0xc370  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_3 0xc374  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG 0xc378  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_0 0xc37c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_1 0xc380  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG 0xc400  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_IMAGE 0xc404  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_INCR 0xc408  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_0 0xc40c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_1 0xc410  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_2 0xc414  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG 0xc418  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT 0xc41c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER 0xc420  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER_INCR 0xc424  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAME_HEADER_CFG 0xc428  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG 0xc42c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_0 0xc430  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_1 0xc434  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_0 0xc438  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_1 0xc43c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG 0xc460  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_BURST_LIMIT_CFG 0xc464  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_0 0xc468  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_1 0xc46c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2 0xc470  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_3 0xc474  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG 0xc478  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_0 0xc47c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_1 0xc480  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_1_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG 0xc500  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_VIRTUALFRAME_EN_MASK 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_VIRTUALFRAME_EN_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_FRAMEHEADER_EN_MASK 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_FRAMEHEADER_EN_SHIFT 0x2
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_ADDR_REUSE_EN_MASK 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_ADDR_REUSE_EN_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_AUTO_RECOVERY_EN_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_AUTO_RECOVERY_EN_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_UNUSED0_MASK 0xffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_UNUSED0_SHIFT 0x5
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_MODE_MASK 0x30000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_MODE_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_UNUSED1_MASK 0xfffc0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG_UNUSED1_SHIFT 0x12

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_IMAGE 0xc504  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_IMAGE_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_IMAGE_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_INCR 0xc508  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_0 0xc50c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_0_WIDTH_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_0_WIDTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_0_HEIGHT_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_0_HEIGHT_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_1 0xc510  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_1_X_INIT_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_1_X_INIT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_1_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_1_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_2 0xc514  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_2_STRIDE_MASK 0xffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_2_STRIDE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_2_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_2_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG 0xc518  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG_FORMAT_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG_FORMAT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG_ALIGNMENT_MASK 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG_ALIGNMENT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT 0xc51c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT_ENABLE_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT_ENABLE_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT_COUNTER_LIMIT_MASK 0x1fe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT_COUNTER_LIMIT_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT_UNUSED0_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT_UNUSED0_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER 0xc520  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER_INCR 0xc524  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER_INCR_ADDR_FRAME_INCR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAME_HEADER_CFG 0xc528  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAME_HEADER_CFG_LOCAL_ID_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAME_HEADER_CFG_LOCAL_ID_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG 0xc52c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_EN_MASK 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_EN_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_UNUSED0_MASK 0xe
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_UNUSED0_SHIFT 0x1
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_LINE_COUNT_MASK 0xffff0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_LINE_COUNT_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_UNUSED1_MASK 0xfff00000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG_UNUSED1_SHIFT 0x14

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_0 0xc530  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_1 0xc534  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_0 0xc538  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_0_PERIOD_MASK 0x1f
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_0_PERIOD_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_0_UNUSED0_MASK 0xffffffe0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_0_UNUSED0_SHIFT 0x5

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_1 0xc53c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_1_PATTERN_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_1_PATTERN_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG 0xc560  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_ALLOC_MASK 0xf
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_ALLOC_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_TRTYPE_MASK 0x70
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_TRTYPE_SHIFT 0x4
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_UNUSED0_MASK 0x80
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_UNUSED0_SHIFT 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_INDEX_MASK 0x1f00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_INDEX_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_UNUSED1_MASK 0xe000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_UNUSED1_SHIFT 0xd
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_MASK 0x10000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_CACHE_MIN_FOOT_PRINT_SHIFT 0x10
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_UNUSED2_MASK 0xfffe0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG_UNUSED2_SHIFT 0x11

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_BURST_LIMIT_CFG 0xc564  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BURST_LIMIT_CFG_MAX_BURST_LENGTH_MASK 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BURST_LIMIT_CFG_MAX_BURST_LENGTH_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BURST_LIMIT_CFG_UNUSED0_MASK 0xfffffffc
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BURST_LIMIT_CFG_UNUSED0_SHIFT 0x2

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_0 0xc568  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_0_LAST_COMSUMED_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_1 0xc56c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_1_LAST_COMSUMED_FRAMEHEADER_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2 0xc570  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_MASK 0x7
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_IMAGE_ADDR_FIFO_WORD_CNT_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_UNUSED0_MASK 0x38
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_UNUSED0_SHIFT 0x3
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_MASK 0x1c0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_FH_ADDR_FIFO_WORD_CNT_SHIFT 0x6
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_UNUSED1_MASK 0xfffffe00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2_UNUSED1_SHIFT 0x9

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_3 0xc574  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_3_CURR_FRAME_CLIENT_ADDR_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG 0xc578  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG_STATUS_0_SEL_MASK 0xff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG_STATUS_0_SEL_SHIFT 0x0
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG_STATUS_1_SEL_MASK 0xff00
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG_STATUS_1_SEL_SHIFT 0x8
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG_UNUSED0_MASK 0xffff0000
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG_UNUSED0_SHIFT 0x10

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_0 0xc57c  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_0_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_0_VAL_SHIFT 0x0

#define regIFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_1 0xc580  /*register offset*/
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_1_VAL_MASK 0xffffffff
#define IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_1_VAL_SHIFT 0x0

/*----------------------------------------------------------------------
        Register Data Structures
----------------------------------------------------------------------*/

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_ife_0_top_hw_version;

typedef union{
    _ife_ife_0_top_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_top_titan_version;

typedef union{
    _ife_ife_0_top_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_TITAN_VERSION;

typedef struct{
    unsigned  BUS_FEATURE_LINEAR_CLIENTS : 6; /* 5:0 */
    unsigned  BUS_FEATURE_UBWC_CLIENTS : 6; /* 11:6 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MAIN_LINE_BUFFER_FEATURE : 13; /* 28:16 */
    unsigned  RDI_FEATURE : 2; /* 30:29 */
    unsigned  INPUT_FORMAT_FEATURE : 1; /* 31:31 */
} _ife_ife_0_top_hw_capability;

typedef union{
    _ife_ife_0_top_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_HW_CAPABILITY;

typedef struct{
    unsigned  PEDESTAL_FEATURE : 1; /* 0:0 */
    unsigned  LINEARIZATION_FEATURE : 1; /* 1:1 */
    unsigned  DEMUX_FEATURE : 1; /* 2:2 */
    unsigned  CHROMA_UPSAMPLE_FEATURE : 1; /* 3:3 */
    unsigned  HDR_BINNING_FEATURE : 1; /* 4:4 */
    unsigned  BPC_PDPC_FEATURE : 1; /* 5:5 */
    unsigned  ABF_FEATURE : 1; /* 6:6 */
    unsigned  LSC_FEATURE : 1; /* 7:7 */
    unsigned  DEMO_FEATURE : 2; /* 9:8 */
    unsigned  BLACK_LEVEL_FEATURE : 1; /* 10:10 */
    unsigned  PDAF_FEATURE : 1; /* 11:11 */
    unsigned  DUAL_PD_FEATURE : 1; /* 12:12 */
    unsigned  LCR_FEATURE : 1; /* 13:13 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_top_lens_feature;

typedef union{
    _ife_ife_0_top_lens_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_LENS_FEATURE;

typedef struct{
    unsigned  HDR_BE_FEATURE : 1; /* 0:0 */
    unsigned  HDR_BHIST_FEATURE : 1; /* 1:1 */
    unsigned  BAF_FEATURE : 1; /* 2:2 */
    unsigned  AWB_BG_FEATURE : 1; /* 3:3 */
    unsigned  BHIST_FEATURE : 1; /* 4:4 */
    unsigned  RS_FEATURE : 1; /* 5:5 */
    unsigned  CS_FEATURE : 1; /* 6:6 */
    unsigned  IHIST_FEATURE : 1; /* 7:7 */
    unsigned  TINTLESS_BG_FEATURE : 1; /* 8:8 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_top_stats_feature;

typedef union{
    _ife_ife_0_top_stats_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_STATS_FEATURE;

typedef struct{
    unsigned  COLOR_CORRECT_FEATURE : 1; /* 0:0 */
    unsigned  GTM_FEATURE : 1; /* 1:1 */
    unsigned  GLUT_FEATURE : 1; /* 2:2 */
    unsigned  COLOR_XFORM_FEATURE : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_top_module_color_feature;

typedef union{
    _ife_ife_0_top_module_color_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_MODULE_COLOR_FEATURE;

typedef struct{
    unsigned  DISP_MN_SCALE : 1; /* 0:0 */
    unsigned  DISP_DS4 : 1; /* 1:1 */
    unsigned  DISP_DS16 : 1; /* 2:2 */
    unsigned  VID_MN_SCALE : 1; /* 3:3 */
    unsigned  VID_DSX : 1; /* 4:4 */
    unsigned  VID_DS16 : 1; /* 5:5 */
    unsigned  FD_MN_SCALE : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_top_module_zoom_feature;

typedef union{
    _ife_ife_0_top_module_zoom_feature bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_MODULE_ZOOM_FEATURE;

typedef struct{
    unsigned  CORE_SW_RST : 1; /* 0:0 */
    unsigned  WE_SW_RST : 1; /* 1:1 */
    unsigned  FE_SW_RST : 1; /* 2:2 */
    unsigned  PP_SW_RST : 1; /* 3:3 */
    unsigned  RDI_0_SW_RST : 1; /* 4:4 */
    unsigned  RDI_1_SW_RST : 1; /* 5:5 */
    unsigned  RDI_2_SW_RST : 1; /* 6:6 */
    unsigned  PDLIB_SW_RST : 1; /* 7:7 */
    unsigned  LCR_SW_RST : 1; /* 8:8 */
    unsigned  TESTGEN_SW_RST : 1; /* 9:9 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CORE_HW_RST : 1; /* 16:16 */
    unsigned  WE_SRC_GRP0_HW_RST : 1; /* 17:17 */
    unsigned  WE_SRC_GRP1_HW_RST : 1; /* 18:18 */
    unsigned  WE_SRC_GRP2_HW_RST : 1; /* 19:19 */
    unsigned  WE_SRC_GRP3_HW_RST : 1; /* 20:20 */
    unsigned  WE_SRC_GRP4_HW_RST : 1; /* 21:21 */
    unsigned  WE_SRC_GRP5_HW_RST : 1; /* 22:22 */
    unsigned  FE_HW_RST : 1; /* 23:23 */
    unsigned  PP_HW_RST : 1; /* 24:24 */
    unsigned  RDI_0_HW_RST : 1; /* 25:25 */
    unsigned  RDI_1_HW_RST : 1; /* 26:26 */
    unsigned  RDI_2_HW_RST : 1; /* 27:27 */
    unsigned  PDLIB_HW_RST : 1; /* 28:28 */
    unsigned  LCR_HW_RST : 1; /* 29:29 */
    unsigned  TESTGEN_HW_RST : 1; /* 30:30 */
    unsigned  DSP_HW_RST : 1; /* 31:31 */
} _ife_ife_0_top_rst_cmd;

typedef union{
    _ife_ife_0_top_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_RST_CMD;

typedef struct{
    unsigned  FE_CORE_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  WE_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  PEDESTAL_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  LINEARIZATION_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  BPC_PDPC_CORE_CLK_CGC_OVERRIDE : 1; /* 4:4 */
    unsigned  HDR_BINCORRECT_CORE_CLK_CGC_OVERRIDE : 1; /* 5:5 */
    unsigned  ABF_CORE_CLK_CGC_OVERRIDE : 1; /* 6:6 */
    unsigned  LSC_CORE_CLK_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  DEMO_CORE_CLK_CGC_OVERRIDE : 1; /* 8:8 */
    unsigned  BLS_CORE_CLK_CGC_OVERRIDE : 1; /* 9:9 */
    unsigned  DEMUX_CORE_CLK_CGC_OVERRIDE : 1; /* 10:10 */
    unsigned  CHROMA_UP_CORE_CLK_CGC_OVERRIDE : 1; /* 11:11 */
    unsigned  COLOR_CORRECT_CORE_CLK_CGC_OVERRIDE : 1; /* 12:12 */
    unsigned  GTM_CORE_CLK_CGC_OVERRIDE : 1; /* 13:13 */
    unsigned  GLUT_CORE_CLK_CGC_OVERRIDE : 1; /* 14:14 */
    unsigned  COLOR_XFORM_CORE_CLK_CGC_OVERRIDE : 1; /* 15:15 */
    unsigned  DOWNSCALE_MN_Y_CORE_CLK_CGC_OVERRIDE : 1; /* 16:16 */
    unsigned  DOWNSCALE_MN_C_CORE_CLK_CGC_OVERRIDE : 1; /* 17:17 */
    unsigned  DOWNSCALE_4TO1_Y_CORE_CLK_CGC_OVERRIDE : 1; /* 18:18 */
    unsigned  DOWNSCALE_4TO1_C_CORE_CLK_CGC_OVERRIDE : 1; /* 19:19 */
    unsigned  DSX_Y_CORE_CLK_CGC_OVERRIDE : 1; /* 20:20 */
    unsigned  DSX_C_CORE_CLK_CGC_OVERRIDE : 1; /* 21:21 */
    unsigned  CROP_RND_CLAMP_CORE_CLK_CGC_OVERRIDE : 1; /* 22:22 */
    unsigned  STATS_TINTLESS_BG_CORE_CLK_CGC_OVERRIDE : 1; /* 23:23 */
    unsigned  STATS_HDR_BHIST_CORE_CLK_CGC_OVERRIDE : 1; /* 24:24 */
    unsigned  STATS_HDR_BE_CORE_CLK_CGC_OVERRIDE : 1; /* 25:25 */
    unsigned  STATS_AWB_BG_CORE_CLK_CGC_OVERRIDE : 1; /* 26:26 */
    unsigned  STATS_BHIST_CORE_CLK_CGC_OVERRIDE : 1; /* 27:27 */
    unsigned  STATS_BF_CORE_CLK_CGC_OVERRIDE : 1; /* 28:28 */
    unsigned  STATS_ROW_SUMS_CORE_CLK_CGC_OVERRIDE : 1; /* 29:29 */
    unsigned  STATS_COL_SUMS_CORE_CLK_CGC_OVERRIDE : 1; /* 30:30 */
    unsigned  STATS_IHIST_CORE_CLK_CGC_OVERRIDE : 1; /* 31:31 */
} _ife_ife_0_top_core_clk_cgc_override_0;

typedef union{
    _ife_ife_0_top_core_clk_cgc_override_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_0;

typedef struct{
    unsigned  AHB_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_top_ahb_clk_cgc_override;

typedef union{
    _ife_ife_0_top_ahb_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_AHB_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  NOC_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_top_noc_clk_cgc_override;

typedef union{
    _ife_ife_0_top_noc_clk_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_NOC_CLK_CGC_OVERRIDE;

typedef struct{
    unsigned  UNUSED0 : 2; /* 1:0 */
    unsigned  DUAL_IFE_DUAL_PD_EN : 1; /* 2:2 */
    unsigned  DUAL_IFE_PIX_EN : 1; /* 3:3 */
    unsigned  PP_EXTERN_REG_UPDATE_EN : 1; /* 4:4 */
    unsigned  INPUTMUX_SEL : 2; /* 6:5 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  STATS_HDR_BHIST_SRC_SEL : 1; /* 8:8 */
    unsigned  STATS_HDR_BE_SRC_SEL : 1; /* 9:9 */
    unsigned  STATS_IHIST_SRC_SEL : 1; /* 10:10 */
    unsigned  PP_OPERATING_MODE : 2; /* 12:11 */
    unsigned  DUAL_PD_OPERATING_MODE : 1; /* 13:13 */
    unsigned  PP_INPUT_FMT : 2; /* 15:14 */
    unsigned  LCR_EXTERN_REG_UPDATE_EN : 1; /* 16:16 */
    unsigned  DUAL_PD_EXTERN_REG_UPDATE_EN : 1; /* 17:17 */
    unsigned  UNUSED2 : 5; /* 22:18 */
    unsigned  DSP_STREAMING_EN : 1; /* 23:23 */
    unsigned  DSP_STREAMING_MODE : 1; /* 24:24 */
    unsigned  DSP_STREAMING_TAP_SEL : 2; /* 26:25 */
    unsigned  DISP_DS4_R2PD_DISABLE : 1; /* 27:27 */
    unsigned  DISP_DS16_R2PD_DISABLE : 1; /* 28:28 */
    unsigned  VID_DS4_R2PD_DISABLE : 1; /* 29:29 */
    unsigned  VID_DS16_R2PD_DISABLE : 1; /* 30:30 */
    unsigned  INPUTMUX_SEL_PDAF : 1; /* 31:31 */
} _ife_ife_0_top_core_cfg_0;

typedef union{
    _ife_ife_0_top_core_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_CORE_CFG_0;

typedef struct{
    unsigned  PIXEL_RAW_SRC_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  PIXEL_RAW_FMT : 4; /* 7:4 */
    unsigned  UNUSED1 : 8; /* 15:8 */
    unsigned  ALPHA_VALUE : 16; /* 31:16 */
} _ife_ife_0_top_core_cfg_1;

typedef union{
    _ife_ife_0_top_core_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_CORE_CFG_1;

typedef struct{
    unsigned  PP_UPDATE : 1; /* 0:0 */
    unsigned  RDI0_UPDATE : 1; /* 1:1 */
    unsigned  RDI1_UPDATE : 1; /* 2:2 */
    unsigned  RDI2_UPDATE : 1; /* 3:3 */
    unsigned  UNUSED0 : 1; /* 4:4 */
    unsigned  DUAL_PD_UPDATE : 1; /* 5:5 */
    unsigned  LCR_PD_UPDATE : 1; /* 6:6 */
    unsigned  PP_UPDATE_IMD : 1; /* 7:7 */
    unsigned  RDI0_UPDATE_IMD : 1; /* 8:8 */
    unsigned  RDI1_UPDATE_IMD : 1; /* 9:9 */
    unsigned  RDI2_UPDATE_IMD : 1; /* 10:10 */
    unsigned  DUAL_PD_UPDATE_IMD : 1; /* 11:11 */
    unsigned  LCR_PD_UPDATE_IMD : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_top_reg_update_cmd;

typedef union{
    _ife_ife_0_top_reg_update_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_REG_UPDATE_CMD;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_top_irq_cmd;

typedef union{
    _ife_ife_0_top_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_CMD;

typedef struct{
    unsigned  RST_DONE_IRQ_MASK : 1; /* 0:0 */
    unsigned  UNUSED0 : 6; /* 6:1 */
    unsigned  BUS_WR_IRQ_MASK : 1; /* 7:7 */
    unsigned  BUS_RD_IRQ_MASK : 1; /* 8:8 */
    unsigned  DSP_OVERFLOW_IRQ_MASK : 1; /* 9:9 */
    unsigned  NEW_FRAME_INDEX_IRQ_MASK : 1; /* 10:10 */
    unsigned  UNUSED1 : 10; /* 20:11 */
    unsigned  RDI2_FRAME_DROP_IRQ_MASK : 1; /* 21:21 */
    unsigned  RDI1_FRAME_DROP_IRQ_MASK : 1; /* 22:22 */
    unsigned  RDI0_FRAME_DROP_IRQ_MASK : 1; /* 23:23 */
    unsigned  DUAL_PD_PIPE_FRAME_DROP_IRQ_MASK : 1; /* 24:24 */
    unsigned  PIXEL_PIPE_FRAME_DROP_IRQ_MASK : 1; /* 25:25 */
    unsigned  UNUSED2 : 1; /* 26:26 */
    unsigned  RDI2_OVERFLOW_IRQ_MASK : 1; /* 27:27 */
    unsigned  RDI1_OVERFLOW_IRQ_MASK : 1; /* 28:28 */
    unsigned  RDI0_OVERFLOW_IRQ_MASK : 1; /* 29:29 */
    unsigned  DUAL_PD_PIPE_OVERFLOW_IRQ_MASK : 1; /* 30:30 */
    unsigned  PIXEL_PIPE_OVERFLOW_IRQ_MASK : 1; /* 31:31 */
} _ife_ife_0_top_irq_mask_0;

typedef union{
    _ife_ife_0_top_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_MASK_0;

typedef struct{
    unsigned  PP_CAMIF_SOF_IRQ_MASK : 1; /* 0:0 */
    unsigned  PP_CAMIF_EOF_IRQ_MASK : 1; /* 1:1 */
    unsigned  PP_CAMIF_EPOCH0_IRQ_MASK : 1; /* 2:2 */
    unsigned  PP_CAMIF_EPOCH1_IRQ_MASK : 1; /* 3:3 */
    unsigned  RDI0_CAMIF_SOF_IRQ_MASK : 1; /* 4:4 */
    unsigned  RDI0_CAMIF_EOF_IRQ_MASK : 1; /* 5:5 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_MASK : 1; /* 6:6 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_MASK : 1; /* 7:7 */
    unsigned  RDI1_CAMIF_SOF_IRQ_MASK : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_EOF_IRQ_MASK : 1; /* 9:9 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_MASK : 1; /* 10:10 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_MASK : 1; /* 11:11 */
    unsigned  RDI2_CAMIF_SOF_IRQ_MASK : 1; /* 12:12 */
    unsigned  RDI2_CAMIF_EOF_IRQ_MASK : 1; /* 13:13 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_MASK : 1; /* 14:14 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_MASK : 1; /* 15:15 */
    unsigned  DUAL_PD_CAMIF_SOF_IRQ_MASK : 1; /* 16:16 */
    unsigned  DUAL_PD_CAMIF_EOF_IRQ_MASK : 1; /* 17:17 */
    unsigned  DUAL_PD_CAMIF_EPOCH0_IRQ_MASK : 1; /* 18:18 */
    unsigned  DUAL_PD_CAMIF_EPOCH1_IRQ_MASK : 1; /* 19:19 */
    unsigned  LCR_CAMIF_SOF_IRQ_MASK : 1; /* 20:20 */
    unsigned  LCR_CAMIF_EOF_IRQ_MASK : 1; /* 21:21 */
    unsigned  LCR_CAMIF_EPOCH0_IRQ_MASK : 1; /* 22:22 */
    unsigned  LCR_CAMIF_EPOCH1_IRQ_MASK : 1; /* 23:23 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_top_irq_mask_1;

typedef union{
    _ife_ife_0_top_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_MASK_1;

typedef struct{
    unsigned  UNUSED0 : 7; /* 6:0 */
    unsigned  DSP_IFE_PROTOCOL_VIOLATION_IRQ_MASK : 1; /* 7:7 */
    unsigned  IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_MASK : 1; /* 8:8 */
    unsigned  DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_MASK : 1; /* 9:9 */
    unsigned  PP_PREPROCESS_VIOLATION_IRQ_MASK : 1; /* 10:10 */
    unsigned  PP_CAMIF_VIOLATION_IRQ_MASK : 1; /* 11:11 */
    unsigned  PP_VIOLATION_IRQ_MASK : 1; /* 12:12 */
    unsigned  DUAL_PD_CAMIF_VIOLATION_IRQ_MASK : 1; /* 13:13 */
    unsigned  DUAL_PD_VIOLATION_IRQ_MASK : 1; /* 14:14 */
    unsigned  LCR_CAMIF_VIOLATION_IRQ_MASK : 1; /* 15:15 */
    unsigned  LCR_VIOLATION_IRQ_MASK : 1; /* 16:16 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_MASK : 1; /* 17:17 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_MASK : 1; /* 18:18 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_MASK : 1; /* 19:19 */
    unsigned  DSP_TX_VIOLATION_IRQ_MASK : 1; /* 20:20 */
    unsigned  DSP_RX_VIOLATION_IRQ_MASK : 1; /* 21:21 */
    unsigned  UNUSED1 : 6; /* 27:22 */
    unsigned  DSP_ERROR_VIOLATION_IRQ_MASK : 1; /* 28:28 */
    unsigned  DIAG_VIOLATION_IRQ_MASK : 1; /* 29:29 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_top_irq_mask_2;

typedef union{
    _ife_ife_0_top_irq_mask_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_MASK_2;

typedef struct{
    unsigned  RST_DONE_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 6; /* 6:1 */
    unsigned  BUS_WR_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  BUS_RD_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  DSP_OVERFLOW_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  NEW_FRAME_INDEX_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  UNUSED1 : 10; /* 20:11 */
    unsigned  RDI2_FRAME_DROP_IRQ_CLEAR : 1; /* 21:21 */
    unsigned  RDI1_FRAME_DROP_IRQ_CLEAR : 1; /* 22:22 */
    unsigned  RDI0_FRAME_DROP_IRQ_CLEAR : 1; /* 23:23 */
    unsigned  DUAL_PD_PIPE_FRAME_DROP_IRQ_CLEAR : 1; /* 24:24 */
    unsigned  PIXEL_PIPE_FRAME_DROP_IRQ_CLEAR : 1; /* 25:25 */
    unsigned  UNUSED2 : 1; /* 26:26 */
    unsigned  RDI2_OVERFLOW_IRQ_CLEAR : 1; /* 27:27 */
    unsigned  RDI1_OVERFLOW_IRQ_CLEAR : 1; /* 28:28 */
    unsigned  RDI0_OVERFLOW_IRQ_CLEAR : 1; /* 29:29 */
    unsigned  DUAL_PD_PIPE_OVERFLOW_IRQ_CLEAR : 1; /* 30:30 */
    unsigned  PIXEL_PIPE_OVERFLOW_IRQ_CLEAR : 1; /* 31:31 */
} _ife_ife_0_top_irq_clear_0;

typedef union{
    _ife_ife_0_top_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_CLEAR_0;

typedef struct{
    unsigned  PP_CAMIF_SOF_IRQ_CLEAR : 1; /* 0:0 */
    unsigned  PP_CAMIF_EOF_IRQ_CLEAR : 1; /* 1:1 */
    unsigned  PP_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 2:2 */
    unsigned  PP_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 3:3 */
    unsigned  RDI0_CAMIF_SOF_IRQ_CLEAR : 1; /* 4:4 */
    unsigned  RDI0_CAMIF_EOF_IRQ_CLEAR : 1; /* 5:5 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 6:6 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  RDI1_CAMIF_SOF_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_EOF_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  RDI2_CAMIF_SOF_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  RDI2_CAMIF_EOF_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  DUAL_PD_CAMIF_SOF_IRQ_CLEAR : 1; /* 16:16 */
    unsigned  DUAL_PD_CAMIF_EOF_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  DUAL_PD_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 18:18 */
    unsigned  DUAL_PD_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 19:19 */
    unsigned  LCR_CAMIF_SOF_IRQ_CLEAR : 1; /* 20:20 */
    unsigned  LCR_CAMIF_EOF_IRQ_CLEAR : 1; /* 21:21 */
    unsigned  LCR_CAMIF_EPOCH0_IRQ_CLEAR : 1; /* 22:22 */
    unsigned  LCR_CAMIF_EPOCH1_IRQ_CLEAR : 1; /* 23:23 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_top_irq_clear_1;

typedef union{
    _ife_ife_0_top_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_CLEAR_1;

typedef struct{
    unsigned  UNUSED0 : 7; /* 6:0 */
    unsigned  DSP_IFE_PROTOCOL_VIOLATION_IRQ_CLEAR : 1; /* 7:7 */
    unsigned  IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ_CLEAR : 1; /* 8:8 */
    unsigned  DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ_CLEAR : 1; /* 9:9 */
    unsigned  PP_PREPROCESS_VIOLATION_IRQ_CLEAR : 1; /* 10:10 */
    unsigned  PP_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 11:11 */
    unsigned  PP_VIOLATION_IRQ_CLEAR : 1; /* 12:12 */
    unsigned  DUAL_PD_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 13:13 */
    unsigned  DUAL_PD_VIOLATION_IRQ_CLEAR : 1; /* 14:14 */
    unsigned  LCR_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 15:15 */
    unsigned  LCR_VIOLATION_IRQ_CLEAR : 1; /* 16:16 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 17:17 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 18:18 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ_CLEAR : 1; /* 19:19 */
    unsigned  DSP_TX_VIOLATION_IRQ_CLEAR : 1; /* 20:20 */
    unsigned  DSP_RX_VIOLATION_IRQ_CLEAR : 1; /* 21:21 */
    unsigned  UNUSED1 : 6; /* 27:22 */
    unsigned  DSP_ERROR_VIOLATION_IRQ_CLEAR : 1; /* 28:28 */
    unsigned  DIAG_VIOLATION_IRQ_CLEAR : 1; /* 29:29 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_top_irq_clear_2;

typedef union{
    _ife_ife_0_top_irq_clear_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_CLEAR_2;

typedef struct{
    unsigned  RST_DONE_IRQ : 1; /* 0:0 */
    unsigned  UNUSED0 : 6; /* 6:1 */
    unsigned  BUS_WR_IRQ : 1; /* 7:7 */
    unsigned  BUS_RD_IRQ : 1; /* 8:8 */
    unsigned  DSP_OVERFLOW_IRQ : 1; /* 9:9 */
    unsigned  NEW_FRAME_INDEX_IRQ : 1; /* 10:10 */
    unsigned  UNUSED1 : 10; /* 20:11 */
    unsigned  RDI2_FRAME_DROP_IRQ : 1; /* 21:21 */
    unsigned  RDI1_FRAME_DROP_IRQ : 1; /* 22:22 */
    unsigned  RDI0_FRAME_DROP_IRQ : 1; /* 23:23 */
    unsigned  DUAL_PD_PIPE_FRAME_DROP_IRQ : 1; /* 24:24 */
    unsigned  PIXEL_PIPE_FRAME_DROP_IRQ : 1; /* 25:25 */
    unsigned  UNUSED2 : 1; /* 26:26 */
    unsigned  RDI2_OVERFLOW_IRQ : 1; /* 27:27 */
    unsigned  RDI1_OVERFLOW_IRQ : 1; /* 28:28 */
    unsigned  RDI0_OVERFLOW_IRQ : 1; /* 29:29 */
    unsigned  DUAL_PD_PIPE_OVERFLOW_IRQ : 1; /* 30:30 */
    unsigned  PIXEL_PIPE_OVERFLOW_IRQ : 1; /* 31:31 */
} _ife_ife_0_top_irq_status_0;

typedef union{
    _ife_ife_0_top_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_STATUS_0;

typedef struct{
    unsigned  PP_CAMIF_SOF_IRQ : 1; /* 0:0 */
    unsigned  PP_CAMIF_EOF_IRQ : 1; /* 1:1 */
    unsigned  PP_CAMIF_EPOCH0_IRQ : 1; /* 2:2 */
    unsigned  PP_CAMIF_EPOCH1_IRQ : 1; /* 3:3 */
    unsigned  RDI0_CAMIF_SOF_IRQ : 1; /* 4:4 */
    unsigned  RDI0_CAMIF_EOF_IRQ : 1; /* 5:5 */
    unsigned  RDI0_CAMIF_EPOCH0_IRQ : 1; /* 6:6 */
    unsigned  RDI0_CAMIF_EPOCH1_IRQ : 1; /* 7:7 */
    unsigned  RDI1_CAMIF_SOF_IRQ : 1; /* 8:8 */
    unsigned  RDI1_CAMIF_EOF_IRQ : 1; /* 9:9 */
    unsigned  RDI1_CAMIF_EPOCH0_IRQ : 1; /* 10:10 */
    unsigned  RDI1_CAMIF_EPOCH1_IRQ : 1; /* 11:11 */
    unsigned  RDI2_CAMIF_SOF_IRQ : 1; /* 12:12 */
    unsigned  RDI2_CAMIF_EOF_IRQ : 1; /* 13:13 */
    unsigned  RDI2_CAMIF_EPOCH0_IRQ : 1; /* 14:14 */
    unsigned  RDI2_CAMIF_EPOCH1_IRQ : 1; /* 15:15 */
    unsigned  DUAL_PD_CAMIF_SOF_IRQ : 1; /* 16:16 */
    unsigned  DUAL_PD_CAMIF_EOF_IRQ : 1; /* 17:17 */
    unsigned  DUAL_PD_CAMIF_EPOCH0_IRQ : 1; /* 18:18 */
    unsigned  DUAL_PD_CAMIF_EPOCH1_IRQ : 1; /* 19:19 */
    unsigned  LCR_CAMIF_SOF_IRQ : 1; /* 20:20 */
    unsigned  LCR_CAMIF_EOF_IRQ : 1; /* 21:21 */
    unsigned  LCR_CAMIF_EPOCH0_IRQ : 1; /* 22:22 */
    unsigned  LCR_CAMIF_EPOCH1_IRQ : 1; /* 23:23 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_top_irq_status_1;

typedef union{
    _ife_ife_0_top_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_STATUS_1;

typedef struct{
    unsigned  UNUSED0 : 7; /* 6:0 */
    unsigned  DSP_IFE_PROTOCOL_VIOLATION_IRQ : 1; /* 7:7 */
    unsigned  IFE_DSP_TX_PROTOCOL_VIOLATION_IRQ : 1; /* 8:8 */
    unsigned  DSP_IFE_RX_PROTOCOL_VIOLATION_IRQ : 1; /* 9:9 */
    unsigned  PP_PREPROCESS_VIOLATION_IRQ : 1; /* 10:10 */
    unsigned  PP_CAMIF_VIOLATION_IRQ : 1; /* 11:11 */
    unsigned  PP_VIOLATION_IRQ : 1; /* 12:12 */
    unsigned  DUAL_PD_CAMIF_VIOLATION_IRQ : 1; /* 13:13 */
    unsigned  DUAL_PD_VIOLATION_IRQ : 1; /* 14:14 */
    unsigned  LCR_CAMIF_VIOLATION_IRQ : 1; /* 15:15 */
    unsigned  LCR_VIOLATION_IRQ : 1; /* 16:16 */
    unsigned  RDI0_CAMIF_VIOLATION_IRQ : 1; /* 17:17 */
    unsigned  RDI1_CAMIF_VIOLATION_IRQ : 1; /* 18:18 */
    unsigned  RDI2_CAMIF_VIOLATION_IRQ : 1; /* 19:19 */
    unsigned  DSP_TX_VIOLATION_IRQ : 1; /* 20:20 */
    unsigned  DSP_RX_VIOLATION_IRQ : 1; /* 21:21 */
    unsigned  UNUSED1 : 6; /* 27:22 */
    unsigned  DSP_ERROR_VIOLATION_IRQ : 1; /* 28:28 */
    unsigned  DIAG_VIOLATION_IRQ : 1; /* 29:29 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_top_irq_status_2;

typedef union{
    _ife_ife_0_top_irq_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_STATUS_2;

typedef struct{
    unsigned  UNUSED0 : 6; /* 5:0 */
    unsigned  BUS_WR_IRQ_SET : 1; /* 6:6 */
    unsigned  BUS_RD_IRQ_SET : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_top_irq_set;

typedef union{
    _ife_ife_0_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_IRQ_SET;

typedef struct{
    unsigned  DIAG_EN : 1; /* 0:0 */
    unsigned  SENSOR_SEL : 3; /* 3:1 */
    unsigned  PP_CAMIF_FRM_CNT_EN : 1; /* 4:4 */
    unsigned  RDI0_FRM_CNT_EN : 1; /* 5:5 */
    unsigned  RDI1_FRM_CNT_EN : 1; /* 6:6 */
    unsigned  RDI2_FRM_CNT_EN : 1; /* 7:7 */
    unsigned  DUAL_PD_CAMIF_FRM_CNT_EN : 1; /* 8:8 */
    unsigned  LCR_CAMIF_FRM_CNT_EN : 1; /* 9:9 */
    unsigned  DSP_FRM_CNT_EN : 1; /* 10:10 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ife_ife_0_top_diag_cfg;

typedef union{
    _ife_ife_0_top_diag_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DIAG_CFG;

typedef struct{
    unsigned  SENSOR_HBI : 14; /* 13:0 */
    unsigned  SENSOR_NEQ_HBI : 1; /* 14:14 */
    unsigned  SENSOR_HBI_MIN_ERROR : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_top_diag_sensor_status_0;

typedef union{
    _ife_ife_0_top_diag_sensor_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_0;

typedef struct{
    unsigned  PP_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  RDI0_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  RDI1_CAMIF_FRM_CNT : 8; /* 23:16 */
    unsigned  RDI2_CAMIF_FRM_CNT : 8; /* 31:24 */
} _ife_ife_0_top_diag_sensor_frm_cnt_status_0;

typedef union{
    _ife_ife_0_top_diag_sensor_frm_cnt_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_0;

typedef struct{
    unsigned  DUAL_PD_CAMIF_FRM_CNT : 8; /* 7:0 */
    unsigned  LCR_CAMIF_FRM_CNT : 8; /* 15:8 */
    unsigned  DSP_FRM_CNT : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_top_diag_sensor_frm_cnt_status_1;

typedef union{
    _ife_ife_0_top_diag_sensor_frm_cnt_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DIAG_SENSOR_FRM_CNT_STATUS_1;

typedef struct{
    unsigned  PP_VIOLATION_MOD_ID : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  LCR_VIOLATION_MOD_ID : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  DUAL_PD_VIOLATION_MOD_ID : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_top_violation_status;

typedef union{
    _ife_ife_0_top_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_VIOLATION_STATUS;

typedef struct{
    unsigned  AFIFO_RX_OVERFLOW : 1; /* 0:0 */
    unsigned  AFIFO_TX_OVERFLOW : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  AFIFO_HBI : 14; /* 21:8 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _ife_ife_0_top_dsp_status;

typedef union{
    _ife_ife_0_top_dsp_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DSP_STATUS;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_0;

typedef union{
    _ife_ife_0_top_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_0;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_1;

typedef union{
    _ife_ife_0_top_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_2;

typedef union{
    _ife_ife_0_top_debug_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_2;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_3;

typedef union{
    _ife_ife_0_top_debug_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_3;

typedef struct{
    unsigned  EVENTS : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_top_trigger_cdm_events;

typedef union{
    _ife_ife_0_top_trigger_cdm_events bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_TRIGGER_CDM_EVENTS;

typedef struct{
    unsigned  TOP_CORE_CLK_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  CAMIF_CORE_CLK_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  CAMIF_LITE_CORE_CLK_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  PREPROCESS_CORE_CLK_CGC_OVERRIDE : 1; /* 3:3 */
    unsigned  CSID_CORE_CLK_CGC_OVERRIDE : 1; /* 4:4 */
    unsigned  LCR_CORE_CLK_CGC_OVERRIDE : 1; /* 5:5 */
    unsigned  PDLIB_CORE_CLK_CGC_OVERRIDE : 1; /* 6:6 */
    unsigned  TESTGEN_CORE_CLK_CGC_OVERRIDE : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_top_core_clk_cgc_override_1;

typedef union{
    _ife_ife_0_top_core_clk_cgc_override_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_CORE_CLK_CGC_OVERRIDE_1;

typedef struct{
    unsigned  SENSOR_VBI : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_top_diag_sensor_status_1;

typedef union{
    _ife_ife_0_top_diag_sensor_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DIAG_SENSOR_STATUS_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_4;

typedef union{
    _ife_ife_0_top_debug_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_4;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_5;

typedef union{
    _ife_ife_0_top_debug_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_5;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_6;

typedef union{
    _ife_ife_0_top_debug_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_6;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_7;

typedef union{
    _ife_ife_0_top_debug_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_7;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_8;

typedef union{
    _ife_ife_0_top_debug_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_8;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_9;

typedef union{
    _ife_ife_0_top_debug_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_9;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_10;

typedef union{
    _ife_ife_0_top_debug_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_10;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_11;

typedef union{
    _ife_ife_0_top_debug_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_11;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_12;

typedef union{
    _ife_ife_0_top_debug_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_12;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_top_debug_13;

typedef union{
    _ife_ife_0_top_debug_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_13;

typedef struct{
    unsigned  DEBUG_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_top_debug_cfg;

typedef union{
    _ife_ife_0_top_debug_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_DEBUG_CFG;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 4; /* 7:4 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_top_perf_count_cfg_0;

typedef union{
    _ife_ife_0_top_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_perf0_count1_val;

typedef union{
    _ife_ife_0_top_perf0_count1_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF0_COUNT1_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_perf0_count2_val;

typedef union{
    _ife_ife_0_top_perf0_count2_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF0_COUNT2_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_perf0_count3_val;

typedef union{
    _ife_ife_0_top_perf0_count3_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF0_COUNT3_VAL;

typedef struct{
    unsigned  PERF_COUNT3_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_COUNT2_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_COUNT1_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ife_ife_0_top_perf0_count_status;

typedef union{
    _ife_ife_0_top_perf0_count_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF0_COUNT_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 4; /* 7:4 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_top_perf_count_cfg_1;

typedef union{
    _ife_ife_0_top_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_perf1_count1_val;

typedef union{
    _ife_ife_0_top_perf1_count1_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF1_COUNT1_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_perf1_count2_val;

typedef union{
    _ife_ife_0_top_perf1_count2_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF1_COUNT2_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_perf1_count3_val;

typedef union{
    _ife_ife_0_top_perf1_count3_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF1_COUNT3_VAL;

typedef struct{
    unsigned  PERF_COUNT3_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_COUNT2_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_COUNT1_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ife_ife_0_top_perf1_count_status;

typedef union{
    _ife_ife_0_top_perf1_count_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_PERF1_COUNT_STATUS;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_top_scratch_0;

typedef union{
    _ife_ife_0_top_scratch_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_SCRATCH_0;

typedef struct{
    unsigned  THROTTLE_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 15; /* 15:1 */
    unsigned  THROTTLE_PATTERN_VAL : 16; /* 31:16 */
} _ife_ife_0_top_core_cfg_2;

typedef union{
    _ife_ife_0_top_core_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_CORE_CFG_2;

typedef struct{
    unsigned  FRAME_INDEX_VAL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_top_sbi_frame_index;

typedef union{
    _ife_ife_0_top_sbi_frame_index bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_SBI_FRAME_INDEX;

typedef struct{
    unsigned  HDR_BHIST_THROTTLE_CNT : 4; /* 3:0 */
    unsigned  BHIST_THROTTLE_CNT : 4; /* 7:4 */
    unsigned  IHIST_THROTTLE_CNT : 4; /* 11:8 */
    unsigned  CS_THROTTLE_CNT : 4; /* 15:12 */
    unsigned  HDR_BE_THROTTLE_CNT : 4; /* 19:16 */
    unsigned  TINTLESS_BG_THROTTLE_CNT : 4; /* 23:20 */
    unsigned  AWB_BG_THROTTLE_CNT : 4; /* 27:24 */
    unsigned  BAF_THROTTLE_CNT : 4; /* 31:28 */
} _ife_ife_0_top_stats_throttle_cnt_cfg;

typedef union{
    _ife_ife_0_top_stats_throttle_cnt_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_STATS_THROTTLE_CNT_CFG;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_top_spare;

typedef union{
    _ife_ife_0_top_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_TOP_SPARE;

typedef struct{
    unsigned  REVISION : 16; /* 15:0 */
    unsigned  MINOR_VERSION : 12; /* 27:16 */
    unsigned  MAJOR_VERSION : 4; /* 31:28 */
} _ife_ife_0_clc_cdm_hw_version;

typedef union{
    _ife_ife_0_clc_cdm_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_HW_VERSION;

typedef struct{
    unsigned  STEP : 8; /* 7:0 */
    unsigned  TIER : 8; /* 15:8 */
    unsigned  GENERATION : 8; /* 23:16 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_cdm_titan_version;

typedef union{
    _ife_ife_0_clc_cdm_titan_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_TITAN_VERSION;

typedef struct{
    unsigned  CORE_RST_STB : 1; /* 0:0 */
    unsigned  PERF_MON_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  BL_FIFO_RST_STB : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_cdm_rst_cmd;

typedef union{
    _ife_ife_0_clc_cdm_rst_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_RST_CMD;

typedef struct{
    unsigned  CDM_CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  AHB_CGC_OVERRIDE : 1; /* 1:1 */
    unsigned  RIF_CGC_OVERRIDE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_cdm_cgc_cfg;

typedef union{
    _ife_ife_0_clc_cdm_cgc_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CGC_CFG;

typedef struct{
    unsigned  AHB_BURST_LEN : 4; /* 3:0 */
    unsigned  AHB_BURST_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  AHB_STOP_ON_ERROR : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_cdm_core_cfg;

typedef union{
    _ife_ife_0_clc_cdm_core_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CORE_CFG;

typedef struct{
    unsigned  CDM_EN : 1; /* 0:0 */
    unsigned  CDM_PAUSE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_cdm_core_en;

typedef union{
    _ife_ife_0_clc_cdm_core_en bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CORE_EN;

typedef struct{
    unsigned  AXI_BURST_LEN : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  BUS_RD_CLIENT_REQ_DATA_CNTR_MAX : 16; /* 31:16 */
} _ife_ife_0_clc_cdm_fe_cfg;

typedef union{
    _ife_ife_0_clc_cdm_fe_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_FE_CFG;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ife_ife_0_clc_cdm_irq_mask;

typedef union{
    _ife_ife_0_clc_cdm_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_MASK;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ife_ife_0_clc_cdm_irq_clear;

typedef union{
    _ife_ife_0_clc_cdm_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_CLEAR;

typedef struct{
    unsigned  IRQ_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_cdm_irq_clear_cmd;

typedef union{
    _ife_ife_0_clc_cdm_irq_clear_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_CLEAR_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ife_ife_0_clc_cdm_irq_set;

typedef union{
    _ife_ife_0_clc_cdm_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_SET;

typedef struct{
    unsigned  IRQ_SET_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_cdm_irq_set_cmd;

typedef union{
    _ife_ife_0_clc_cdm_irq_set_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_SET_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_INLINE_IRQ : 1; /* 1:1 */
    unsigned  INFO_BL_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  ERROR_INV_CMD : 1; /* 16:16 */
    unsigned  ERROR_OVER_FLOW : 1; /* 17:17 */
    unsigned  ERROR_AHB_BUS : 1; /* 18:18 */
    unsigned  UNUSED1 : 13; /* 31:19 */
} _ife_ife_0_clc_cdm_irq_status;

typedef union{
    _ife_ife_0_clc_cdm_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_STATUS;

typedef struct{
    unsigned  BASE : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_bl_fifo_base_reg;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_base_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_BASE_REG;

typedef struct{
    unsigned  LEN : 20; /* 19:0 */
    unsigned  UNUSED0 : 4; /* 23:20 */
    unsigned  TAG : 8; /* 31:24 */
} _ife_ife_0_clc_cdm_bl_fifo_len_reg;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_len_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_REG;

typedef struct{
    unsigned  COMMIT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_cdm_bl_fifo_store_reg;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_store_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_STORE_REG;

typedef struct{
    unsigned  REQ_SIZE : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_cdm_bl_fifo_cfg;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_CFG;

typedef struct{
    unsigned  FIFO_OFFSET : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_cdm_bl_fifo_rb;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_rb bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_RB;

typedef struct{
    unsigned  BASE : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_bl_fifo_base_rb;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_base_rb bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_BASE_RB;

typedef struct{
    unsigned  LEN : 20; /* 19:0 */
    unsigned  UNUSED0 : 4; /* 23:20 */
    unsigned  TAG : 8; /* 31:24 */
} _ife_ife_0_clc_cdm_bl_fifo_len_rb;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_len_rb bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_LEN_RB;

typedef struct{
    unsigned  PENDING_REQ : 7; /* 6:0 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_clc_cdm_bl_fifo_pending_req_rb;

typedef union{
    _ife_ife_0_clc_cdm_bl_fifo_pending_req_rb bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BL_FIFO_PENDING_REQ_RB;

typedef struct{
    unsigned  VALUE : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_irq_usr_data;

typedef union{
    _ife_ife_0_clc_cdm_irq_usr_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_IRQ_USR_DATA;

typedef struct{
    unsigned  MASK : 8; /* 7:0 */
    unsigned  ID : 8; /* 15:8 */
    unsigned  WAITING : 1; /* 16:16 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_clc_cdm_wait_status;

typedef union{
    _ife_ife_0_clc_cdm_wait_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_WAIT_STATUS;

typedef struct{
    unsigned  WAITING : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_comp_wait_status0;

typedef union{
    _ife_ife_0_clc_cdm_comp_wait_status0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS0;

typedef struct{
    unsigned  WAITING : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_comp_wait_status1;

typedef union{
    _ife_ife_0_clc_cdm_comp_wait_status1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_COMP_WAIT_STATUS1;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_0_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_0_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_0_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_1_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_1_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_1_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_2_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_2_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_2_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_3_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_3_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_3_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_4_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_4_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_4_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_5_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_5_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_5_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_6_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_6_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_6_REG;

typedef struct{
    unsigned  GP_REG : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_scratch_7_reg;

typedef union{
    _ife_ife_0_clc_cdm_scratch_7_reg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SCRATCH_7_REG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_last_ahb_addr;

typedef union{
    _ife_ife_0_clc_cdm_last_ahb_addr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_LAST_AHB_ADDR;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_last_ahb_data;

typedef union{
    _ife_ife_0_clc_cdm_last_ahb_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_LAST_AHB_DATA;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  LOG_AHB : 1; /* 8:8 */
    unsigned  UNUSED1 : 7; /* 15:9 */
    unsigned  BL_FIFO_RD_EN : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_cdm_core_dbug;

typedef union{
    _ife_ife_0_clc_cdm_core_dbug bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CORE_DBUG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_last_ahb_err_addr;

typedef union{
    _ife_ife_0_clc_cdm_last_ahb_err_addr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_LAST_AHB_ERR_ADDR;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_last_ahb_err_data;

typedef union{
    _ife_ife_0_clc_cdm_last_ahb_err_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_LAST_AHB_ERR_DATA;

typedef struct{
    unsigned  BASE : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_current_bl_base;

typedef union{
    _ife_ife_0_clc_cdm_current_bl_base bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CURRENT_BL_BASE;

typedef struct{
    unsigned  LEN : 20; /* 19:0 */
    unsigned  UNUSED0 : 4; /* 23:20 */
    unsigned  TAG : 8; /* 31:24 */
} _ife_ife_0_clc_cdm_current_bl_len;

typedef union{
    _ife_ife_0_clc_cdm_current_bl_len bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CURRENT_BL_LEN;

typedef struct{
    unsigned  VALUE : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_cdm_current_used_ahb_base;

typedef union{
    _ife_ife_0_clc_cdm_current_used_ahb_base bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_CURRENT_USED_AHB_BASE;

typedef struct{
    unsigned  VALUE : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_debug_status;

typedef union{
    _ife_ife_0_clc_cdm_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_DEBUG_STATUS;

typedef struct{
    unsigned  FE_SAMP_MODE : 2; /* 1:0 */
    unsigned  FE_ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_cdm_bus_misr_cfg_0;

typedef union{
    _ife_ife_0_clc_cdm_bus_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_0;

typedef struct{
    unsigned  MISR_RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_cdm_bus_misr_cfg_1;

typedef union{
    _ife_ife_0_clc_cdm_bus_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_bus_misr_rd_val;

typedef union{
    _ife_ife_0_clc_cdm_bus_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_BUS_MISR_RD_VAL;

typedef struct{
    unsigned  PERF_MON_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_cdm_perf_mon_ctrl;

typedef union{
    _ife_ife_0_clc_cdm_perf_mon_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_MON_CTRL;

typedef struct{
    unsigned  TOTAL_CYCLES : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_perf_mon_0;

typedef union{
    _ife_ife_0_clc_cdm_perf_mon_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_MON_0;

typedef struct{
    unsigned  TOTAL_CYCLES : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_perf_mon_1;

typedef union{
    _ife_ife_0_clc_cdm_perf_mon_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_MON_1;

typedef struct{
    unsigned  TOTAL_CYCLES : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_perf_mon_2;

typedef union{
    _ife_ife_0_clc_cdm_perf_mon_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_MON_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_cdm_perf_count_cfg_0;

typedef union{
    _ife_ife_0_clc_cdm_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_perf_always_count_val;

typedef union{
    _ife_ife_0_clc_cdm_perf_always_count_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_ALWAYS_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_perf_busy_count_val;

typedef union{
    _ife_ife_0_clc_cdm_perf_busy_count_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_BUSY_COUNT_VAL;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_perf_stall_axi_count_val;

typedef union{
    _ife_ife_0_clc_cdm_perf_stall_axi_count_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_STALL_AXI_COUNT_VAL;

typedef struct{
    unsigned  PERF_ALWAYS_COUNT_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  PERF_BUSY_COUNT_DONE : 1; /* 4:4 */
    unsigned  UNUSED1 : 3; /* 7:5 */
    unsigned  PERF_STALL_AXI_COUNT_DONE : 1; /* 8:8 */
    unsigned  UNUSED2 : 23; /* 31:9 */
} _ife_ife_0_clc_cdm_perf_count_status;

typedef union{
    _ife_ife_0_clc_cdm_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_PERF_COUNT_STATUS;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_icl_last_data0;

typedef union{
    _ife_ife_0_clc_cdm_icl_last_data0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_ICL_LAST_DATA0;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_icl_last_data1;

typedef union{
    _ife_ife_0_clc_cdm_icl_last_data1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_ICL_LAST_DATA1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_icl_last_data2;

typedef union{
    _ife_ife_0_clc_cdm_icl_last_data2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_ICL_LAST_DATA2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_cdm_icl_inv_data;

typedef union{
    _ife_ife_0_clc_cdm_icl_inv_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_ICL_INV_DATA;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_cdm_spare;

typedef union{
    _ife_ife_0_clc_cdm_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CDM_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_clc_csid_hw_version;

typedef union{
    _ife_ife_0_clc_csid_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_HW_VERSION;

typedef struct{
    unsigned  CGC_MODE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_cfg0;

typedef union{
    _ife_ife_0_clc_csid_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CFG0;

typedef struct{
    unsigned  GLOBAL_HALT_CMD : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_csid_ctrl;

typedef union{
    _ife_ife_0_clc_csid_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CTRL;

typedef struct{
    unsigned  IFE_CLK_DOMAIN : 1; /* 0:0 */
    unsigned  PHY_CLK_DOMAIN : 1; /* 1:1 */
    unsigned  CSID_CLK_DOMAIN : 1; /* 2:2 */
    unsigned  SW_REGS : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_reset;

typedef union{
    _ife_ife_0_clc_csid_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RESET;

typedef struct{
    unsigned  RST_STROBES : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RST_STROBES;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 24; /* 27:4 */
    unsigned  DOMAIN_SEL : 4; /* 31:28 */
} _ife_ife_0_clc_csid_test_bus_ctrl;

typedef union{
    _ife_ife_0_clc_csid_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL;

typedef struct{
    unsigned  STATUS_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_csi2_rx_irq_status;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_csi2_rx_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_csi2_rx_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_csi2_rx_irq_set;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ipp_irq_status;

typedef union{
    _ife_ife_0_clc_csid_ipp_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ipp_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_ipp_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ipp_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_ipp_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ipp_irq_set;

typedef union{
    _ife_ife_0_clc_csid_ipp_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi0_irq_status;

typedef union{
    _ife_ife_0_clc_csid_rdi0_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi0_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_rdi0_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi0_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_rdi0_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi0_irq_set;

typedef union{
    _ife_ife_0_clc_csid_rdi0_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi1_irq_status;

typedef union{
    _ife_ife_0_clc_csid_rdi1_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi1_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_rdi1_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi1_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_rdi1_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi1_irq_set;

typedef union{
    _ife_ife_0_clc_csid_rdi1_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi2_irq_status;

typedef union{
    _ife_ife_0_clc_csid_rdi2_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi2_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_rdi2_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi2_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_rdi2_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_rdi2_irq_set;

typedef union{
    _ife_ife_0_clc_csid_rdi2_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_IRQ_SET;

typedef struct{
    unsigned  STATUS_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_top_irq_status;

typedef union{
    _ife_ife_0_clc_csid_top_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TOP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_top_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_top_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TOP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_top_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_top_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TOP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_top_irq_set;

typedef union{
    _ife_ife_0_clc_csid_top_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TOP_IRQ_SET;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_irq_cmd;

typedef union{
    _ife_ife_0_clc_csid_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IRQ_CMD;

typedef struct{
    unsigned  ADDR : 6; /* 5:0 */
    unsigned  UNUSED0 : 14; /* 19:6 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_csid_dmi_cfg;

typedef union{
    _ife_ife_0_clc_csid_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_dmi_lut_cfg;

typedef union{
    _ife_ife_0_clc_csid_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_LUT_CFG;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_csid_dmi_cmd;

typedef union{
    _ife_ife_0_clc_csid_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_dmi_status;

typedef union{
    _ife_ife_0_clc_csid_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_clc_csid_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_clc_csid_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  STATUS_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ppp_irq_status;

typedef union{
    _ife_ife_0_clc_csid_ppp_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_IRQ_STATUS;

typedef struct{
    unsigned  MASK_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ppp_irq_mask;

typedef union{
    _ife_ife_0_clc_csid_ppp_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_IRQ_MASK;

typedef struct{
    unsigned  CLEAR_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ppp_irq_clear;

typedef union{
    _ife_ife_0_clc_csid_ppp_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_IRQ_CLEAR;

typedef struct{
    unsigned  SET_VEC : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_clc_csid_ppp_irq_set;

typedef union{
    _ife_ife_0_clc_csid_ppp_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_IRQ_SET;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data;

typedef union{
    _ife_ife_0_clc_csid_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_1;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_2;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_3;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_4;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_5;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_6;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_7;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_8;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_9;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_10;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_11;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_12;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_13;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_14;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_csid_dmi_data_15;

typedef union{
    _ife_ife_0_clc_csid_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_DMI_DATA_15;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_spare;

typedef union{
    _ife_ife_0_clc_csid_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_SPARE;

typedef struct{
    unsigned  NUM_ACTIVE_LANES : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  DL0_INPUT_SEL : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  DL1_INPUT_SEL : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  DL2_INPUT_SEL : 2; /* 13:12 */
    unsigned  UNUSED3 : 2; /* 15:14 */
    unsigned  DL3_INPUT_SEL : 2; /* 17:16 */
    unsigned  UNUSED4 : 2; /* 19:18 */
    unsigned  PHY_NUM_SEL : 3; /* 22:20 */
    unsigned  UNUSED5 : 1; /* 23:23 */
    unsigned  PHY_TYPE_SEL : 1; /* 24:24 */
    unsigned  UNUSED6 : 7; /* 31:25 */
} _ife_ife_0_clc_csid_csi2_rx_cfg0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0;

typedef struct{
    unsigned  PACKET_ECC_CORRECTION_EN : 1; /* 0:0 */
    unsigned  DE_SCRAMBLE_EN : 1; /* 1:1 */
    unsigned  VC_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COMPLETE_STREAM_EN : 1; /* 4:4 */
    unsigned  COMPLETE_STREAM_FRAME_TIMING : 1; /* 5:5 */
    unsigned  MISR_EN : 1; /* 6:6 */
    unsigned  CGC_MODE : 1; /* 7:7 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_clc_csid_csi2_rx_cfg1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1;

typedef struct{
    unsigned  LONG_PKT_CAPTURE_EN : 1; /* 0:0 */
    unsigned  SHORT_PKT_CAPTURE_EN : 1; /* 1:1 */
    unsigned  CPHY_PKT_CAPTURE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_PKT_CAPTURE_VC_DT : 11; /* 14:4 */
    unsigned  SHORT_PKT_CAPTURE_VC : 5; /* 19:15 */
    unsigned  CPHY_PKT_CAPTURE_VC_DT : 11; /* 30:20 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_clc_csid_csi2_rx_capture_ctrl;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_capture_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURE_CTRL;

typedef struct{
    unsigned  RST_STROBES : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_clc_csid_csi2_rx_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_RST_STROBES;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_unmapped_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_UNMAPPED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  FRAME_LINE_COUNT : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_clc_csid_csi2_rx_captured_short_pkt_0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_short_pkt_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_csid_csi2_rx_captured_short_pkt_1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_short_pkt_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_SHORT_PKT_1;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_clc_csid_csi2_rx_captured_long_pkt_hdr_0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_long_pkt_hdr_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_0;

typedef struct{
    unsigned  ECC : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_csid_csi2_rx_captured_long_pkt_hdr_1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_long_pkt_hdr_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_HDR_1;

typedef struct{
    unsigned  EXPECTED_CRC : 16; /* 15:0 */
    unsigned  CALCULATED_CRC : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_captured_long_pkt_ftr;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_long_pkt_ftr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_LONG_PKT_FTR;

typedef struct{
    unsigned  WC : 16; /* 15:0 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  UNUSED0 : 5; /* 31:27 */
} _ife_ife_0_clc_csid_csi2_rx_captured_cphy_pkt_hdr;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_captured_cphy_pkt_hdr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_CAPTURED_CPHY_PKT_HDR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_clc_csid_csi2_rx_lane0_misr;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_lane0_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_LANE0_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_clc_csid_csi2_rx_lane1_misr;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_lane1_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_LANE1_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_clc_csid_csi2_rx_lane2_misr;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_lane2_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_LANE2_MISR;

typedef struct{
    unsigned  MISR : 32; /* 31:0 */
} _ife_ife_0_clc_csid_csi2_rx_lane3_misr;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_lane3_misr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_LANE3_MISR;

typedef struct{
    unsigned  TOTAL_PKTS_RCVD : 32; /* 31:0 */
} _ife_ife_0_clc_csid_csi2_rx_total_pkts_rcvd;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_total_pkts_rcvd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_PKTS_RCVD;

typedef struct{
    unsigned  TOTAL_RECOVERED_PKTS : 16; /* 15:0 */
    unsigned  TOTAL_UNRECOVERABLE_PKTS : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_stats_ecc;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_stats_ecc bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_STATS_ECC;

typedef struct{
    unsigned  TOTAL_CRC_ERRORS : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_total_crc_errors;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_total_crc_errors bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_TOTAL_CRC_ERRORS;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type3_cfg0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type3_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type3_cfg1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type3_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE3_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type2_cfg0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type2_cfg1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE2_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type1_cfg0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type1_cfg1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE1_CFG1;

typedef struct{
    unsigned  LANE1_SEED : 16; /* 15:0 */
    unsigned  LANE0_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type0_cfg0;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG0;

typedef struct{
    unsigned  LANE3_SEED : 16; /* 15:0 */
    unsigned  LANE2_SEED : 16; /* 31:16 */
} _ife_ife_0_clc_csid_csi2_rx_de_scramble_type0_cfg1;

typedef union{
    _ife_ife_0_clc_csid_csi2_rx_de_scramble_type0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_CSI2_RX_DE_SCRAMBLE_TYPE0_CFG1;

typedef struct{
    unsigned  FORMAT_MEASURE_EN : 1; /* 0:0 */
    unsigned  TIMESTAMP_EN : 1; /* 1:1 */
    unsigned  BIN_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  PIX_STORE_EN : 1; /* 7:7 */
    unsigned  MISR_EN : 1; /* 8:8 */
    unsigned  CGC_MODE : 1; /* 9:9 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  QUAD_CFA_BIN_EN : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_clc_csid_ipp_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ipp_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  ROUND_MODE : 2; /* 3:2 */
    unsigned  MIN_HBI : 4; /* 7:4 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_csid_ipp_cfg1;

typedef union{
    _ife_ife_0_clc_csid_ipp_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 2; /* 3:2 */
    unsigned  HALT_MASTER_SEL : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_csid_ipp_ctrl;

typedef union{
    _ife_ife_0_clc_csid_ipp_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_frame_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_ipp_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ipp_frame_drop_period;

typedef union{
    _ife_ife_0_clc_csid_ipp_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_irq_subsample_pattern;

typedef union{
    _ife_ife_0_clc_csid_ipp_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ipp_irq_subsample_period;

typedef union{
    _ife_ife_0_clc_csid_ipp_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ipp_hcrop;

typedef union{
    _ife_ife_0_clc_csid_ipp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ipp_vcrop;

typedef union{
    _ife_ife_0_clc_csid_ipp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_pix_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_ipp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ipp_pix_drop_period;

typedef union{
    _ife_ife_0_clc_csid_ipp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_line_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_ipp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ipp_line_drop_period;

typedef union{
    _ife_ife_0_clc_csid_ipp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_clc_csid_ipp_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_ipp_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_ipp_status;

typedef union{
    _ife_ife_0_clc_csid_ipp_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_STATUS;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_misr_val;

typedef union{
    _ife_ife_0_clc_csid_ipp_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_MISR_VAL;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_ipp_format_measure_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ipp_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ipp_format_measure_cfg1;

typedef union{
    _ife_ife_0_clc_csid_ipp_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ipp_format_measure0;

typedef union{
    _ife_ife_0_clc_csid_ipp_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_ipp_format_measure1;

typedef union{
    _ife_ife_0_clc_csid_ipp_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ipp_format_measure2;

typedef union{
    _ife_ife_0_clc_csid_ipp_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ipp_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ipp_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ipp_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ipp_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ipp_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_clc_csid_ipp_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ipp_error_recovery_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ipp_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ipp_error_recovery_cfg1;

typedef union{
    _ife_ife_0_clc_csid_ipp_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ipp_error_recovery_cfg2;

typedef union{
    _ife_ife_0_clc_csid_ipp_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ipp_multi_vcdt_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ipp_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_IPP_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_clc_csid_rdi0_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi0_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_csid_rdi0_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi0_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_rdi0_ctrl;

typedef union{
    _ife_ife_0_clc_csid_rdi0_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_frame_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi0_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi0_frame_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi0_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_irq_subsample_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi0_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi0_irq_subsample_period;

typedef union{
    _ife_ife_0_clc_csid_rdi0_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi0_rpp_hcrop;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi0_rpp_vcrop;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_rpp_pix_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi0_rpp_pix_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_rpp_line_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi0_rpp_line_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_csid_rdi0_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_rdi0_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_rdi0_status;

typedef union{
    _ife_ife_0_clc_csid_rdi0_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_misr_val0;

typedef union{
    _ife_ife_0_clc_csid_rdi0_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_misr_val1;

typedef union{
    _ife_ife_0_clc_csid_rdi0_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_misr_val2;

typedef union{
    _ife_ife_0_clc_csid_rdi0_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_misr_val3;

typedef union{
    _ife_ife_0_clc_csid_rdi0_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_rdi0_format_measure_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi0_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi0_format_measure_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi0_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi0_format_measure0;

typedef union{
    _ife_ife_0_clc_csid_rdi0_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_rdi0_format_measure1;

typedef union{
    _ife_ife_0_clc_csid_rdi0_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi0_format_measure2;

typedef union{
    _ife_ife_0_clc_csid_rdi0_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi0_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi0_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi0_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi0_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi0_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi0_error_recovery_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi0_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi0_error_recovery_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi0_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi0_error_recovery_cfg2;

typedef union{
    _ife_ife_0_clc_csid_rdi0_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi0_multi_vcdt_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi0_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_byte_cntr_ping;

typedef union{
    _ife_ife_0_clc_csid_rdi0_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi0_byte_cntr_pong;

typedef union{
    _ife_ife_0_clc_csid_rdi0_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI0_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_clc_csid_rdi1_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi1_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_csid_rdi1_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi1_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_rdi1_ctrl;

typedef union{
    _ife_ife_0_clc_csid_rdi1_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_frame_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi1_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi1_frame_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi1_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_irq_subsample_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi1_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi1_irq_subsample_period;

typedef union{
    _ife_ife_0_clc_csid_rdi1_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi1_rpp_hcrop;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi1_rpp_vcrop;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_rpp_pix_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi1_rpp_pix_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_rpp_line_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi1_rpp_line_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_csid_rdi1_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_rdi1_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_rdi1_status;

typedef union{
    _ife_ife_0_clc_csid_rdi1_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_misr_val0;

typedef union{
    _ife_ife_0_clc_csid_rdi1_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_misr_val1;

typedef union{
    _ife_ife_0_clc_csid_rdi1_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_misr_val2;

typedef union{
    _ife_ife_0_clc_csid_rdi1_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_misr_val3;

typedef union{
    _ife_ife_0_clc_csid_rdi1_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_rdi1_format_measure_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi1_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi1_format_measure_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi1_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi1_format_measure0;

typedef union{
    _ife_ife_0_clc_csid_rdi1_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_rdi1_format_measure1;

typedef union{
    _ife_ife_0_clc_csid_rdi1_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi1_format_measure2;

typedef union{
    _ife_ife_0_clc_csid_rdi1_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi1_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi1_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi1_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi1_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi1_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi1_error_recovery_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi1_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi1_error_recovery_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi1_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi1_error_recovery_cfg2;

typedef union{
    _ife_ife_0_clc_csid_rdi1_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi1_multi_vcdt_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi1_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_byte_cntr_ping;

typedef union{
    _ife_ife_0_clc_csid_rdi1_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi1_byte_cntr_pong;

typedef union{
    _ife_ife_0_clc_csid_rdi1_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI1_BYTE_CNTR_PONG;

typedef struct{
    unsigned  BYTE_CNTR_EN : 1; /* 0:0 */
    unsigned  FORMAT_MEASURE_EN : 1; /* 1:1 */
    unsigned  TIMESTAMP_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  MISR_EN : 1; /* 7:7 */
    unsigned  CGC_MODE : 1; /* 8:8 */
    unsigned  PLAIN_ALIGNMENT : 1; /* 9:9 */
    unsigned  PLAIN_FORMAT : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  PACKING_FORMAT : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_clc_csid_rdi2_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi2_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_csid_rdi2_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi2_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_rdi2_ctrl;

typedef union{
    _ife_ife_0_clc_csid_rdi2_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_frame_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi2_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi2_frame_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi2_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_irq_subsample_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi2_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi2_irq_subsample_period;

typedef union{
    _ife_ife_0_clc_csid_rdi2_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi2_rpp_hcrop;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rpp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi2_rpp_vcrop;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rpp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_rpp_pix_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rpp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi2_rpp_pix_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rpp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_rpp_line_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rpp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi2_rpp_line_drop_period;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rpp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  COMPONENT_SWAP_EN : 1; /* 0:0 */
    unsigned  ROUNDING_MODE : 2; /* 2:1 */
    unsigned  EN : 1; /* 3:3 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_rdi2_yuv_chroma_conversion;

typedef union{
    _ife_ife_0_clc_csid_rdi2_yuv_chroma_conversion bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_YUV_CHROMA_CONVERSION;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  BYTE_CNTR_RST_STB : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_csid_rdi2_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_rdi2_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_rdi2_status;

typedef union{
    _ife_ife_0_clc_csid_rdi2_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_STATUS;

typedef struct{
    unsigned  MISR_VAL_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_misr_val0;

typedef union{
    _ife_ife_0_clc_csid_rdi2_misr_val0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL0;

typedef struct{
    unsigned  MISR_VAL_63_32 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_misr_val1;

typedef union{
    _ife_ife_0_clc_csid_rdi2_misr_val1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL1;

typedef struct{
    unsigned  MISR_VAL_95_64 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_misr_val2;

typedef union{
    _ife_ife_0_clc_csid_rdi2_misr_val2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL2;

typedef struct{
    unsigned  MISR_VAL_127_96 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_misr_val3;

typedef union{
    _ife_ife_0_clc_csid_rdi2_misr_val3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_MISR_VAL3;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_rdi2_format_measure_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi2_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi2_format_measure_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi2_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_rdi2_format_measure0;

typedef union{
    _ife_ife_0_clc_csid_rdi2_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_rdi2_format_measure1;

typedef union{
    _ife_ife_0_clc_csid_rdi2_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi2_format_measure2;

typedef union{
    _ife_ife_0_clc_csid_rdi2_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi2_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi2_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi2_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_rdi2_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_clc_csid_rdi2_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_rdi2_error_recovery_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi2_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi2_error_recovery_cfg1;

typedef union{
    _ife_ife_0_clc_csid_rdi2_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi2_error_recovery_cfg2;

typedef union{
    _ife_ife_0_clc_csid_rdi2_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_csid_rdi2_multi_vcdt_cfg0;

typedef union{
    _ife_ife_0_clc_csid_rdi2_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_byte_cntr_ping;

typedef union{
    _ife_ife_0_clc_csid_rdi2_byte_cntr_ping bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PING;

typedef struct{
    unsigned  BYTE_COUNT : 32; /* 31:0 */
} _ife_ife_0_clc_csid_rdi2_byte_cntr_pong;

typedef union{
    _ife_ife_0_clc_csid_rdi2_byte_cntr_pong bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_RDI2_BYTE_CNTR_PONG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  FS_PKT_EN : 1; /* 1:1 */
    unsigned  FE_PKT_EN : 1; /* 2:2 */
    unsigned  PHY_SEL : 1; /* 3:3 */
    unsigned  NUM_ACTIVE_LANES : 2; /* 5:4 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  CYCLES_BETWEEN_PKTS : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  NUM_TRAIL_BYTES : 10; /* 29:20 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_tpg_ctrl;

typedef union{
    _ife_ife_0_clc_csid_tpg_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CTRL;

typedef struct{
    unsigned  VC_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  NUM_ACTIVE_DTS : 2; /* 9:8 */
    unsigned  LINE_INTERLEAVING_MODE : 2; /* 11:10 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  NUM_FRAMES : 8; /* 23:16 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_tpg_vc_cfg0;

typedef union{
    _ife_ife_0_clc_csid_tpg_vc_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_VC_CFG0;

typedef struct{
    unsigned  H_BLANKING_COUNT : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_BLANKING_COUNT : 10; /* 21:12 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  V_BLANK_FRAME_WIDTH_SEL : 2; /* 25:24 */
    unsigned  UNUSED2 : 6; /* 31:26 */
} _ife_ife_0_clc_csid_tpg_vc_cfg1;

typedef union{
    _ife_ife_0_clc_csid_tpg_vc_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_VC_CFG1;

typedef struct{
    unsigned  SEED : 32; /* 31:0 */
} _ife_ife_0_clc_csid_tpg_lfsr_seed;

typedef union{
    _ife_ife_0_clc_csid_tpg_lfsr_seed bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_LFSR_SEED;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_clc_csid_tpg_dt_0_cfg_0;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_0_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_clc_csid_tpg_dt_0_cfg_1;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_0_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_dt_0_cfg_2;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_0_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_0_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_clc_csid_tpg_dt_1_cfg_0;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_1_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_clc_csid_tpg_dt_1_cfg_1;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_1_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_dt_1_cfg_2;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_1_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_1_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_clc_csid_tpg_dt_2_cfg_0;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_2_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_clc_csid_tpg_dt_2_cfg_1;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_2_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_dt_2_cfg_2;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_2_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_2_CFG_2;

typedef struct{
    unsigned  FRAME_HEIGHT : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  FRAME_WIDTH : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_clc_csid_tpg_dt_3_cfg_0;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_3_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_0;

typedef struct{
    unsigned  DATA_TYPE : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  ECC_XOR_MASK : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  CRC_XOR_MASK : 16; /* 31:16 */
} _ife_ife_0_clc_csid_tpg_dt_3_cfg_1;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_3_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_1;

typedef struct{
    unsigned  PAYLOAD_MODE : 4; /* 3:0 */
    unsigned  USER_SPECIFIED_PAYLOAD : 8; /* 11:4 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  ENCODE_FORMAT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_dt_3_cfg_2;

typedef union{
    _ife_ife_0_clc_csid_tpg_dt_3_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_DT_3_CFG_2;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  ROTATE_PERIOD : 6; /* 13:8 */
    unsigned  UNUSED2 : 18; /* 31:14 */
} _ife_ife_0_clc_csid_tpg_color_bars_cfg;

typedef union{
    _ife_ife_0_clc_csid_tpg_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_COLOR_BARS_CFG;

typedef struct{
    unsigned  MODE : 2; /* 1:0 */
    unsigned  PATTERN_SEL : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_tpg_color_box_cfg;

typedef union{
    _ife_ife_0_clc_csid_tpg_color_box_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_COLOR_BOX_CFG;

typedef struct{
    unsigned  PIX_PATTERN : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  GAIN : 4; /* 7:4 */
    unsigned  NUM_NOISE_BITS : 4; /* 11:8 */
    unsigned  NOISE_EN : 1; /* 12:12 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_clc_csid_tpg_common_gen_cfg;

typedef union{
    _ife_ife_0_clc_csid_tpg_common_gen_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_COMMON_GEN_CFG;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_tpg_cgen0_cfg;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen0_x0;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_x0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen0_x1;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_x1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen0_x2;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_x2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen0_xy;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_xy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen0_y1;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_y1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen0_y2;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen0_y2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN0_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_tpg_cgen1_cfg;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen1_x0;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_x0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen1_x1;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_x1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen1_x2;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_x2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen1_xy;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_xy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen1_y1;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_y1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen1_y2;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen1_y2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN1_Y2;

typedef struct{
    unsigned  MODE : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_csid_tpg_cgen2_cfg;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_CFG;

typedef struct{
    unsigned  X0 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen2_x0;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_x0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_X0;

typedef struct{
    unsigned  X1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen2_x1;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_x1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_X1;

typedef struct{
    unsigned  X2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen2_x2;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_x2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_X2;

typedef struct{
    unsigned  XY : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen2_xy;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_xy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_XY;

typedef struct{
    unsigned  Y1 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen2_y1;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_y1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y1;

typedef struct{
    unsigned  Y2 : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_clc_csid_tpg_cgen2_y2;

typedef union{
    _ife_ife_0_clc_csid_tpg_cgen2_y2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_TPG_CGEN2_Y2;

typedef struct{
    unsigned  FORMAT_MEASURE_EN : 1; /* 0:0 */
    unsigned  TIMESTAMP_EN : 1; /* 1:1 */
    unsigned  BIN_EN : 1; /* 2:2 */
    unsigned  DROP_H_EN : 1; /* 3:3 */
    unsigned  DROP_V_EN : 1; /* 4:4 */
    unsigned  CROP_H_EN : 1; /* 5:5 */
    unsigned  CROP_V_EN : 1; /* 6:6 */
    unsigned  PIX_STORE_EN : 1; /* 7:7 */
    unsigned  MISR_EN : 1; /* 8:8 */
    unsigned  CGC_MODE : 1; /* 9:9 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  DECODE_FORMAT : 4; /* 15:12 */
    unsigned  DT : 6; /* 21:16 */
    unsigned  VC : 5; /* 26:22 */
    unsigned  DT_ID : 2; /* 28:27 */
    unsigned  EARLY_EOF_EN : 1; /* 29:29 */
    unsigned  UNUSED1 : 1; /* 30:30 */
    unsigned  EN : 1; /* 31:31 */
} _ife_ife_0_clc_csid_ppp_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ppp_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_CFG0;

typedef struct{
    unsigned  TIMESTAMP_STB_SEL : 2; /* 1:0 */
    unsigned  ROUND_MODE : 2; /* 3:2 */
    unsigned  MIN_HBI : 4; /* 7:4 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_csid_ppp_cfg1;

typedef union{
    _ife_ife_0_clc_csid_ppp_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_CFG1;

typedef struct{
    unsigned  HALT_CMD : 2; /* 1:0 */
    unsigned  HALT_MODE : 2; /* 3:2 */
    unsigned  HALT_MASTER_SEL : 2; /* 5:4 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_csid_ppp_ctrl;

typedef union{
    _ife_ife_0_clc_csid_ppp_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_CTRL;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_frame_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_ppp_frame_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ppp_frame_drop_period;

typedef union{
    _ife_ife_0_clc_csid_ppp_frame_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FRAME_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_irq_subsample_pattern;

typedef union{
    _ife_ife_0_clc_csid_ppp_irq_subsample_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ppp_irq_subsample_period;

typedef union{
    _ife_ife_0_clc_csid_ppp_irq_subsample_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_IRQ_SUBSAMPLE_PERIOD;

typedef struct{
    unsigned  START_PIXEL : 16; /* 15:0 */
    unsigned  END_PIXEL : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ppp_hcrop;

typedef union{
    _ife_ife_0_clc_csid_ppp_hcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_HCROP;

typedef struct{
    unsigned  START_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  END_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ppp_vcrop;

typedef union{
    _ife_ife_0_clc_csid_ppp_vcrop bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_VCROP;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_pix_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_ppp_pix_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ppp_pix_drop_period;

typedef union{
    _ife_ife_0_clc_csid_ppp_pix_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_PIX_DROP_PERIOD;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_line_drop_pattern;

typedef union{
    _ife_ife_0_clc_csid_ppp_line_drop_pattern bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PATTERN;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ppp_line_drop_period;

typedef union{
    _ife_ife_0_clc_csid_ppp_line_drop_period bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_LINE_DROP_PERIOD;

typedef struct{
    unsigned  CSID_CLK_RST_STB : 1; /* 0:0 */
    unsigned  IFE_CLK_RST_STB : 1; /* 1:1 */
    unsigned  MISR_RST_STB : 1; /* 2:2 */
    unsigned  FORMAT_MEASURE_RST_STB : 1; /* 3:3 */
    unsigned  TIMESTAMP_RST_STB : 1; /* 4:4 */
    unsigned  FRAMEDROP_RST_STB : 1; /* 5:5 */
    unsigned  IRQ_SUBSAMPLE_RST_STB : 1; /* 6:6 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_clc_csid_ppp_rst_strobes;

typedef union{
    _ife_ife_0_clc_csid_ppp_rst_strobes bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_RST_STROBES;

typedef struct{
    unsigned  HALT : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_csid_ppp_status;

typedef union{
    _ife_ife_0_clc_csid_ppp_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_STATUS;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_misr_val;

typedef union{
    _ife_ife_0_clc_csid_ppp_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_MISR_VAL;

typedef struct{
    unsigned  COUNTER_ENABLES : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_csid_ppp_format_measure_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ppp_format_measure_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG0;

typedef struct{
    unsigned  NUM_PIX : 16; /* 15:0 */
    unsigned  NUM_LINES : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ppp_format_measure_cfg1;

typedef union{
    _ife_ife_0_clc_csid_ppp_format_measure_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE_CFG1;

typedef struct{
    unsigned  PIX_COUNT : 16; /* 15:0 */
    unsigned  LINE_COUNT : 14; /* 29:16 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ppp_format_measure0;

typedef union{
    _ife_ife_0_clc_csid_ppp_format_measure0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE0;

typedef struct{
    unsigned  HBLANKING_MIN : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  HBLANKING_MAX : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_csid_ppp_format_measure1;

typedef union{
    _ife_ife_0_clc_csid_ppp_format_measure1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE1;

typedef struct{
    unsigned  VBLANKING_COUNT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ppp_format_measure2;

typedef union{
    _ife_ife_0_clc_csid_ppp_format_measure2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_FORMAT_MEASURE2;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_timestamp_curr0_sof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_curr0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ppp_timestamp_curr1_sof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_curr1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_timestamp_prev0_sof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_prev0_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_SOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ppp_timestamp_prev1_sof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_prev1_sof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_SOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_timestamp_curr0_eof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_curr0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ppp_timestamp_curr1_eof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_curr1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_CURR1_EOF;

typedef struct{
    unsigned  TIMESTAMP_31_0 : 32; /* 31:0 */
} _ife_ife_0_clc_csid_ppp_timestamp_prev0_eof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_prev0_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV0_EOF;

typedef struct{
    unsigned  TIMESTAMP_55_32 : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_csid_ppp_timestamp_prev1_eof;

typedef union{
    _ife_ife_0_clc_csid_ppp_timestamp_prev1_eof bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_TIMESTAMP_PREV1_EOF;

typedef struct{
    unsigned  PE_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  PE_BLOCK_WIDTH : 6; /* 13:8 */
    unsigned  UNUSED1 : 10; /* 23:14 */
    unsigned  PE_BLOCK_HEIGHT : 6; /* 29:24 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_clc_csid_ppp_sparse_pd_pix_extract_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ppp_sparse_pd_pix_extract_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_SPARSE_PD_PIX_EXTRACT_CFG0;

typedef struct{
    unsigned  OVERFLOW_CTRL_EN : 1; /* 0:0 */
    unsigned  FORCE_OVERFLOW : 1; /* 1:1 */
    unsigned  OVERFLOW_CTRL_MODE : 2; /* 3:2 */
    unsigned  PADDING_ALL_ONE : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_csid_ppp_error_recovery_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ppp_error_recovery_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG0;

typedef struct{
    unsigned  NUM_PADDING_PIXELS : 16; /* 15:0 */
    unsigned  NUM_PADDING_ROWS : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ppp_error_recovery_cfg1;

typedef union{
    _ife_ife_0_clc_csid_ppp_error_recovery_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG1;

typedef struct{
    unsigned  NUM_HBI_CYCLES : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NUM_VBI_LINES : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ppp_error_recovery_cfg2;

typedef union{
    _ife_ife_0_clc_csid_ppp_error_recovery_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_ERROR_RECOVERY_CFG2;

typedef struct{
    unsigned  MULTI_VCDT_EN : 2; /* 1:0 */
    unsigned  VC1 : 5; /* 6:2 */
    unsigned  DT1 : 6; /* 12:7 */
    unsigned  TS_COMB_VCDT_EN : 1; /* 13:13 */
    unsigned  VCDT_INFO_DIS : 2; /* 15:14 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_csid_ppp_multi_vcdt_cfg0;

typedef union{
    _ife_ife_0_clc_csid_ppp_multi_vcdt_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_CSID_PPP_MULTI_VCDT_CFG0;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_preprocess_hw_version;

typedef union{
    _ife_ife_0_pp_clc_preprocess_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PREPROCESS_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_preprocess_hw_status;

typedef union{
    _ife_ife_0_pp_clc_preprocess_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PREPROCESS_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_preprocess_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_preprocess_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PREPROCESS_MODULE_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_preprocess_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_preprocess_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PREPROCESS_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_preprocess_spare;

typedef union{
    _ife_ife_0_pp_clc_preprocess_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PREPROCESS_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_clc_testgen_hw_version;

typedef union{
    _ife_ife_0_clc_testgen_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_testgen_hw_status;

typedef union{
    _ife_ife_0_clc_testgen_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  NUM_FRAME : 10; /* 17:8 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  PIXEL_DATA_SEL : 1; /* 20:20 */
    unsigned  SYSTEMATIC_DATA_SEL : 1; /* 21:21 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  PIXEL_DATA_SIZE : 2; /* 25:24 */
    unsigned  UNUSED3 : 1; /* 26:26 */
    unsigned  HSYNC_SYNC_EDGE : 1; /* 27:27 */
    unsigned  VSYNC_SYNC_EDGE : 1; /* 28:28 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_clc_testgen_module_cfg;

typedef union{
    _ife_ife_0_clc_testgen_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_MODULE_CFG;

typedef struct{
    unsigned  GO_CMD : 1; /* 0:0 */
    unsigned  STOP_CMD : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_testgen_testgen_cmd;

typedef union{
    _ife_ife_0_clc_testgen_testgen_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_TESTGEN_CMD;

typedef struct{
    unsigned  IMAGE_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  IMAGE_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_testgen_image_cfg;

typedef union{
    _ife_ife_0_clc_testgen_image_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_IMAGE_CFG;

typedef struct{
    unsigned  SOF_OFFSET : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_testgen_sof_offset_cfg;

typedef union{
    _ife_ife_0_clc_testgen_sof_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_SOF_OFFSET_CFG;

typedef struct{
    unsigned  EOF_NOFFSET : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_testgen_eof_noffset_cfg;

typedef union{
    _ife_ife_0_clc_testgen_eof_noffset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_EOF_NOFFSET_CFG;

typedef struct{
    unsigned  SOL_OFFSET : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  EOL_NOFFSET : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_clc_testgen_line_offset_cfg;

typedef union{
    _ife_ife_0_clc_testgen_line_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_LINE_OFFSET_CFG;

typedef struct{
    unsigned  VBL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  VBL_EN : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_clc_testgen_vbl_cfg;

typedef union{
    _ife_ife_0_clc_testgen_vbl_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_VBL_CFG;

typedef struct{
    unsigned  SOF_DUMMY : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  EOF_DUMMY : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_clc_testgen_frame_dummy_line_cfg;

typedef union{
    _ife_ife_0_clc_testgen_frame_dummy_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_FRAME_DUMMY_LINE_CFG;

typedef struct{
    unsigned  HBI_CNT : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_clc_testgen_hbi_cfg;

typedef union{
    _ife_ife_0_clc_testgen_hbi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_HBI_CFG;

typedef struct{
    unsigned  UNICOLOR_BAR_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UNICOLOR_BAR_EN : 1; /* 4:4 */
    unsigned  SPLIT_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  PIXEL_PATTERN : 2; /* 9:8 */
    unsigned  UNUSED2 : 2; /* 11:10 */
    unsigned  ROTATE_PERIOD : 6; /* 17:12 */
    unsigned  UNUSED3 : 14; /* 31:18 */
} _ife_ife_0_clc_testgen_color_bars_cfg;

typedef union{
    _ife_ife_0_clc_testgen_color_bars_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_COLOR_BARS_CFG;

typedef struct{
    unsigned  RAND_SEED : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_testgen_random_cfg;

typedef union{
    _ife_ife_0_clc_testgen_random_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_RANDOM_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_clc_testgen_debug_0;

typedef union{
    _ife_ife_0_clc_testgen_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_clc_testgen_test_bus_ctrl;

typedef union{
    _ife_ife_0_clc_testgen_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_testgen_spare;

typedef union{
    _ife_ife_0_clc_testgen_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_TESTGEN_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_camif_hw_version;

typedef union{
    _ife_ife_0_pp_clc_camif_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_camif_hw_status;

typedef union{
    _ife_ife_0_pp_clc_camif_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  IFE_OUTPUT_EN : 1; /* 8:8 */
    unsigned  PDAF_OUTPUT_EN : 1; /* 9:9 */
    unsigned  IFE_BINNING_EN : 1; /* 10:10 */
    unsigned  IFE_SUBSAMPLE_EN : 1; /* 11:11 */
    unsigned  PDAF_RAW_CROP_EN : 1; /* 12:12 */
    unsigned  PDAF_SUBSAMPLE_EN : 1; /* 13:13 */
    unsigned  FRAME_BASED_EN : 1; /* 14:14 */
    unsigned  UNUSED1 : 5; /* 19:15 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED3 : 5; /* 31:27 */
} _ife_ife_0_pp_clc_camif_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_camif_pdaf_raw_crop_width_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_pdaf_raw_crop_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_WIDTH_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_camif_pdaf_raw_crop_height_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_pdaf_raw_crop_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_PDAF_RAW_CROP_HEIGHT_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_camif_line_skip_pattern_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_line_skip_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_LINE_SKIP_PATTERN_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_camif_pixel_skip_pattern_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_pixel_skip_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_PIXEL_SKIP_PATTERN_CFG;

typedef struct{
    unsigned  PIXEL_SKIP_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  LINE_SKIP_PERIOD : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 20:16 */
    unsigned  UNUSED2 : 11; /* 31:21 */
} _ife_ife_0_pp_clc_camif_period_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_camif_irq_subsample_pattern_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_camif_epoch_irq_cfg;

typedef union{
    _ife_ife_0_pp_clc_camif_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_pp_clc_camif_debug_1;

typedef union{
    _ife_ife_0_pp_clc_camif_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_camif_debug_0;

typedef union{
    _ife_ife_0_pp_clc_camif_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_camif_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_camif_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_camif_spare;

typedef union{
    _ife_ife_0_pp_clc_camif_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CAMIF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_demux_hw_version;

typedef union{
    _ife_ife_0_pp_clc_demux_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_HW_VERSION;

typedef struct{
    unsigned  VIOLATION_CH_Y : 1; /* 0:0 */
    unsigned  VIOLATION_CH_UV : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_demux_hw_status;

typedef union{
    _ife_ife_0_pp_clc_demux_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  PERIOD : 3; /* 10:8 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_pp_clc_demux_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_demux_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_MODULE_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_demux_demux_even_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_demux_demux_even_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_DEMUX_EVEN_LINE_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_demux_demux_odd_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_demux_demux_odd_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_DEMUX_ODD_LINE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_demux_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_demux_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_demux_spare;

typedef union{
    _ife_ife_0_pp_clc_demux_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMUX_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_chroma_up_hw_version;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_chroma_up_hw_status;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  HSCALE_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  CROP_LUMA_EN : 1; /* 10:10 */
    unsigned  CROP_CHROMA_EN : 1; /* 11:11 */
    unsigned  UNUSED2 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_chroma_up_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_MODULE_CFG;

typedef struct{
    unsigned  INIT_PHASE : 21; /* 20:0 */
    unsigned  INDEX_OFFSET : 2; /* 22:21 */
    unsigned  ROUND_PATT : 2; /* 24:23 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_chroma_up_chroma_up_hscale_cfg;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_chroma_up_hscale_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_HSCALE_CFG;

typedef struct{
    unsigned  WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_chroma_up_chroma_up_output_cfg;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_chroma_up_output_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_CHROMA_UP_OUTPUT_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_chroma_up_crop_luma_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_crop_luma_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_LUMA_PIXEL_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_chroma_up_crop_chroma_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_crop_chroma_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_CROP_CHROMA_PIXEL_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_chroma_up_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_chroma_up_spare;

typedef union{
    _ife_ife_0_pp_clc_chroma_up_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CHROMA_UP_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_pedestal_hw_version;

typedef union{
    _ife_ife_0_pp_clc_pedestal_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_pedestal_hw_status;

typedef union{
    _ife_ife_0_pp_clc_pedestal_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_pedestal_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_pedestal_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_pedestal_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_pedestal_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_pedestal_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_pedestal_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_pedestal_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  SCALE_BYPASS : 1; /* 8:8 */
    unsigned  UNUSED1 : 3; /* 11:9 */
    unsigned  NUM_SUBBLOCKS : 2; /* 13:12 */
    unsigned  UNUSED2 : 2; /* 15:14 */
    unsigned  INIT_BLOCK_X : 4; /* 19:16 */
    unsigned  INIT_BLOCK_Y : 4; /* 23:20 */
    unsigned  INIT_SUBBLOCK_X : 3; /* 26:24 */
    unsigned  UNUSED3 : 1; /* 27:27 */
    unsigned  INIT_SUBBLOCK_Y : 3; /* 30:28 */
    unsigned  UNUSED4 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_pedestal_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_CFG;

typedef struct{
    unsigned  BLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  BLOCK_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_pedestal_module_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_1_CFG;

typedef struct{
    unsigned  SUBBLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  INV_SUBBLOCK_WIDTH : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_pedestal_module_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_2_CFG;

typedef struct{
    unsigned  SUBBLOCK_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  INV_SUBBLOCK_HEIGHT : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_pedestal_module_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_3_CFG;

typedef struct{
    unsigned  INIT_PIXEL_X : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  INIT_PIXEL_Y : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_pedestal_module_4_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_4_CFG;

typedef struct{
    unsigned  INIT_YDELTA : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_pedestal_module_5_cfg;

typedef union{
    _ife_ife_0_pp_clc_pedestal_module_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_5_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_pedestal_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_pedestal_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_pedestal_spare;

typedef union{
    _ife_ife_0_pp_clc_pedestal_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_PEDESTAL_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_linearization_hw_version;

typedef union{
    _ife_ife_0_pp_clc_linearization_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_hw_status;

typedef union{
    _ife_ife_0_pp_clc_linearization_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_HW_STATUS;

typedef struct{
    unsigned  ADDR : 6; /* 5:0 */
    unsigned  UNUSED0 : 14; /* 19:6 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_linearization_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_linearization_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_linearization_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_CFG;

typedef struct{
    unsigned  P0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P1 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_r_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_r_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_0_CFG;

typedef struct{
    unsigned  P2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P3 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_r_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_r_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_1_CFG;

typedef struct{
    unsigned  P4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P5 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_r_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_r_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_2_CFG;

typedef struct{
    unsigned  P6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P7 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_r_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_r_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_R_3_CFG;

typedef struct{
    unsigned  P0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P1 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gr_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gr_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_0_CFG;

typedef struct{
    unsigned  P2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P3 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gr_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gr_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_1_CFG;

typedef struct{
    unsigned  P4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P5 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gr_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gr_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_2_CFG;

typedef struct{
    unsigned  P6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P7 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gr_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gr_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GR_3_CFG;

typedef struct{
    unsigned  P0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P1 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_b_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_b_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_0_CFG;

typedef struct{
    unsigned  P2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P3 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_b_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_b_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_1_CFG;

typedef struct{
    unsigned  P4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P5 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_b_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_b_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_2_CFG;

typedef struct{
    unsigned  P6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P7 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_b_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_b_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_B_3_CFG;

typedef struct{
    unsigned  P0 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P1 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gb_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gb_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_0_CFG;

typedef struct{
    unsigned  P2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P3 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gb_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gb_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_1_CFG;

typedef struct{
    unsigned  P4 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P5 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gb_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gb_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_2_CFG;

typedef struct{
    unsigned  P6 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  P7 : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_linearization_kneepoint_gb_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_linearization_kneepoint_gb_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_KNEEPOINT_GB_3_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_linearization_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_linearization_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_linearization_spare;

typedef union{
    _ife_ife_0_pp_clc_linearization_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LINEARIZATION_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_bpc_pdpc_hw_version;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  OVERWRITE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_bpc_pdpc_hw_status;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_HW_STATUS;

typedef struct{
    unsigned  ADDR : 6; /* 5:0 */
    unsigned  UNUSED0 : 14; /* 19:6 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bpc_pdpc_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bpc_pdpc_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  PDAF_PDPC_EN : 1; /* 8:8 */
    unsigned  BPC_EN : 1; /* 9:9 */
    unsigned  UNUSED1 : 2; /* 11:10 */
    unsigned  USESAMECHANNEL_ONLY : 1; /* 12:12 */
    unsigned  SINGLEBPC_ONLY : 1; /* 13:13 */
    unsigned  FLAT_DETECTION_EN : 1; /* 14:14 */
    unsigned  DBPC_EN : 1; /* 15:15 */
    unsigned  BAYER_PATTERN : 2; /* 17:16 */
    unsigned  PDAF_HDR_SELECTION : 3; /* 20:18 */
    unsigned  PDAF_ZZHDR_FIRST_RB_EXP : 1; /* 21:21 */
    unsigned  CHANNEL_BALANCE_EN : 1; /* 22:22 */
    unsigned  GIC_EN : 1; /* 23:23 */
    unsigned  UNUSED2 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_bpc_pdpc_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_CFG;

typedef struct{
    unsigned  BLACK_LEVEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdpc_black_level;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdpc_black_level bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDPC_BLACK_LEVEL;

typedef struct{
    unsigned  EXP_RATIO_RECIP : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  EXP_RATIO : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_hdr_exp_ratio;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_hdr_exp_ratio bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_HDR_EXP_RATIO;

typedef struct{
    unsigned  FMIN_PIXEL : 8; /* 7:0 */
    unsigned  FMAX_PIXEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_thresholds;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_thresholds bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS;

typedef struct{
    unsigned  BPC_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BCC_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_det_offset;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_det_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET;

typedef struct{
    unsigned  RG_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_rg_wb_gain;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_rg_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_RG_WB_GAIN;

typedef struct{
    unsigned  BG_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_bg_wb_gain;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_bg_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_BG_WB_GAIN;

typedef struct{
    unsigned  GR_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_gr_wb_gain;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_gr_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GR_WB_GAIN;

typedef struct{
    unsigned  GB_WB_GAIN : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_gb_wb_gain;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_gb_wb_gain bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_GB_WB_GAIN;

typedef struct{
    unsigned  X_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  Y_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_loc_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_loc_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_OFFSET_CFG;

typedef struct{
    unsigned  X_END : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  Y_END : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_loc_end_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_loc_end_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_LOC_END_CFG;

typedef struct{
    unsigned  PERIOD : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  BLK_OUT : 12; /* 15:4 */
    unsigned  UNUSED1 : 4; /* 19:16 */
    unsigned  BLK_IN : 12; /* 31:20 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_CFG;

typedef struct{
    unsigned  CH0_GAIN_EVEN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH0_GAIN_ODD : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_ch0;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_ch0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH0;

typedef struct{
    unsigned  CH1_GAIN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH2_GAIN : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_ch12;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_ch12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_CH12;

typedef struct{
    unsigned  CH0_GAIN_EVEN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH0_GAIN_ODD : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_right_ch0;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_right_ch0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH0;

typedef struct{
    unsigned  CH1_GAIN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  CH2_GAIN : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_right_ch12;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_gain_right_ch12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_GAIN_RIGHT_CH12;

typedef struct{
    unsigned  EVEN_LINE_PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_even_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_even_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_EVEN_CFG;

typedef struct{
    unsigned  ODD_LINE_PATTERN : 32; /* 31:0 */
} _ife_ife_0_pp_clc_bpc_pdpc_demux_odd_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_demux_odd_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DEMUX_ODD_CFG;

typedef struct{
    unsigned  FMIN_PIXEL : 8; /* 7:0 */
    unsigned  FMAX_PIXEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_thresholds_flat;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_thresholds_flat bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_THRESHOLDS_FLAT;

typedef struct{
    unsigned  SAT_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_bpc_pdpc_saturation_threshold;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_saturation_threshold bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_SATURATION_THRESHOLD;

typedef struct{
    unsigned  X_OFFSET : 6; /* 5:0 */
    unsigned  UNUSED0 : 10; /* 15:6 */
    unsigned  Y_OFFSET : 6; /* 21:16 */
    unsigned  UNUSED1 : 10; /* 31:22 */
} _ife_ife_0_pp_clc_bpc_pdpc_pdaf_tab_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_pdaf_tab_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_PDAF_TAB_OFFSET_CFG;

typedef struct{
    unsigned  DIR_TK : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  DIR_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bpc_pdpc_dd_threshold_ratio;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_dd_threshold_ratio bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_DD_THRESHOLD_RATIO;

typedef struct{
    unsigned  VALUE : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_bpc_pdpc_flat_th_recip;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_flat_th_recip bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_FLAT_TH_RECIP;

typedef struct{
    unsigned  BPC_OFFSET_FLAT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BCC_OFFSET_FLAT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_det_offset_flat;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_bad_pixel_det_offset_flat bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_BAD_PIXEL_DET_OFFSET_FLAT;

typedef struct{
    unsigned  VALUE : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_bpc_pdpc_thin_line_noise_offset;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_thin_line_noise_offset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_THIN_LINE_NOISE_OFFSET;

typedef struct{
    unsigned  GIC_FILTER_STRENGTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_bpc_pdpc_gic_filter_cfg;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_gic_filter_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_GIC_FILTER_CFG;

typedef struct{
    unsigned  VALUE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_bpc_pdpc_fmax_gic;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_fmax_gic bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_FMAX_GIC;

typedef struct{
    unsigned  VALUE : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_bpc_pdpc_bpc_offset_gic;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_bpc_offset_gic bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_BPC_OFFSET_GIC;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_bpc_pdpc_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bpc_pdpc_spare;

typedef union{
    _ife_ife_0_pp_clc_bpc_pdpc_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BPC_PDPC_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hw_version;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hw_status;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_hdr_bincorrect_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_MODULE_CFG;

typedef struct{
    unsigned  HDR_ENABLE : 1; /* 0:0 */
    unsigned  HDR_LINEAR_MODE : 1; /* 1:1 */
    unsigned  HDR_LSB_ALIGN : 1; /* 2:2 */
    unsigned  HDR_ZREC_PATTERN : 2; /* 4:3 */
    unsigned  HDR_ZREC_FIRST_RB_EXP : 1; /* 5:5 */
    unsigned  UNUSED0 : 1; /* 6:6 */
    unsigned  HDR_EXP_RATIO : 13; /* 19:7 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_0_CFG;

typedef struct{
    unsigned  HDR_RG_WB_GAIN_RATIO : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  HDR_BG_WB_GAIN_RATIO : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_1_CFG;

typedef struct{
    unsigned  HDR_GR_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_2_CFG;

typedef struct{
    unsigned  HDR_GB_WB_GAIN_RATIO : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_3_CFG;

typedef struct{
    unsigned  HDR_BLACK_IN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  HDR_LONG_EXP_BLACK_IN : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_4_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_4_CFG;

typedef struct{
    unsigned  HDR_EXP_RATIO_RECIP : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  HDR_LONG_EXP_SATURATION : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_5_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_5_CFG;

typedef struct{
    unsigned  HDR_REC_RB_GRAD_DTH_LOG2 : 4; /* 3:0 */
    unsigned  HDR_REC_RB_GRAD_TH1 : 12; /* 15:4 */
    unsigned  HDR_REC_G_GRAD_DTH_LOG2 : 4; /* 19:16 */
    unsigned  HDR_REC_G_GRAD_TH1 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_0_CFG;

typedef struct{
    unsigned  HDR_REC_HL_DETAIL_POSITIVE_W : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  HDR_REC_HL_DETAIL_NEGATIVE_W : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HDR_REC_HL_DETAIL_TH_W : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  HDR_REC_HL_MOTION_TH_LOG2 : 4; /* 21:18 */
    unsigned  UNUSED3 : 10; /* 31:22 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_1_CFG;

typedef struct{
    unsigned  HDR_REC_EDGE_SCALE : 6; /* 5:0 */
    unsigned  UNUSED0 : 1; /* 6:6 */
    unsigned  HDR_REC_EDGE_SHORT_EXP_W : 5; /* 11:7 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_2_CFG;

typedef struct{
    unsigned  HDR_REC_EDGE_TH1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 1; /* 14:14 */
    unsigned  HDR_REC_EDGE_DTH_LOG2 : 4; /* 18:15 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  HDR_REC_BLENDING_W_MIN : 5; /* 24:20 */
    unsigned  UNUSED2 : 1; /* 25:25 */
    unsigned  HDR_REC_BLENDING_W_MAX : 5; /* 30:26 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_3_CFG;

typedef struct{
    unsigned  HDR_REC_DETAIL_TH_W : 6; /* 5:0 */
    unsigned  UNUSED0 : 1; /* 6:6 */
    unsigned  HDR_REC_DETAIL_CORING_STRENGTH : 5; /* 11:7 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  HDR_REC_DETAIL_CORING_TH2 : 14; /* 26:13 */
    unsigned  UNUSED2 : 1; /* 27:27 */
    unsigned  HDR_REC_DETAIL_CORING_DTH_LOG2 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_4_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_rec_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_REC_4_CFG;

typedef struct{
    unsigned  HDR_MAC_HFS_ACT_WEIGHT : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  HDR_MAC_HFS_ACT_TH2 : 14; /* 19:6 */
    unsigned  UNUSED1 : 1; /* 20:20 */
    unsigned  HDR_MAC_HFS_ACT_DTH_LOG2 : 4; /* 24:21 */
    unsigned  UNUSED2 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_0_CFG;

typedef struct{
    unsigned  HDR_MAC_STATIC_TH2 : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  HDR_MAC_STATIC_DTH_LOG2 : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_1_CFG;

typedef struct{
    unsigned  HDR_MAC_HIGHLIGHT_STRENGTH : 5; /* 4:0 */
    unsigned  UNUSED0 : 3; /* 7:5 */
    unsigned  HDR_MAC_HIGHLIGHT_DTH_LOG2 : 4; /* 11:8 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_2_CFG;

typedef struct{
    unsigned  HDR_MAC_LOWLIGHT_STRENGTH : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  HDR_MAC_DARK_TH2 : 14; /* 19:6 */
    unsigned  UNUSED1 : 1; /* 20:20 */
    unsigned  HDR_MAC_LOWLIGHT_DTH_LOG2 : 4; /* 24:21 */
    unsigned  UNUSED2 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_3_CFG;

typedef struct{
    unsigned  HDR_MAC_DILATION : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  HDR_MAC_MOTION_SCALE : 6; /* 9:4 */
    unsigned  UNUSED1 : 1; /* 10:10 */
    unsigned  HDR_MAC_MOTION_DT0 : 8; /* 18:11 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  HDR_MAC_MOTION_STRICTNESS : 5; /* 24:20 */
    unsigned  UNUSED3 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_4_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_4_CFG;

typedef struct{
    unsigned  HDR_MAC_MOTION_TH1 : 14; /* 13:0 */
    unsigned  UNUSED0 : 1; /* 14:14 */
    unsigned  HDR_MAC_MOTION_DTH_LOG2 : 4; /* 18:15 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  HDR_MAC_MOTION_G2_W_MIN : 5; /* 24:20 */
    unsigned  UNUSED2 : 1; /* 25:25 */
    unsigned  HDR_MAC_MOTION_G2_W_MAX : 5; /* 30:26 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_5_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_hdr_mac_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_HDR_MAC_5_CFG;

typedef struct{
    unsigned  BIN_CORR_EN : 1; /* 0:0 */
    unsigned  VER_BIN_CORR_W1 : 8; /* 8:1 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  VER_BIN_CORR_W2 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_hdr_bincorrect_bin_corr_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_bin_corr_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_0_CFG;

typedef struct{
    unsigned  HOR_BIN_CORR_W1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  HOR_BIN_CORR_W2 : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_hdr_bincorrect_bin_corr_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_bin_corr_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_BIN_CORR_1_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_hdr_bincorrect_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_hdr_bincorrect_spare;

typedef union{
    _ife_ife_0_pp_clc_hdr_bincorrect_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_HDR_BINCORRECT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_hw_version;

typedef union{
    _ife_ife_0_pp_clc_abf_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_abf_hw_status;

typedef union{
    _ife_ife_0_pp_clc_abf_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_abf_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_abf_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_abf_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_abf_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_abf_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_abf_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_abf_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  FILTER_EN : 1; /* 8:8 */
    unsigned  ACT_ADJ_EN : 1; /* 9:9 */
    unsigned  DARK_SMOOTH_EN : 1; /* 10:10 */
    unsigned  DARK_DESAT_EN : 1; /* 11:11 */
    unsigned  DIR_SMOOTH_EN : 1; /* 12:12 */
    unsigned  MINMAX_EN : 1; /* 13:13 */
    unsigned  CROSS_PLANE_EN : 1; /* 14:14 */
    unsigned  BLS_EN : 1; /* 15:15 */
    unsigned  PIX_MATCH_LEVEL_RB : 3; /* 18:16 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  PIX_MATCH_LEVEL_G : 3; /* 22:20 */
    unsigned  UNUSED2 : 1; /* 23:23 */
    unsigned  BLOCK_MATCH_PATTERN_RB : 2; /* 25:24 */
    unsigned  UNUSED3 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_MODULE_CFG;

typedef struct{
    unsigned  EDGE_SOFTNESS_GR : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  EDGE_SOFTNESS_GB : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_0_CFG;

typedef struct{
    unsigned  EDGE_SOFTNESS_R : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  EDGE_SOFTNESS_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_1_CFG;

typedef struct{
    unsigned  DISTANCE_LEVEL0_GRGB_0 : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  DISTANCE_LEVEL0_GRGB_1 : 2; /* 5:4 */
    unsigned  DISTANCE_LEVEL0_GRGB_2 : 1; /* 6:6 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  DISTANCE_LEVEL1_GRGB_0 : 3; /* 10:8 */
    unsigned  UNUSED2 : 1; /* 11:11 */
    unsigned  DISTANCE_LEVEL1_GRGB_1 : 2; /* 13:12 */
    unsigned  DISTANCE_LEVEL1_GRGB_2 : 1; /* 14:14 */
    unsigned  UNUSED3 : 1; /* 15:15 */
    unsigned  DISTANCE_LEVEL2_GRGB_0 : 3; /* 18:16 */
    unsigned  UNUSED4 : 1; /* 19:19 */
    unsigned  DISTANCE_LEVEL2_GRGB_1 : 2; /* 21:20 */
    unsigned  DISTANCE_LEVEL2_GRGB_2 : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_abf_abf_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_2_CFG;

typedef struct{
    unsigned  DISTANCE_LEVEL0_RB_0 : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  DISTANCE_LEVEL0_RB_1 : 2; /* 5:4 */
    unsigned  DISTANCE_LEVEL0_RB_2 : 1; /* 6:6 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  DISTANCE_LEVEL1_RB_0 : 3; /* 10:8 */
    unsigned  UNUSED2 : 1; /* 11:11 */
    unsigned  DISTANCE_LEVEL1_RB_1 : 2; /* 13:12 */
    unsigned  DISTANCE_LEVEL1_RB_2 : 1; /* 14:14 */
    unsigned  UNUSED3 : 1; /* 15:15 */
    unsigned  DISTANCE_LEVEL2_RB_0 : 3; /* 18:16 */
    unsigned  UNUSED4 : 1; /* 19:19 */
    unsigned  DISTANCE_LEVEL2_RB_1 : 2; /* 21:20 */
    unsigned  DISTANCE_LEVEL2_RB_2 : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_abf_abf_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_3_CFG;

typedef struct{
    unsigned  CURVE_OFFSET_GR : 7; /* 6:0 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CURVE_OFFSET_R : 7; /* 14:8 */
    unsigned  UNUSED1 : 1; /* 15:15 */
    unsigned  CURVE_OFFSET_B : 7; /* 22:16 */
    unsigned  UNUSED2 : 1; /* 23:23 */
    unsigned  CURVE_OFFSET_GB : 7; /* 30:24 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_abf_abf_4_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_4_CFG;

typedef struct{
    unsigned  FILTER_STRENGTH_GR : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  FILTER_STRENGTH_R : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_5_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_5_CFG;

typedef struct{
    unsigned  FILTER_STRENGTH_GB : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  FILTER_STRENGTH_B : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_6_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_6_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_6_CFG;

typedef struct{
    unsigned  MINMAX_MAX_SHIFT : 4; /* 3:0 */
    unsigned  MINMAX_OFFSET : 12; /* 15:4 */
    unsigned  MINMAX_MIN_SHIFT : 4; /* 19:16 */
    unsigned  MINMAX_BLS : 12; /* 31:20 */
} _ife_ife_0_pp_clc_abf_abf_7_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_7_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_7_CFG;

typedef struct{
    unsigned  RNR_BX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RNR_BY : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_abf_abf_8_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_8_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_8_CFG;

typedef struct{
    unsigned  RNR_INIT_RSQUARE : 28; /* 27:0 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_9_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_9_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_9_CFG;

typedef struct{
    unsigned  RNR_RSQUARE_SHIFT : 4; /* 3:0 */
    unsigned  RNR_RSQUARE_SCALE : 7; /* 10:4 */
    unsigned  UNUSED0 : 21; /* 31:11 */
} _ife_ife_0_pp_clc_abf_abf_10_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_10_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_10_CFG;

typedef struct{
    unsigned  RNR_ANCHOR_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RNR_ANCHOR_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_11_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_11_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_11_CFG;

typedef struct{
    unsigned  RNR_ANCHOR_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RNR_ANCHOR_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_12_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_12_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_12_CFG;

typedef struct{
    unsigned  RNR_NOISE_BASE_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RNR_NOISE_BASE_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_13_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_13_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_13_CFG;

typedef struct{
    unsigned  RNR_NOISE_BASE_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RNR_NOISE_BASE_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_14_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_14_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_14_CFG;

typedef struct{
    unsigned  RNR_NOISE_SLOPE_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RNR_NOISE_SLOPE_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_15_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_15_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_15_CFG;

typedef struct{
    unsigned  RNR_NOISE_SLOPE_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RNR_NOISE_SLOPE_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_16_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_16_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_16_CFG;

typedef struct{
    unsigned  RNR_NOISE_SHIFT_0 : 4; /* 3:0 */
    unsigned  RNR_NOISE_SHIFT_1 : 4; /* 7:4 */
    unsigned  RNR_NOISE_SHIFT_2 : 4; /* 11:8 */
    unsigned  RNR_NOISE_SHIFT_3 : 4; /* 15:12 */
    unsigned  RNR_THRESH_SHIFT_0 : 4; /* 19:16 */
    unsigned  RNR_THRESH_SHIFT_1 : 4; /* 23:20 */
    unsigned  RNR_THRESH_SHIFT_2 : 4; /* 27:24 */
    unsigned  RNR_THRESH_SHIFT_3 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_17_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_17_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_17_CFG;

typedef struct{
    unsigned  RNR_THRESH_BASE_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  RNR_THRESH_BASE_1 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_18_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_18_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_18_CFG;

typedef struct{
    unsigned  RNR_THRESH_BASE_2 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  RNR_THRESH_BASE_3 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_19_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_19_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_19_CFG;

typedef struct{
    unsigned  RNR_THRESH_SLOPE_0 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_THRESH_SLOPE_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_abf_20_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_20_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_20_CFG;

typedef struct{
    unsigned  RNR_THRESH_SLOPE_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  RNR_THRESH_SLOPE_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_abf_21_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_21_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_21_CFG;

typedef struct{
    unsigned  NP_ANCHOR_0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NP_ANCHOR_1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_22_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_22_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_22_CFG;

typedef struct{
    unsigned  NP_ANCHOR_2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  NP_ANCHOR_3 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_23_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_23_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_23_CFG;

typedef struct{
    unsigned  NP_BASE_RB_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  NP_BASE_RB_1 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_24_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_24_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_24_CFG;

typedef struct{
    unsigned  NP_BASE_RB_2 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  NP_BASE_RB_3 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_25_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_25_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_25_CFG;

typedef struct{
    unsigned  NP_SLOPE_RB_0 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  NP_SLOPE_RB_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_abf_26_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_26_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_26_CFG;

typedef struct{
    unsigned  NP_SLOPE_RB_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  NP_SLOPE_RB_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_abf_27_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_27_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_27_CFG;

typedef struct{
    unsigned  NP_SHIFT_RB_0 : 4; /* 3:0 */
    unsigned  NP_SHIFT_RB_1 : 4; /* 7:4 */
    unsigned  NP_SHIFT_RB_2 : 4; /* 11:8 */
    unsigned  NP_SHIFT_RB_3 : 4; /* 15:12 */
    unsigned  NP_SHIFT_GRGB_0 : 4; /* 19:16 */
    unsigned  NP_SHIFT_GRGB_1 : 4; /* 23:20 */
    unsigned  NP_SHIFT_GRGB_2 : 4; /* 27:24 */
    unsigned  NP_SHIFT_GRGB_3 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_28_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_28_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_28_CFG;

typedef struct{
    unsigned  NP_BASE_GRGB_0 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  NP_BASE_GRGB_1 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_29_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_29_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_29_CFG;

typedef struct{
    unsigned  NP_BASE_GRGB_2 : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  NP_BASE_GRGB_3 : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_abf_abf_30_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_30_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_30_CFG;

typedef struct{
    unsigned  NP_SLOPE_GRGB_0 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  NP_SLOPE_GRGB_1 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_abf_31_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_31_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_31_CFG;

typedef struct{
    unsigned  NP_SLOPE_GRGB_2 : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  NP_SLOPE_GRGB_3 : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_abf_abf_32_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_32_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_32_CFG;

typedef struct{
    unsigned  ACT_FAC0 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  ACT_FAC1 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_abf_abf_33_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_33_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_33_CFG;

typedef struct{
    unsigned  ACT_THD0 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  ACT_THD1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_34_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_34_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_34_CFG;

typedef struct{
    unsigned  ACT_SMOOTH_THD0 : 8; /* 7:0 */
    unsigned  ACT_SMOOTH_THD1 : 8; /* 15:8 */
    unsigned  DARK_THD : 12; /* 27:16 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_35_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_35_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_35_CFG;

typedef struct{
    unsigned  GR_RATIO : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RG_RATIO : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_36_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_36_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_36_CFG;

typedef struct{
    unsigned  GB_RATIO : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  BG_RATIO : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_37_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_37_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_37_CFG;

typedef struct{
    unsigned  RB_RATIO : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  BR_RATIO : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_38_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_38_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_38_CFG;

typedef struct{
    unsigned  EDGE_DETECT_THD : 4; /* 3:0 */
    unsigned  EDGE_DETECT_NOISE_SCALAR : 12; /* 15:4 */
    unsigned  EDGE_COUNT_THD : 5; /* 20:16 */
    unsigned  UNUSED0 : 3; /* 23:21 */
    unsigned  EDGE_SMOOTH_STRENGTH : 7; /* 30:24 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_abf_abf_39_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_39_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_39_CFG;

typedef struct{
    unsigned  EDGE_SMOOTH_NOISE_SCALAR_GR : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  EDGE_SMOOTH_NOISE_SCALAR_R : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_40_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_40_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_40_CFG;

typedef struct{
    unsigned  EDGE_SMOOTH_NOISE_SCALAR_GB : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  EDGE_SMOOTH_NOISE_SCALAR_B : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_abf_abf_41_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_41_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_41_CFG;

typedef struct{
    unsigned  BLS_THRESH_GR : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BLS_THRESH_R : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_abf_abf_42_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_42_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_42_CFG;

typedef struct{
    unsigned  BLS_THRESH_GB : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  BLS_THRESH_B : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_abf_abf_43_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_43_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_43_CFG;

typedef struct{
    unsigned  BLS_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_abf_abf_44_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_44_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_44_CFG;

typedef struct{
    unsigned  BLS_SCALE : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_abf_abf_45_cfg;

typedef union{
    _ife_ife_0_pp_clc_abf_abf_45_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_ABF_45_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_abf_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_abf_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_abf_spare;

typedef union{
    _ife_ife_0_pp_clc_abf_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_ABF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_lsc_hw_version;

typedef union{
    _ife_ife_0_pp_clc_lsc_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_lsc_hw_status;

typedef union{
    _ife_ife_0_pp_clc_lsc_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_lsc_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_lsc_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_lsc_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_lsc_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_lsc_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_lsc_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_lsc_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  ALSC_EN : 1; /* 1:1 */
    unsigned  CROP_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 9; /* 11:3 */
    unsigned  NUM_SUBBLOCKS : 2; /* 13:12 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  INIT_BLOCK_X : 4; /* 19:16 */
    unsigned  INIT_BLOCK_Y : 4; /* 23:20 */
    unsigned  INIT_SUBBLOCK_X : 3; /* 26:24 */
    unsigned  UNUSED2 : 1; /* 27:27 */
    unsigned  INIT_SUBBLOCK_Y : 3; /* 30:28 */
    unsigned  UNUSED3 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_lsc_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_MODULE_CFG;

typedef struct{
    unsigned  NUM_BLOCKS_X : 4; /* 3:0 */
    unsigned  NUM_BLOCKS_Y : 4; /* 7:4 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_lsc_lsc_0_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_0_CFG;

typedef struct{
    unsigned  BLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  BLOCK_HEIGHT : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_lsc_lsc_1_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_1_CFG;

typedef struct{
    unsigned  SUBBLOCK_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  INV_SUBBLOCK_WIDTH : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_lsc_lsc_2_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_2_CFG;

typedef struct{
    unsigned  SUBBLOCK_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 2; /* 11:10 */
    unsigned  INV_SUBBLOCK_HEIGHT : 17; /* 28:12 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_lsc_lsc_3_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_3_CFG;

typedef struct{
    unsigned  INIT_PIXEL_X : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  INIT_PIXEL_Y : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_lsc_lsc_4_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_4_CFG;

typedef struct{
    unsigned  PIXEL_OFFSET : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_lsc_lsc_5_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_5_CFG;

typedef struct{
    unsigned  INIT_YDELTA : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_lsc_lsc_6_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_6_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_6_CFG;

typedef struct{
    unsigned  LUMA_WEIGHT_BASE_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LUMA_WEIGHT_BASE_SCALE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_lsc_lsc_7_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_7_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_7_CFG;

typedef struct{
    unsigned  LUMA_WEIGHT_MIN : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_lsc_lsc_8_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_8_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_8_CFG;

typedef struct{
    unsigned  FIRST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LAST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_lsc_lsc_9_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_9_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_9_CFG;

typedef struct{
    unsigned  FIRST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LAST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_lsc_lsc_10_cfg;

typedef union{
    _ife_ife_0_pp_clc_lsc_lsc_10_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_LSC_10_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_lsc_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_lsc_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_lsc_spare;

typedef union{
    _ife_ife_0_pp_clc_lsc_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_LSC_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_demosaic_hw_version;

typedef union{
    _ife_ife_0_pp_clc_demosaic_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_demosaic_hw_status;

typedef union{
    _ife_ife_0_pp_clc_demosaic_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  STRIPE_AUTO_CROP_DIS : 1; /* 1:1 */
    unsigned  UNUSED0 : 8; /* 9:2 */
    unsigned  COSITED_RGB_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  DIR_G_INTERP_DIS : 1; /* 12:12 */
    unsigned  DIR_RB_INTERP_DIS : 1; /* 13:13 */
    unsigned  DYN_G_CLAMP_EN : 1; /* 14:14 */
    unsigned  DYN_RB_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED2 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_demosaic_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_demosaic_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_MODULE_CFG;

typedef struct{
    unsigned  G_GAIN : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  B_GAIN : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_demosaic_wb_gain_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_demosaic_wb_gain_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_0;

typedef struct{
    unsigned  R_GAIN : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_pp_clc_demosaic_wb_gain_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_demosaic_wb_gain_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_WB_GAIN_CFG_1;

typedef struct{
    unsigned  G_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 1; /* 15:15 */
    unsigned  B_OFFSET : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_demosaic_wb_offset_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_demosaic_wb_offset_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_0;

typedef struct{
    unsigned  R_OFFSET : 15; /* 14:0 */
    unsigned  UNUSED0 : 17; /* 31:15 */
} _ife_ife_0_pp_clc_demosaic_wb_offset_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_demosaic_wb_offset_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_WB_OFFSET_CFG_1;

typedef struct{
    unsigned  LAMDA_G : 8; /* 7:0 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  LAMDA_RB : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_demosaic_interp_coeff_cfg;

typedef union{
    _ife_ife_0_pp_clc_demosaic_interp_coeff_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_COEFF_CFG;

typedef struct{
    unsigned  W_K : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  A_K : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_demosaic_interp_classifier_cfg;

typedef union{
    _ife_ife_0_pp_clc_demosaic_interp_classifier_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_INTERP_CLASSIFIER_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_demosaic_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_demosaic_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_demosaic_spare;

typedef union{
    _ife_ife_0_pp_clc_demosaic_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DEMOSAIC_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_color_correct_hw_version;

typedef union{
    _ife_ife_0_pp_clc_color_correct_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_color_correct_hw_status;

typedef union{
    _ife_ife_0_pp_clc_color_correct_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_color_correct_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_correct_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_MODULE_CFG;

typedef struct{
    unsigned  MATRIX_A0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MATRIX_A1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_color_correct_color_correct_coeff_a_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_coeff_a_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_0;

typedef struct{
    unsigned  MATRIX_A2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_color_correct_color_correct_coeff_a_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_coeff_a_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_A_CFG_1;

typedef struct{
    unsigned  MATRIX_B0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MATRIX_B1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_color_correct_color_correct_coeff_b_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_coeff_b_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_0;

typedef struct{
    unsigned  MATRIX_B2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_color_correct_color_correct_coeff_b_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_coeff_b_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_B_CFG_1;

typedef struct{
    unsigned  MATRIX_C0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  MATRIX_C1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_color_correct_color_correct_coeff_c_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_coeff_c_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_0;

typedef struct{
    unsigned  MATRIX_C2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_color_correct_color_correct_coeff_c_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_coeff_c_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_COEFF_C_CFG_1;

typedef struct{
    unsigned  OFFSET_K0 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  OFFSET_K1 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_color_correct_color_correct_offset_k_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_offset_k_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_0;

typedef struct{
    unsigned  OFFSET_K2 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_color_correct_color_correct_offset_k_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_offset_k_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_OFFSET_K_CFG_1;

typedef struct{
    unsigned  M_PARAM : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_color_correct_color_correct_shift_m_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_correct_color_correct_shift_m_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_COLOR_CORRECT_SHIFT_M_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_color_correct_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_color_correct_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_color_correct_spare;

typedef union{
    _ife_ife_0_pp_clc_color_correct_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_CORRECT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_gtm_hw_version;

typedef union{
    _ife_ife_0_pp_clc_gtm_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_hw_status;

typedef union{
    _ife_ife_0_pp_clc_gtm_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_HW_STATUS;

typedef struct{
    unsigned  ADDR : 6; /* 5:0 */
    unsigned  UNUSED0 : 14; /* 19:6 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_gtm_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_gtm_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_gtm_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_gtm_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_gtm_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_gtm_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_MODULE_CFG;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 6; /* 9:4 */
    unsigned  UNUSED1 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_gtm_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_gtm_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_gtm_spare;

typedef union{
    _ife_ife_0_pp_clc_gtm_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GTM_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_glut_hw_version;

typedef union{
    _ife_ife_0_pp_clc_glut_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_glut_hw_status;

typedef union{
    _ife_ife_0_pp_clc_glut_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_HW_STATUS;

typedef struct{
    unsigned  ADDR : 6; /* 5:0 */
    unsigned  UNUSED0 : 14; /* 19:6 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_glut_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_glut_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_glut_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_glut_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_glut_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_glut_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_glut_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_glut_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_glut_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_glut_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_glut_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_glut_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_glut_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_glut_spare;

typedef union{
    _ife_ife_0_pp_clc_glut_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_GLUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_color_xform_hw_version;

typedef union{
    _ife_ife_0_pp_clc_color_xform_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_color_xform_hw_status;

typedef union{
    _ife_ife_0_pp_clc_color_xform_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_color_xform_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_MODULE_CFG;

typedef struct{
    unsigned  MATRIX_M00 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M01 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch0_coeff_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch0_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M02 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch0_coeff_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch0_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O0 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch0_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch0_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH0_CLAMP_CFG;

typedef struct{
    unsigned  MATRIX_M10 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M11 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch1_coeff_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch1_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M12 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch1_coeff_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch1_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S1 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O1 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch1_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch1_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH1_CLAMP_CFG;

typedef struct{
    unsigned  MATRIX_M20 : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  MATRIX_M21 : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch2_coeff_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch2_coeff_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_0;

typedef struct{
    unsigned  MATRIX_M22 : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch2_coeff_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch2_coeff_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_COEFF_CFG_1;

typedef struct{
    unsigned  OFFSET_S2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OFFSET_O2 : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch2_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch2_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_OFFSET_CFG;

typedef struct{
    unsigned  CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_color_xform_color_xform_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_color_xform_color_xform_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_COLOR_XFORM_CH2_CLAMP_CFG;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_color_xform_spare;

typedef union{
    _ife_ife_0_pp_clc_color_xform_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_COLOR_XFORM_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  CH0_CLAMP_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  CH1_CLAMP_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  CH2_CLAMP_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_pixel_raw_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_PIXEL_RAW_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 1; /* 20:20 */
    unsigned  DROP_FIRST_OUTPUT_PIXEL : 1; /* 21:21 */
    unsigned  DROP_FIRST_OUTPUT_LINE : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_h_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_h_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_v_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_v_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_v_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_downscale_mn_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_y_fd_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_fd_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_FD_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_h_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_h_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_v_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_v_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_v_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_downscale_mn_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_c_fd_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_fd_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_FD_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_fd_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_FD_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_fd_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_FD_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 1; /* 20:20 */
    unsigned  DROP_FIRST_OUTPUT_PIXEL : 1; /* 21:21 */
    unsigned  DROP_FIRST_OUTPUT_LINE : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_h_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_h_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_v_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_v_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_v_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_downscale_mn_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_y_disp_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_disp_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_DISP_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_h_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_h_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_v_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_v_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_v_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_downscale_mn_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_c_disp_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_disp_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_DISP_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_disp_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_DISP_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_disp_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_DISP_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_ds_coeff;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_ds_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_DS_COEFF;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds4_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds4_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds4_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS4_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds4_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS4_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_ds_coeff;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_ds_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_DS_COEFF;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_disp_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_disp_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_disp_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_DISP_DS16_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_disp_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_DISP_DS16_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 1; /* 20:20 */
    unsigned  DROP_FIRST_OUTPUT_PIXEL : 1; /* 21:21 */
    unsigned  DROP_FIRST_OUTPUT_LINE : 1; /* 22:22 */
    unsigned  UNUSED5 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_h_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_h_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_v_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_v_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_v_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_downscale_mn_y_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_DOWNSCALE_MN_Y_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_y_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_y_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_Y_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  CROP_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 9; /* 8:0 */
    unsigned  HORIZONTAL_SCALE_EN : 1; /* 9:9 */
    unsigned  VERTICAL_SCALE_EN : 1; /* 10:10 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  HORIZONTAL_ROUNDING : 2; /* 13:12 */
    unsigned  UNUSED2 : 1; /* 14:14 */
    unsigned  VERTICAL_ROUNDING : 2; /* 16:15 */
    unsigned  UNUSED3 : 1; /* 17:17 */
    unsigned  HORIZONTAL_TERMINATION_EN : 1; /* 18:18 */
    unsigned  VERTICAL_TERMINATION_EN : 1; /* 19:19 */
    unsigned  UNUSED4 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CFG;

typedef struct{
    unsigned  INPUT_HEIGHT : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  INPUT_WIDTH : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  PHASE_STEP_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  H_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_h_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_h_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_CFG;

typedef struct{
    unsigned  PHASE_INIT_H : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_H_PHASE_CFG;

typedef struct{
    unsigned  PHASE_STEP_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 1; /* 29:29 */
    unsigned  V_INTERP_RESO : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_v_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_v_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_CFG;

typedef struct{
    unsigned  PHASE_INIT_V : 29; /* 28:0 */
    unsigned  UNUSED0 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_v_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_v_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_V_PHASE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_downscale_mn_c_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_DOWNSCALE_MN_C_CROP_PIXEL_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_mn_c_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_mn_c_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_MN_C_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_y_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_Y_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_mn_c_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_MN_C_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  CCIF_IN_VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  ADDR : 7; /* 6:0 */
    unsigned  UNUSED0 : 13; /* 19:7 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  MODE : 1; /* 0:0 */
    unsigned  PADDING_WEIGHTS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_mode;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_mode bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODE;

typedef struct{
    unsigned  START_LOCATION_X : 31; /* 30:0 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_start_location_x;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_start_location_x bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_X;

typedef struct{
    unsigned  START_LOCATION_Y : 31; /* 30:0 */
    unsigned  UNUSED0 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_start_location_y;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_start_location_y bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_START_LOCATION_Y;

typedef struct{
    unsigned  SCALE_RATIO_X : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_scale_ratio_x;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_scale_ratio_x bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_X;

typedef struct{
    unsigned  SCALE_RATIO_Y : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_scale_ratio_y;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_scale_ratio_y bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SCALE_RATIO_Y;

typedef struct{
    unsigned  OUT_WIDTH : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  OUT_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_out_size;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_out_size bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_OUT_SIZE;

typedef struct{
    unsigned  IN_WIDTH : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  IN_HEIGHT : 15; /* 30:16 */
    unsigned  UNUSED1 : 1; /* 31:31 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_in_size;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_in_size bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_IN_SIZE;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_0;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_0;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_1;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_1;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_2;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_2;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_3;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_3;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_4;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_4;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_5;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_5;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_6;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_6;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_7;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_7;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_8;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_8;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_9;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_9;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_10;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_10;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_11;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_11;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_12;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_12;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_13;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_13;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_14;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_14;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_15;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_15;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_16;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_16 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_16;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_17;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_17 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_17;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_18;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_18 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_18;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_19;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_19 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_19;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_20;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_20 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_20;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_21;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_21 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_21;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_22;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_22 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_22;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_23;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_top_bot_luma_23 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_TOP_BOT_LUMA_23;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_0;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_0;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_1;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_1;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_2;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_2;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_3;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_3;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_4;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_4;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_5;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_5;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_6;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_6;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_7;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_7;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_8;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_8;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_9;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_9;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_10;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_10;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_11;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_11;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_12;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_12;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_13;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_13;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_14;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_14;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_15;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_15;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_16;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_16 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_16;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_17;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_17 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_17;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_18;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_18 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_18;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_19;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_19 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_19;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_20;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_20 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_20;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_21;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_21 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_21;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_22;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_22 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_22;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_LUMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_LUMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_23;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_padding_weights_left_rgt_luma_23 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_LUMA_23;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_y_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_dsx_y_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  CCIF_IN_VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  ADDR : 6; /* 5:0 */
    unsigned  UNUSED0 : 14; /* 19:6 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  MODE : 1; /* 0:0 */
    unsigned  PADDING_WEIGHTS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_mode;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_mode bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODE;

typedef struct{
    unsigned  START_LOCATION_X : 30; /* 29:0 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_start_location_x;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_start_location_x bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_X;

typedef struct{
    unsigned  START_LOCATION_Y : 30; /* 29:0 */
    unsigned  UNUSED0 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_start_location_y;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_start_location_y bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_START_LOCATION_Y;

typedef struct{
    unsigned  SCALE_RATIO_X : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_scale_ratio_x;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_scale_ratio_x bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_X;

typedef struct{
    unsigned  SCALE_RATIO_Y : 20; /* 19:0 */
    unsigned  UNUSED0 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_scale_ratio_y;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_scale_ratio_y bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SCALE_RATIO_Y;

typedef struct{
    unsigned  OUT_WIDTH : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  OUT_HEIGHT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_out_size;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_out_size bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_OUT_SIZE;

typedef struct{
    unsigned  IN_WIDTH : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  IN_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_in_size;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_in_size bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_IN_SIZE;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_0;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_0;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_1;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_1;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_2;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_2;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_3;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_3;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_4;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_4;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_5;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_5;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_6;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_6;

typedef struct{
    unsigned  PADDING_WEIGHTS_BOT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_TOP_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_7;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_top_bot_chroma_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_TOP_BOT_CHROMA_7;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_0;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_0;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_1;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_1;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_2;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_2;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_3;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_3;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_4;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_4;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_5;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_5;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_6;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_6;

typedef struct{
    unsigned  PADDING_WEIGHTS_RIGHT_CHROMA : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  PADDING_WEIGHTS_LEFT_CHROMA : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_7;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_padding_weights_left_rgt_chroma_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_PADDING_WEIGHTS_LEFT_RGT_CHROMA_7;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_dsx_c_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_dsx_c_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_y_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_Y_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_dsx_c_vid_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DSX_C_VID_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  COEFF_07 : 9; /* 8:0 */
    unsigned  UNUSED0 : 1; /* 9:9 */
    unsigned  COEFF_16 : 9; /* 18:10 */
    unsigned  UNUSED1 : 1; /* 19:19 */
    unsigned  COEFF_25 : 9; /* 28:20 */
    unsigned  UNUSED2 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_ds_coeff;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_ds_coeff bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_DS_COEFF;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_y_vid_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  CROP_EN : 1; /* 1:1 */
    unsigned  SCALE_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  FLUSH_PACE_CNT : 5; /* 12:8 */
    unsigned  UNUSED1 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_downscale_4to1_c_vid_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_y_vid_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_Y_VID_DS16_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_hw_version;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_hw_status;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_HW_STATUS;

typedef struct{
    unsigned  CROP_RND_CLAMP_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 8; /* 8:1 */
    unsigned  CROP_EN : 1; /* 9:9 */
    unsigned  CH0_ROUND_EN : 1; /* 10:10 */
    unsigned  CH0_CLAMP_EN : 1; /* 11:11 */
    unsigned  CH1_ROUND_EN : 1; /* 12:12 */
    unsigned  CH1_CLAMP_EN : 1; /* 13:13 */
    unsigned  CH2_ROUND_EN : 1; /* 14:14 */
    unsigned  CH2_CLAMP_EN : 1; /* 15:15 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_MODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_crop_line_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_crop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_PIXEL : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_crop_pixel_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_crop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CROP_PIXEL_CFG;

typedef struct{
    unsigned  CH0_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH0_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch0_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch0_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_CLAMP_CFG;

typedef struct{
    unsigned  CH0_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH0_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH0_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch0_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch0_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH0_ROUNDING_CFG;

typedef struct{
    unsigned  CH1_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH1_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch1_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch1_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_CLAMP_CFG;

typedef struct{
    unsigned  CH1_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH1_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH1_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch1_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch1_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH1_ROUNDING_CFG;

typedef struct{
    unsigned  CH2_CLAMP_MIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  CH2_CLAMP_MAX : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch2_clamp_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch2_clamp_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_CLAMP_CFG;

typedef struct{
    unsigned  CH2_INTERLEAVED : 1; /* 0:0 */
    unsigned  CH2_ROUNDING_PATTERN : 2; /* 2:1 */
    unsigned  CH2_ROUND_OFF_BITS : 3; /* 5:3 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch2_rounding_cfg;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_ch2_rounding_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_CH2_ROUNDING_CFG;

typedef struct{
    unsigned  TEST_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_spare;

typedef union{
    _ife_ife_0_pp_clc_crop_rnd_clamp_post_downscale_4to1_c_vid_ds16_out_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_CROP_RND_CLAMP_POST_DOWNSCALE_4TO1_C_VID_DS16_OUT_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_bls_hw_version;

typedef union{
    _ife_ife_0_pp_clc_bls_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bls_hw_status;

typedef union{
    _ife_ife_0_pp_clc_bls_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bls_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_bls_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_MODULE_CFG;

typedef struct{
    unsigned  OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_bls_black_level_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_bls_black_level_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_0;

typedef struct{
    unsigned  SCALE : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_bls_black_level_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_bls_black_level_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_CFG_1;

typedef struct{
    unsigned  GR_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_THRESHOLD : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bls_black_level_threshold_0;

typedef union{
    _ife_ife_0_pp_clc_bls_black_level_threshold_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_0;

typedef struct{
    unsigned  R_THRESHOLD : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  B_THRESHOLD : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_bls_black_level_threshold_1;

typedef union{
    _ife_ife_0_pp_clc_bls_black_level_threshold_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_BLACK_LEVEL_THRESHOLD_1;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_bls_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_bls_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_bls_spare;

typedef union{
    _ife_ife_0_pp_clc_bls_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_BLS_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_tintless_bg_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  OVERWRITE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_stats_tintless_bg_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  SAT_STATS_EN : 1; /* 8:8 */
    unsigned  QUAD_SYNC_EN : 1; /* 9:9 */
    unsigned  SHIFT_BITS : 3; /* 12:10 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  RGN_SAMPLE_PATTERN : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_tintless_bg_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_MODULE_CFG;

typedef struct{
    unsigned  Y_STATS_EN : 1; /* 0:0 */
    unsigned  G_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COEF_A0 : 8; /* 11:4 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  COEF_A1 : 8; /* 20:13 */
    unsigned  UNUSED2 : 1; /* 21:21 */
    unsigned  COEF_A2 : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_tintless_bg_ch_y_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_ch_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_CH_Y_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_H_NUM : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_stats_tintless_bg_horz_rgn_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_horz_rgn_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_0;

typedef struct{
    unsigned  RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_stats_tintless_bg_horz_rgn_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_horz_rgn_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HORZ_RGN_CFG_1;

typedef struct{
    unsigned  RGN_V_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RGN_V_NUM : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_tintless_bg_vert_rgn_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_vert_rgn_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_0;

typedef struct{
    unsigned  RGN_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_stats_tintless_bg_vert_rgn_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_vert_rgn_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_VERT_RGN_CFG_1;

typedef struct{
    unsigned  FIRST_RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  LAST_RGN_WIDTH : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_stats_tintless_bg_rgn_width_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_rgn_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_RGN_WIDTH_CFG;

typedef struct{
    unsigned  R_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_tintless_bg_hi_threshold_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_hi_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_tintless_bg_hi_threshold_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_hi_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_HI_THRESHOLD_CFG_1;

typedef struct{
    unsigned  R_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_tintless_bg_lo_threshold_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_lo_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_tintless_bg_lo_threshold_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_lo_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_LO_THRESHOLD_CFG_1;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_tintless_bg_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_tintless_bg_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_tintless_bg_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_TINTLESS_BG_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERWRITE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  HDR_BHIST_CHAN_SEL : 1; /* 8:8 */
    unsigned  HDR_BHIST_FIELD_SEL : 2; /* 10:9 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  ZHDR_FIRST_RB_EXP : 1; /* 12:12 */
    unsigned  HDR_BHIST_HDR_SEL : 3; /* 15:13 */
    unsigned  UNUSED2 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_rgn_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_NUM : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_rgn_num_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_RGN_NUM_CFG;

typedef struct{
    unsigned  CURR_IHIST_STORE_STATE_G : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  CURR_IHIST_STORE_STATE_B : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CURR_IHIST_STORE_STATE_R : 3; /* 10:8 */
    unsigned  UNUSED2 : 1; /* 11:11 */
    unsigned  PIXEL_MATCHED_G : 1; /* 12:12 */
    unsigned  PIXEL_MATCHED_B : 1; /* 13:13 */
    unsigned  PIXEL_MATCHED_R : 1; /* 14:14 */
    unsigned  UNUSED3 : 1; /* 15:15 */
    unsigned  CURR_IHIST_FLUSH_STATE : 2; /* 17:16 */
    unsigned  END_OF_FLUSH_READ : 1; /* 18:18 */
    unsigned  END_OF_FLUSH_WRITE : 1; /* 19:19 */
    unsigned  UNUSED4 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_hdr_bhist_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_bhist_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_hdr_be_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  OVERWRITE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_stats_hdr_be_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  SAT_STATS_EN : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  SHIFT_BITS : 3; /* 12:10 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  RGN_SAMPLE_PATTERN : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_hdr_be_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG;

typedef struct{
    unsigned  FIELD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 6; /* 7:2 */
    unsigned  HDR_SEL : 3; /* 10:8 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  ZHDR_FIRST_RB_EXP : 1; /* 12:12 */
    unsigned  UNUSED2 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_stats_hdr_be_module_cfg1;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_module_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_MODULE_CFG1;

typedef struct{
    unsigned  Y_STATS_EN : 1; /* 0:0 */
    unsigned  G_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COEF_A0 : 8; /* 11:4 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  COEF_A1 : 8; /* 20:13 */
    unsigned  UNUSED2 : 1; /* 21:21 */
    unsigned  COEF_A2 : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_hdr_be_ch_y_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_ch_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_CH_Y_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_H_NUM : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_stats_hdr_be_horz_rgn_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_horz_rgn_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_0;

typedef struct{
    unsigned  RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_stats_hdr_be_horz_rgn_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_horz_rgn_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_HORZ_RGN_CFG_1;

typedef struct{
    unsigned  RGN_V_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RGN_V_NUM : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_hdr_be_vert_rgn_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_vert_rgn_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_0;

typedef struct{
    unsigned  RGN_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_stats_hdr_be_vert_rgn_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_vert_rgn_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_VERT_RGN_CFG_1;

typedef struct{
    unsigned  R_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_hdr_be_hi_threshold_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_hi_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_hdr_be_hi_threshold_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_hi_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_HI_THRESHOLD_CFG_1;

typedef struct{
    unsigned  R_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_hdr_be_lo_threshold_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_lo_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_hdr_be_lo_threshold_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_lo_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_LO_THRESHOLD_CFG_1;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_hdr_be_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_hdr_be_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_hdr_be_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_hdr_be_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_HDR_BE_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_awb_bg_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  OVERWRITE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_stats_awb_bg_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  SAT_STATS_EN : 1; /* 8:8 */
    unsigned  QUAD_SYNC_EN : 1; /* 9:9 */
    unsigned  SHIFT_BITS : 3; /* 12:10 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  RGN_SAMPLE_PATTERN : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_awb_bg_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_MODULE_CFG;

typedef struct{
    unsigned  Y_STATS_EN : 1; /* 0:0 */
    unsigned  G_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  COEF_A0 : 8; /* 11:4 */
    unsigned  UNUSED1 : 1; /* 12:12 */
    unsigned  COEF_A1 : 8; /* 20:13 */
    unsigned  UNUSED2 : 1; /* 21:21 */
    unsigned  COEF_A2 : 8; /* 29:22 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_awb_bg_ch_y_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_ch_y_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_CH_Y_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_H_NUM : 8; /* 23:16 */
    unsigned  UNUSED1 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_stats_awb_bg_horz_rgn_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_horz_rgn_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_0;

typedef struct{
    unsigned  RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_pp_clc_stats_awb_bg_horz_rgn_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_horz_rgn_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_HORZ_RGN_CFG_1;

typedef struct{
    unsigned  RGN_V_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RGN_V_NUM : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_awb_bg_vert_rgn_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_vert_rgn_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_0;

typedef struct{
    unsigned  RGN_HEIGHT : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_stats_awb_bg_vert_rgn_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_vert_rgn_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_VERT_RGN_CFG_1;

typedef struct{
    unsigned  FIRST_RGN_WIDTH : 9; /* 8:0 */
    unsigned  UNUSED0 : 7; /* 15:9 */
    unsigned  LAST_RGN_WIDTH : 9; /* 24:16 */
    unsigned  UNUSED1 : 7; /* 31:25 */
} _ife_ife_0_pp_clc_stats_awb_bg_rgn_width_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_rgn_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_RGN_WIDTH_CFG;

typedef struct{
    unsigned  R_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_awb_bg_hi_threshold_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_hi_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MAX : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_awb_bg_hi_threshold_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_hi_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_HI_THRESHOLD_CFG_1;

typedef struct{
    unsigned  R_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GR_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_awb_bg_lo_threshold_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_lo_threshold_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_0;

typedef struct{
    unsigned  B_MIN : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  GB_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_awb_bg_lo_threshold_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_lo_threshold_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_LO_THRESHOLD_CFG_1;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_awb_bg_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_awb_bg_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_awb_bg_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_AWB_BG_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_bhist_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERWRITE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_bhist_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_HW_STATUS;

typedef struct{
    unsigned  ADDR : 10; /* 9:0 */
    unsigned  UNUSED0 : 10; /* 19:10 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_bhist_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_bhist_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  BHIST_BIN_UNIFORMITY : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  BHIST_CHAN_SEL : 3; /* 12:10 */
    unsigned  UNUSED2 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_stats_bhist_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_bhist_rgn_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_NUM : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_bhist_rgn_num_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_RGN_NUM_CFG;

typedef struct{
    unsigned  CURR_IHIST_STORE_STATE : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  PIXEL_MATCHED : 1; /* 4:4 */
    unsigned  CURR_IHIST_FLUSH_STATE : 2; /* 6:5 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  END_OF_FLUSH_READ : 1; /* 8:8 */
    unsigned  END_OF_FLUSH_WRITE : 1; /* 9:9 */
    unsigned  UNUSED2 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_stats_bhist_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_bhist_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_bhist_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_bhist_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BHIST_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_baf_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  OVERWRITE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_stats_baf_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_HW_STATUS;

typedef struct{
    unsigned  ADDR : 9; /* 8:0 */
    unsigned  UNUSED0 : 11; /* 19:9 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_baf_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_baf_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_baf_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_baf_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_baf_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_baf_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  G_SEL : 1; /* 8:8 */
    unsigned  GAMMA_LUT_EN : 1; /* 9:9 */
    unsigned  UNUSED1 : 2; /* 11:10 */
    unsigned  CH_SEL : 1; /* 12:12 */
    unsigned  SCALE_EN : 1; /* 13:13 */
    unsigned  UNUSED2 : 2; /* 15:14 */
    unsigned  H_1_FIR_EN : 1; /* 16:16 */
    unsigned  H_1_IIR_EN : 1; /* 17:17 */
    unsigned  UNUSED3 : 3; /* 20:18 */
    unsigned  V_IIR_EN : 1; /* 21:21 */
    unsigned  UNUSED4 : 2; /* 23:22 */
    unsigned  BAYER_PATTERN : 2; /* 25:24 */
    unsigned  UNUSED5 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_stats_baf_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_CFG;

typedef struct{
    unsigned  A0 : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  A1 : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_baf_y_conv_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_y_conv_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_0;

typedef struct{
    unsigned  A2 : 12; /* 11:0 */
    unsigned  UNUSED0 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_stats_baf_y_conv_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_y_conv_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_Y_CONV_CFG_1;

typedef struct{
    unsigned  A0 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  A1 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  A2 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  A3 : 6; /* 29:24 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_0;

typedef struct{
    unsigned  A4 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  A5 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  A6 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  A7 : 6; /* 29:24 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_1;

typedef struct{
    unsigned  A8 : 6; /* 5:0 */
    unsigned  UNUSED0 : 2; /* 7:6 */
    unsigned  A9 : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  A10 : 6; /* 21:16 */
    unsigned  UNUSED2 : 2; /* 23:22 */
    unsigned  A11 : 6; /* 29:24 */
    unsigned  UNUSED3 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_2;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_2;

typedef struct{
    unsigned  A12 : 6; /* 5:0 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_3;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_fir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_FIR_CFG_3;

typedef struct{
    unsigned  B10 : 16; /* 15:0 */
    unsigned  B11 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_0;

typedef struct{
    unsigned  B12 : 16; /* 15:0 */
    unsigned  B22 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_1;

typedef struct{
    unsigned  A11 : 16; /* 15:0 */
    unsigned  A12 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_2;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_2;

typedef struct{
    unsigned  B20 : 16; /* 15:0 */
    unsigned  B21 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_3;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_3;

typedef struct{
    unsigned  A21 : 16; /* 15:0 */
    unsigned  A22 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_4;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_iir_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_IIR_CFG_4;

typedef struct{
    unsigned  B10 : 16; /* 15:0 */
    unsigned  B11 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_0;

typedef struct{
    unsigned  B12 : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_1;

typedef struct{
    unsigned  A11 : 16; /* 15:0 */
    unsigned  A12 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_2;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_2;

typedef struct{
    unsigned  B20 : 16; /* 15:0 */
    unsigned  B21 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_3;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_3;

typedef struct{
    unsigned  B22 : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_4;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_4;

typedef struct{
    unsigned  A21 : 16; /* 15:0 */
    unsigned  A22 : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_5;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_iir_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_IIR_CFG_5;

typedef struct{
    unsigned  H_1 : 4; /* 3:0 */
    unsigned  V : 4; /* 7:4 */
    unsigned  H_1_SUM : 3; /* 10:8 */
    unsigned  UNUSED0 : 1; /* 11:11 */
    unsigned  V_SUM : 3; /* 14:12 */
    unsigned  UNUSED1 : 17; /* 31:15 */
} _ife_ife_0_pp_clc_stats_baf_shift_bits_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_shift_bits_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SHIFT_BITS_CFG;

typedef struct{
    unsigned  THRESHOLD : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_stats_baf_h_1_th_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_th_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_TH_CFG;

typedef struct{
    unsigned  IND_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_1 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_2 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_3 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_4 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_0;

typedef struct{
    unsigned  IND_5 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_6 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_7 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_8 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_9 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_1;

typedef struct{
    unsigned  IND_10 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_11 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_12 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_13 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_14 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_2;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_2;

typedef struct{
    unsigned  IND_15 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_16 : 5; /* 10:6 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_3;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_h_1_coring_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_H_1_CORING_CFG_3;

typedef struct{
    unsigned  THRESHOLD : 17; /* 16:0 */
    unsigned  UNUSED0 : 15; /* 31:17 */
} _ife_ife_0_pp_clc_stats_baf_v_th_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_th_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_TH_CFG;

typedef struct{
    unsigned  IND_0 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_1 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_2 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_3 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_4 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_0;

typedef struct{
    unsigned  IND_5 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_6 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_7 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_8 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_9 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_1;

typedef struct{
    unsigned  IND_10 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_11 : 5; /* 10:6 */
    unsigned  UNUSED1 : 1; /* 11:11 */
    unsigned  IND_12 : 5; /* 16:12 */
    unsigned  UNUSED2 : 1; /* 17:17 */
    unsigned  IND_13 : 5; /* 22:18 */
    unsigned  UNUSED3 : 1; /* 23:23 */
    unsigned  IND_14 : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_2;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_2;

typedef struct{
    unsigned  IND_15 : 5; /* 4:0 */
    unsigned  UNUSED0 : 1; /* 5:5 */
    unsigned  IND_16 : 5; /* 10:6 */
    unsigned  UNUSED1 : 21; /* 31:11 */
} _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_3;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_v_coring_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_V_CORING_CFG_3;

typedef struct{
    unsigned  H_1_GAIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_stats_baf_coring_gain_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_coring_gain_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_0;

typedef struct{
    unsigned  V_GAIN : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_pp_clc_stats_baf_coring_gain_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_coring_gain_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_CORING_GAIN_CFG_1;

typedef struct{
    unsigned  H_IN : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  H_OUT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_scale_h_image_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_scale_h_image_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_IMAGE_SIZE_CFG;

typedef struct{
    unsigned  H_PHASE_MULT : 22; /* 21:0 */
    unsigned  UNUSED0 : 2; /* 23:22 */
    unsigned  H_ROUNDING_OPTION : 2; /* 25:24 */
    unsigned  UNUSED1 : 2; /* 27:26 */
    unsigned  H_INTERP_RESO : 2; /* 29:28 */
    unsigned  UNUSED2 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_baf_scale_h_phase_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_scale_h_phase_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PHASE_CFG;

typedef struct{
    unsigned  H_MN_INIT : 13; /* 12:0 */
    unsigned  UNUSED0 : 19; /* 31:13 */
} _ife_ife_0_pp_clc_stats_baf_scale_h_stripe_cfg_0;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_scale_h_stripe_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 22; /* 21:0 */
    unsigned  UNUSED0 : 10; /* 31:22 */
} _ife_ife_0_pp_clc_stats_baf_scale_h_stripe_cfg_1;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_scale_h_stripe_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_STRIPE_CFG_1;

typedef struct{
    unsigned  INPUT_WIDTH : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  H_SKIP_CNT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_baf_scale_h_pad_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_scale_h_pad_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SCALE_H_PAD_CFG;

typedef struct{
    unsigned  X_MIN : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  Y_MIN : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_baf_roi_xy_min;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_roi_xy_min bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MIN;

typedef struct{
    unsigned  X_MAX : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  Y_MAX : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_baf_roi_xy_max;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_roi_xy_max bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_ROI_XY_MAX;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_baf_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_baf_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_baf_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_baf_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_BAF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_rs_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_rs_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  SHIFT_BITS : 4; /* 11:8 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_stats_rs_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_MODULE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_rs_rgn_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  RGN_V_NUM : 10; /* 25:16 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_pp_clc_stats_rs_rgn_num_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_HEIGHT : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_pp_clc_stats_rs_rgn_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_RGN_SIZE_CFG;

typedef struct{
    unsigned  DATA_B : 16; /* 15:0 */
    unsigned  DATA_A : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_rs_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_rs_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_rs_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_rs_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_RS_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_cs_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERWRITE : 1; /* 1:1 */
    unsigned  OVERFLOW_ERROR : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_stats_cs_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  SHIFT_BITS : 4; /* 11:8 */
    unsigned  UNUSED1 : 20; /* 31:12 */
} _ife_ife_0_pp_clc_stats_cs_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_MODULE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_cs_rgn_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  RGN_V_NUM : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_pp_clc_stats_cs_rgn_num_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 14; /* 15:2 */
    unsigned  RGN_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_cs_rgn_size_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_RGN_SIZE_CFG;

typedef struct{
    unsigned  DATA_B : 16; /* 15:0 */
    unsigned  DATA_A : 16; /* 31:16 */
} _ife_ife_0_pp_clc_stats_cs_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_cs_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_cs_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_cs_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_CS_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pp_clc_stats_ihist_hw_version;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERWRITE : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_ihist_hw_status;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_lut_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_1;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_2;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_3;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_4;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_5;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_6;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_7;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_8;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_9;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_10;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_11;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_12;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_13;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_14;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_data_15;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_cmd;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_status;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_ihist_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_ihist_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  IHIST_CHAN_SEL : 2; /* 9:8 */
    unsigned  IHIST_SHIFT_BITS : 4; /* 13:10 */
    unsigned  UNUSED1 : 18; /* 31:14 */
} _ife_ife_0_pp_clc_stats_ihist_module_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  RGN_V_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pp_clc_stats_ihist_rgn_offset_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_NUM : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_pp_clc_stats_ihist_rgn_num_cfg;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_RGN_NUM_CFG;

typedef struct{
    unsigned  CURR_IHIST_STORE_STATE_YCC : 3; /* 2:0 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  CURR_IHIST_STORE_STATE_G : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CURR_IHIST_STORE_STATE_B : 3; /* 10:8 */
    unsigned  UNUSED2 : 1; /* 11:11 */
    unsigned  CURR_IHIST_STORE_STATE_R : 3; /* 14:12 */
    unsigned  UNUSED3 : 1; /* 15:15 */
    unsigned  PIXEL_MATCHED_YCC : 1; /* 16:16 */
    unsigned  PIXEL_MATCHED_G : 1; /* 17:17 */
    unsigned  PIXEL_MATCHED_B : 1; /* 18:18 */
    unsigned  PIXEL_MATCHED_R : 1; /* 19:19 */
    unsigned  CURR_IHIST_FLUSH_STATE : 2; /* 21:20 */
    unsigned  END_OF_FLUSH_READ : 1; /* 22:22 */
    unsigned  END_OF_FLUSH_WRITE : 1; /* 23:23 */
    unsigned  UNUSED4 : 8; /* 31:24 */
} _ife_ife_0_pp_clc_stats_ihist_debug_status;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_debug_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_DEBUG_STATUS;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pp_clc_stats_ihist_test_bus_ctrl;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pp_clc_stats_ihist_spare;

typedef union{
    _ife_ife_0_pp_clc_stats_ihist_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PP_CLC_STATS_IHIST_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_rdi0_clc_camif_hw_version;

typedef union{
    _ife_ife_0_rdi0_clc_camif_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_rdi0_clc_camif_hw_status;

typedef union{
    _ife_ife_0_rdi0_clc_camif_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_ife_0_rdi0_clc_camif_module_cfg;

typedef union{
    _ife_ife_0_rdi0_clc_camif_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_rdi0_clc_camif_period_cfg;

typedef union{
    _ife_ife_0_rdi0_clc_camif_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_rdi0_clc_camif_irq_subsample_pattern_cfg;

typedef union{
    _ife_ife_0_rdi0_clc_camif_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_rdi0_clc_camif_epoch_irq_cfg;

typedef union{
    _ife_ife_0_rdi0_clc_camif_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_rdi0_clc_camif_debug_1;

typedef union{
    _ife_ife_0_rdi0_clc_camif_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_rdi0_clc_camif_debug_0;

typedef union{
    _ife_ife_0_rdi0_clc_camif_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_rdi0_clc_camif_test_bus_ctrl;

typedef union{
    _ife_ife_0_rdi0_clc_camif_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_rdi0_clc_camif_spare;

typedef union{
    _ife_ife_0_rdi0_clc_camif_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI0_CLC_CAMIF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_rdi1_clc_camif_hw_version;

typedef union{
    _ife_ife_0_rdi1_clc_camif_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_rdi1_clc_camif_hw_status;

typedef union{
    _ife_ife_0_rdi1_clc_camif_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_ife_0_rdi1_clc_camif_module_cfg;

typedef union{
    _ife_ife_0_rdi1_clc_camif_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_rdi1_clc_camif_period_cfg;

typedef union{
    _ife_ife_0_rdi1_clc_camif_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_rdi1_clc_camif_irq_subsample_pattern_cfg;

typedef union{
    _ife_ife_0_rdi1_clc_camif_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_rdi1_clc_camif_epoch_irq_cfg;

typedef union{
    _ife_ife_0_rdi1_clc_camif_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_rdi1_clc_camif_debug_1;

typedef union{
    _ife_ife_0_rdi1_clc_camif_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_rdi1_clc_camif_debug_0;

typedef union{
    _ife_ife_0_rdi1_clc_camif_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_rdi1_clc_camif_test_bus_ctrl;

typedef union{
    _ife_ife_0_rdi1_clc_camif_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_rdi1_clc_camif_spare;

typedef union{
    _ife_ife_0_rdi1_clc_camif_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI1_CLC_CAMIF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_rdi2_clc_camif_hw_version;

typedef union{
    _ife_ife_0_rdi2_clc_camif_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_rdi2_clc_camif_hw_status;

typedef union{
    _ife_ife_0_rdi2_clc_camif_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_ife_0_rdi2_clc_camif_module_cfg;

typedef union{
    _ife_ife_0_rdi2_clc_camif_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG;

typedef struct{
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_rdi2_clc_camif_period_cfg;

typedef union{
    _ife_ife_0_rdi2_clc_camif_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_rdi2_clc_camif_irq_subsample_pattern_cfg;

typedef union{
    _ife_ife_0_rdi2_clc_camif_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_rdi2_clc_camif_epoch_irq_cfg;

typedef union{
    _ife_ife_0_rdi2_clc_camif_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_rdi2_clc_camif_debug_1;

typedef union{
    _ife_ife_0_rdi2_clc_camif_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_rdi2_clc_camif_debug_0;

typedef union{
    _ife_ife_0_rdi2_clc_camif_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_rdi2_clc_camif_test_bus_ctrl;

typedef union{
    _ife_ife_0_rdi2_clc_camif_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_rdi2_clc_camif_spare;

typedef union{
    _ife_ife_0_rdi2_clc_camif_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_RDI2_CLC_CAMIF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_lcr_clc_camif_hw_version;

typedef union{
    _ife_ife_0_lcr_clc_camif_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_lcr_clc_camif_hw_status;

typedef union{
    _ife_ife_0_lcr_clc_camif_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_ife_0_lcr_clc_camif_module_cfg;

typedef union{
    _ife_ife_0_lcr_clc_camif_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 16; /* 15:0 */
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 20:16 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _ife_ife_0_lcr_clc_camif_period_cfg;

typedef union{
    _ife_ife_0_lcr_clc_camif_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_lcr_clc_camif_irq_subsample_pattern_cfg;

typedef union{
    _ife_ife_0_lcr_clc_camif_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_lcr_clc_camif_epoch_irq_cfg;

typedef union{
    _ife_ife_0_lcr_clc_camif_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_lcr_clc_camif_debug_1;

typedef union{
    _ife_ife_0_lcr_clc_camif_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_lcr_clc_camif_debug_0;

typedef union{
    _ife_ife_0_lcr_clc_camif_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_lcr_clc_camif_test_bus_ctrl;

typedef union{
    _ife_ife_0_lcr_clc_camif_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_lcr_clc_camif_spare;

typedef union{
    _ife_ife_0_lcr_clc_camif_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_LCR_CLC_CAMIF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_clc_lcrhw_version;

typedef union{
    _ife_ife_0_clc_lcrhw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRHW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_lcrhw_status;

typedef union{
    _ife_ife_0_clc_lcrhw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRHW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_lcrmodule_cfg;

typedef union{
    _ife_ife_0_clc_lcrmodule_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRMODULE_CFG;

typedef struct{
    unsigned  LAST_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FIRST_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_lcrcrop_line_cfg;

typedef union{
    _ife_ife_0_clc_lcrcrop_line_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRCROP_LINE_CFG;

typedef struct{
    unsigned  LAST_PIXEL : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_PIXEL : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_clc_lcrcrop_pixel_cfg;

typedef union{
    _ife_ife_0_clc_lcrcrop_pixel_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRCROP_PIXEL_CFG;

typedef struct{
    unsigned  BLOCK_HEIGHT : 6; /* 5:0 */
    unsigned  UNUSED0 : 10; /* 15:6 */
    unsigned  COMP_MASK : 4; /* 19:16 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_lcrc_ext_cfg_0;

typedef union{
    _ife_ife_0_clc_lcrc_ext_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRC_EXT_CFG_0;

typedef struct{
    unsigned  COMP_SHIFT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  COMP_SHIFT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  COMP_SHIFT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 4; /* 23:20 */
    unsigned  COMP_SHIFT_3 : 4; /* 27:24 */
    unsigned  UNUSED3 : 4; /* 31:28 */
} _ife_ife_0_clc_lcrc_ext_cfg_1;

typedef union{
    _ife_ife_0_clc_lcrc_ext_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRC_EXT_CFG_1;

typedef struct{
    unsigned  LINE_MASK_0 : 32; /* 31:0 */
} _ife_ife_0_clc_lcrc_ext_cfg_2;

typedef union{
    _ife_ife_0_clc_lcrc_ext_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRC_EXT_CFG_2;

typedef struct{
    unsigned  LINE_MASK_1 : 32; /* 31:0 */
} _ife_ife_0_clc_lcrc_ext_cfg_3;

typedef union{
    _ife_ife_0_clc_lcrc_ext_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRC_EXT_CFG_3;

typedef struct{
    unsigned  FLUSH_MASK_0 : 32; /* 31:0 */
} _ife_ife_0_clc_lcrc_ext_cfg_4;

typedef union{
    _ife_ife_0_clc_lcrc_ext_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRC_EXT_CFG_4;

typedef struct{
    unsigned  FLUSH_MASK_1 : 32; /* 31:0 */
} _ife_ife_0_clc_lcrc_ext_cfg_5;

typedef union{
    _ife_ife_0_clc_lcrc_ext_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRC_EXT_CFG_5;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_clc_lcrtest_bus_ctrl;

typedef union{
    _ife_ife_0_clc_lcrtest_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRTEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_lcrspare;

typedef union{
    _ife_ife_0_clc_lcrspare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_LCRSPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_pdlib_clc_camif_hw_version;

typedef union{
    _ife_ife_0_pdlib_clc_camif_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pdlib_clc_camif_hw_status;

typedef union{
    _ife_ife_0_pdlib_clc_camif_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_HW_STATUS;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 19; /* 19:1 */
    unsigned  STRIPE_LOC : 2; /* 21:20 */
    unsigned  UNUSED1 : 2; /* 23:22 */
    unsigned  PIXEL_PATTERN : 3; /* 26:24 */
    unsigned  UNUSED2 : 5; /* 31:27 */
} _ife_ife_0_pdlib_clc_camif_module_cfg;

typedef union{
    _ife_ife_0_pdlib_clc_camif_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG;

typedef struct{
    unsigned  UNUSED0 : 16; /* 15:0 */
    unsigned  IRQ_SUBSAMPLE_PERIOD : 5; /* 20:16 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _ife_ife_0_pdlib_clc_camif_period_cfg;

typedef union{
    _ife_ife_0_pdlib_clc_camif_period_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_PERIOD_CFG;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_pdlib_clc_camif_irq_subsample_pattern_cfg;

typedef union{
    _ife_ife_0_pdlib_clc_camif_irq_subsample_pattern_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_IRQ_SUBSAMPLE_PATTERN_CFG;

typedef struct{
    unsigned  EPOCH0_LINE : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  EPOCH1_LINE : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pdlib_clc_camif_epoch_irq_cfg;

typedef union{
    _ife_ife_0_pdlib_clc_camif_epoch_irq_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_EPOCH_IRQ_CFG;

typedef struct{
    unsigned  STATUS : 32; /* 31:0 */
} _ife_ife_0_pdlib_clc_camif_debug_1;

typedef union{
    _ife_ife_0_pdlib_clc_camif_debug_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_1;

typedef struct{
    unsigned  FRAME_WIDTH : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  FRAME_HEIGHT : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_pdlib_clc_camif_debug_0;

typedef union{
    _ife_ife_0_pdlib_clc_camif_debug_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_DEBUG_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_pdlib_clc_camif_test_bus_ctrl;

typedef union{
    _ife_ife_0_pdlib_clc_camif_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_pdlib_clc_camif_spare;

typedef union{
    _ife_ife_0_pdlib_clc_camif_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_PDLIB_CLC_CAMIF_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_clc_pdlib_hw_version;

typedef union{
    _ife_ife_0_clc_pdlib_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_HW_VERSION;

typedef struct{
    unsigned  VIOLATION : 1; /* 0:0 */
    unsigned  OVERFLOW_ERROR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_pdlib_hw_status;

typedef union{
    _ife_ife_0_clc_pdlib_hw_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_HW_STATUS;

typedef struct{
    unsigned  ADDR : 8; /* 7:0 */
    unsigned  UNUSED0 : 12; /* 19:8 */
    unsigned  AUTO_LOAD_EN : 1; /* 20:20 */
    unsigned  AUTO_LOAD_PATTERN : 2; /* 22:21 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_dmi_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_CFG;

typedef struct{
    unsigned  LUT_SEL : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_pdlib_dmi_lut_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_lut_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_1;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_1;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_2;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_2;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_3;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_3;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_4;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_4;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_5;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_5;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_6;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_6;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_7;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_7;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_8;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_8;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_9;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_9;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_10;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_10;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_11;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_11;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_12;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_12;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_13;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_13;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_14;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_14;

typedef struct{
    unsigned  DATA : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_dmi_data_15;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_data_15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_DATA_15;

typedef struct{
    unsigned  AUTO_LOAD_CMD : 1; /* 0:0 */
    unsigned  AUTO_LOAD_STATUS_CLR : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_pdlib_dmi_cmd;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_CMD;

typedef struct{
    unsigned  AUTO_LOAD_DONE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_pdlib_dmi_status;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_STATUS;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_pdlib_dmi_lut_bank_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_dmi_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG;

typedef struct{
    unsigned  BANK_SEL : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_pdlib_module_lut_bank_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_module_lut_bank_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 7; /* 7:1 */
    unsigned  PDAF_MODE_SEL : 1; /* 8:8 */
    unsigned  UNUSED1 : 1; /* 9:9 */
    unsigned  SPARSE_PD_LE_EN : 1; /* 10:10 */
    unsigned  SPARSE_PD_RESAMPLER_EN : 1; /* 11:11 */
    unsigned  CROP_EN : 1; /* 12:12 */
    unsigned  HDR_EN : 1; /* 13:13 */
    unsigned  BIN_SKIP_EN : 1; /* 14:14 */
    unsigned  GAIN_MAP_EN : 1; /* 15:15 */
    unsigned  FIR_EN : 1; /* 16:16 */
    unsigned  IIR_EN : 1; /* 17:17 */
    unsigned  SAD_EN : 1; /* 18:18 */
    unsigned  UNUSED2 : 1; /* 19:19 */
    unsigned  PD_FIRST_PIXEL_LT : 1; /* 20:20 */
    unsigned  UNUSED3 : 3; /* 23:21 */
    unsigned  SAD_SHIFT : 4; /* 27:24 */
    unsigned  UNUSED4 : 4; /* 31:28 */
} _ife_ife_0_clc_pdlib_module_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_module_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_MODULE_CFG;

typedef struct{
    unsigned  GLOBAL_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg1;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG1;

typedef struct{
    unsigned  T2H : 7; /* 6:0 */
    unsigned  UNUSED0 : 17; /* 23:7 */
    unsigned  LINES_PER_BLOCK : 4; /* 27:24 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg2;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG2;

typedef struct{
    unsigned  NO_OF_BLOCKS : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  LINE_LENGTH : 11; /* 26:16 */
    unsigned  UNUSED1 : 5; /* 31:27 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg3;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG3;

typedef struct{
    unsigned  X_OFFSET0 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET0 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg4;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG4;

typedef struct{
    unsigned  X_OFFSET1 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET1 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg5;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG5;

typedef struct{
    unsigned  X_OFFSET2 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET2 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg6;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG6;

typedef struct{
    unsigned  X_OFFSET3 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET3 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg7;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG7;

typedef struct{
    unsigned  X_OFFSET4 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET4 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg8;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg8 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG8;

typedef struct{
    unsigned  X_OFFSET5 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET5 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg9;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg9 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG9;

typedef struct{
    unsigned  X_OFFSET6 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET6 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg10;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg10 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG10;

typedef struct{
    unsigned  X_OFFSET7 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET7 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg11;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg11 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG11;

typedef struct{
    unsigned  X_OFFSET8 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET8 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg12;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg12 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG12;

typedef struct{
    unsigned  X_OFFSET9 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET9 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg13;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg13 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG13;

typedef struct{
    unsigned  X_OFFSET10 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET10 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg14;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg14 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG14;

typedef struct{
    unsigned  X_OFFSET11 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET11 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg15;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg15 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG15;

typedef struct{
    unsigned  X_OFFSET12 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET12 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg16;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg16 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG16;

typedef struct{
    unsigned  X_OFFSET13 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET13 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg17;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg17 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG17;

typedef struct{
    unsigned  X_OFFSET14 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET14 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg18;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg18 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG18;

typedef struct{
    unsigned  X_OFFSET15 : 11; /* 10:0 */
    unsigned  UNUSED0 : 5; /* 15:11 */
    unsigned  Y_OFFSET15 : 7; /* 22:16 */
    unsigned  UNUSED1 : 9; /* 31:23 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg19;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg19 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG19;

typedef struct{
    unsigned  HALF_LINE0 : 1; /* 0:0 */
    unsigned  HALF_LINE1 : 1; /* 1:1 */
    unsigned  HALF_LINE2 : 1; /* 2:2 */
    unsigned  HALF_LINE3 : 1; /* 3:3 */
    unsigned  HALF_LINE4 : 1; /* 4:4 */
    unsigned  HALF_LINE5 : 1; /* 5:5 */
    unsigned  HALF_LINE6 : 1; /* 6:6 */
    unsigned  HALF_LINE7 : 1; /* 7:7 */
    unsigned  HALF_LINE8 : 1; /* 8:8 */
    unsigned  HALF_LINE9 : 1; /* 9:9 */
    unsigned  HALF_LINE10 : 1; /* 10:10 */
    unsigned  HALF_LINE11 : 1; /* 11:11 */
    unsigned  HALF_LINE12 : 1; /* 12:12 */
    unsigned  HALF_LINE13 : 1; /* 13:13 */
    unsigned  HALF_LINE14 : 1; /* 14:14 */
    unsigned  HALF_LINE15 : 1; /* 15:15 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_sparse_pd_le_cfg20;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_le_cfg20 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_LE_CFG20;

typedef struct{
    unsigned  ROWS_PER_BLOCK : 4; /* 3:0 */
    unsigned  MAX_PD_PIXELS_PER_BLOCK : 4; /* 7:4 */
    unsigned  UNUSED0 : 8; /* 15:8 */
    unsigned  OUT_HEIGHT : 2; /* 17:16 */
    unsigned  UNUSED1 : 2; /* 19:18 */
    unsigned  OUT_WIDTH : 5; /* 24:20 */
    unsigned  UNUSED2 : 7; /* 31:25 */
} _ife_ife_0_clc_pdlib_sparse_pd_ps_cfg0;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_ps_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_PS_CFG0;

typedef struct{
    unsigned  IN_HEIGHT : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  IN_WIDTH : 5; /* 8:4 */
    unsigned  UNUSED1 : 7; /* 15:9 */
    unsigned  OUT_HEIGHT : 5; /* 20:16 */
    unsigned  UNUSED2 : 3; /* 23:21 */
    unsigned  OUT_WIDTH : 5; /* 28:24 */
    unsigned  UNUSED3 : 3; /* 31:29 */
} _ife_ife_0_clc_pdlib_sparse_pd_resampler;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_resampler bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_RESAMPLER;

typedef struct{
    unsigned  COEFF_A0 : 16; /* 15:0 */
    unsigned  COEFF_A1 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_sparse_pd_fir_cfg0;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_fir_cfg0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG0;

typedef struct{
    unsigned  COEFF_A2 : 16; /* 15:0 */
    unsigned  COEFF_A3 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_sparse_pd_fir_cfg1;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_fir_cfg1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG1;

typedef struct{
    unsigned  SHIFT : 4; /* 3:0 */
    unsigned  UNUSED0 : 12; /* 15:4 */
    unsigned  COEFF_A4 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_sparse_pd_fir_cfg2;

typedef union{
    _ife_ife_0_clc_pdlib_sparse_pd_fir_cfg2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARSE_PD_FIR_CFG2;

typedef struct{
    unsigned  LAST_PIXEL : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  FIRST_PIXEL : 12; /* 27:16 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_pdlib_crop_width_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_crop_width_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_CROP_WIDTH_CFG;

typedef struct{
    unsigned  LAST_LINE : 13; /* 12:0 */
    unsigned  UNUSED0 : 3; /* 15:13 */
    unsigned  FIRST_LINE : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_clc_pdlib_crop_height_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_crop_height_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_CROP_HEIGHT_CFG;

typedef struct{
    unsigned  LEFT_PIXEL_OFFSET : 14; /* 13:0 */
    unsigned  UNUSED0 : 2; /* 15:14 */
    unsigned  RIGHT_PIXEL_OFFSET : 14; /* 29:16 */
    unsigned  UNUSED1 : 2; /* 31:30 */
} _ife_ife_0_clc_pdlib_bls_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_bls_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_BLS_CFG;

typedef struct{
    unsigned  RGN_H_OFFSET : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_V_OFFSET : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_clc_pdlib_rgn_offset_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_rgn_offset_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_RGN_OFFSET_CFG;

typedef struct{
    unsigned  RGN_H_NUM : 5; /* 4:0 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  RGN_V_NUM : 5; /* 20:16 */
    unsigned  UNUSED1 : 11; /* 31:21 */
} _ife_ife_0_clc_pdlib_rgn_num_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_rgn_num_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_RGN_NUM_CFG;

typedef struct{
    unsigned  RGN_WIDTH : 12; /* 11:0 */
    unsigned  UNUSED0 : 4; /* 15:12 */
    unsigned  RGN_HEIGHT : 13; /* 28:16 */
    unsigned  UNUSED1 : 3; /* 31:29 */
} _ife_ife_0_clc_pdlib_rgn_size_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_rgn_size_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_RGN_SIZE_CFG;

typedef struct{
    unsigned  FIRST_PIXEL_LG : 1; /* 0:0 */
    unsigned  MODE_SEL : 2; /* 2:1 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  LONG_TH : 14; /* 17:4 */
    unsigned  EXP_RATIO : 14; /* 31:18 */
} _ife_ife_0_clc_pdlib_hdr_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_hdr_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_HDR_CFG;

typedef struct{
    unsigned  H_SHIFT : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  H_BIN_PIX_NUM : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  V_BIN_LN_NUM : 4; /* 11:8 */
    unsigned  UNUSED2 : 4; /* 15:12 */
    unsigned  V_DEC_LN_NUM : 4; /* 19:16 */
    unsigned  UNUSED3 : 4; /* 23:20 */
    unsigned  V_SHIFT : 5; /* 28:24 */
    unsigned  UNUSED4 : 3; /* 31:29 */
} _ife_ife_0_clc_pdlib_bin_skip_cfg;

typedef union{
    _ife_ife_0_clc_pdlib_bin_skip_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_BIN_SKIP_CFG;

typedef struct{
    unsigned  V_PHASE_INIT : 24; /* 23:0 */
    unsigned  UNUSED0 : 8; /* 31:24 */
} _ife_ife_0_clc_pdlib_gm_cfg_0;

typedef union{
    _ife_ife_0_clc_pdlib_gm_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_GM_CFG_0;

typedef struct{
    unsigned  H_PHASE_INIT : 25; /* 24:0 */
    unsigned  UNUSED0 : 7; /* 31:25 */
} _ife_ife_0_clc_pdlib_gm_cfg_1;

typedef union{
    _ife_ife_0_clc_pdlib_gm_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_GM_CFG_1;

typedef struct{
    unsigned  V_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  V_PHASE_STEP : 20; /* 27:8 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_pdlib_gm_cfg_2;

typedef union{
    _ife_ife_0_clc_pdlib_gm_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_GM_CFG_2;

typedef struct{
    unsigned  H_NUM : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  H_PHASE_STEP : 20; /* 27:8 */
    unsigned  UNUSED1 : 4; /* 31:28 */
} _ife_ife_0_clc_pdlib_gm_cfg_3;

typedef union{
    _ife_ife_0_clc_pdlib_gm_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_GM_CFG_3;

typedef struct{
    unsigned  B0 : 16; /* 15:0 */
    unsigned  B1 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_iir_cfg_0;

typedef union{
    _ife_ife_0_clc_pdlib_iir_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_IIR_CFG_0;

typedef struct{
    unsigned  B2 : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_iir_cfg_1;

typedef union{
    _ife_ife_0_clc_pdlib_iir_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_IIR_CFG_1;

typedef struct{
    unsigned  A0 : 16; /* 15:0 */
    unsigned  A1 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_iir_cfg_2;

typedef union{
    _ife_ife_0_clc_pdlib_iir_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_IIR_CFG_2;

typedef struct{
    unsigned  INIT_0 : 16; /* 15:0 */
    unsigned  INIT_1 : 16; /* 31:16 */
} _ife_ife_0_clc_pdlib_iir_cfg_3;

typedef union{
    _ife_ife_0_clc_pdlib_iir_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_IIR_CFG_3;

typedef struct{
    unsigned  PHASE_MASK : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_sad_phase_cfg_0;

typedef union{
    _ife_ife_0_clc_pdlib_sad_phase_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_0;

typedef struct{
    unsigned  PHASE_MASK : 32; /* 31:0 */
} _ife_ife_0_clc_pdlib_sad_phase_cfg_1;

typedef union{
    _ife_ife_0_clc_pdlib_sad_phase_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SAD_PHASE_CFG_1;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SEL : 4; /* 7:4 */
    unsigned  UNUSED1 : 24; /* 31:8 */
} _ife_ife_0_clc_pdlib_test_bus_ctrl;

typedef union{
    _ife_ife_0_clc_pdlib_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_pdlib_spare;

typedef union{
    _ife_ife_0_clc_pdlib_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_PDLIB_SPARE;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_clc_bus_rd_hw_version;

typedef union{
    _ife_ife_0_clc_bus_rd_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_HW_VERSION;

typedef struct{
    unsigned  REG : 8; /* 7:0 */
    unsigned  UBWC : 8; /* 15:8 */
    unsigned  LITE : 8; /* 23:16 */
    unsigned  FEATURE : 8; /* 31:24 */
} _ife_ife_0_clc_bus_rd_hw_capability;

typedef union{
    _ife_ife_0_clc_bus_rd_hw_capability bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_HW_CAPABILITY;

typedef struct{
    unsigned  RESET : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_rd_input_if_sw_reset;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_sw_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SW_RESET;

typedef struct{
    unsigned  CGC_OVERRIDE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_rd_input_if_cgc_override;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  INFO_CCIF_VIOLATION : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_rd_input_if_irq_mask;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_irq_mask bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_MASK;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  INFO_CCIF_VIOLATION : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_rd_input_if_irq_clear;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_irq_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CLEAR;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_rd_input_if_irq_cmd;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  INFO_CCIF_VIOLATION : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_rd_input_if_irq_status;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_irq_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_STATUS;

typedef struct{
    unsigned  GO_CMD : 1; /* 0:0 */
    unsigned  ICA_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  STATIC_PRG : 1; /* 3:3 */
    unsigned  GO_CMD_SEL : 1; /* 4:4 */
    unsigned  FS_SYNC_EN : 1; /* 5:5 */
    unsigned  UNUSED1 : 26; /* 31:6 */
} _ife_ife_0_clc_bus_rd_input_if_cmd;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_CMD;

typedef struct{
    unsigned  INFO_RST_DONE : 1; /* 0:0 */
    unsigned  INFO_REG_UPDATE_DONE : 1; /* 1:1 */
    unsigned  INFO_RD_CLIENT_BUF_DONE : 1; /* 2:2 */
    unsigned  UNUSED0 : 13; /* 15:3 */
    unsigned  INFO_CCIF_VIOLATION : 1; /* 16:16 */
    unsigned  UNUSED1 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_rd_input_if_irq_set;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_irq_set bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_IRQ_SET;

typedef struct{
    unsigned  RESET : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_rd_input_if_misr_reset;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_misr_reset bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_MISR_RESET;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_rd_input_if_security_cfg;

typedef union{
    _ife_ife_0_clc_bus_rd_input_if_security_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_INPUT_IF_SECURITY_CFG;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 1; /* 1:1 */
    unsigned  PWR_ISO_PATGEN_SELECT : 2; /* 3:2 */
    unsigned  UNUSED1 : 1; /* 4:4 */
    unsigned  PWR_ISO_BPP_SELECT : 2; /* 6:5 */
    unsigned  UNUSED2 : 25; /* 31:7 */
} _ife_ife_0_clc_bus_rd_pwr_iso_cfg;

typedef union{
    _ife_ife_0_clc_bus_rd_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_PWR_ISO_CFG;

typedef struct{
    unsigned  PWR_ISO_PATGEN_SEED : 32; /* 31:0 */
} _ife_ife_0_clc_bus_rd_pwr_iso_seed;

typedef union{
    _ife_ife_0_clc_bus_rd_pwr_iso_seed bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_PWR_ISO_SEED;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_CLIENT_SEL : 5; /* 8:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 7; /* 15:9 */
    unsigned  UNUSED1 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_rd_test_bus_ctrl;

typedef union{
    _ife_ife_0_clc_bus_rd_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_rd_spare;

typedef union{
    _ife_ife_0_clc_bus_rd_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_SPARE;

typedef struct{
    unsigned  CLIENT_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_rd_client_0_core_cfg;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_core_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CORE_CFG;

typedef struct{
    unsigned  STRIPE_LOCATION : 2; /* 1:0 */
    unsigned  PIXEL_PATTERN : 6; /* 7:2 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_bus_rd_client_0_ccif_meta_data;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_ccif_meta_data bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_rd_client_0_addr_image;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_rd_client_0_rd_buffer_size;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_rd_buffer_size bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_BUFFER_SIZE;

typedef struct{
    unsigned  STRIDE : 21; /* 20:0 */
    unsigned  UNUSED0 : 11; /* 31:21 */
} _ife_ife_0_clc_bus_rd_client_0_rd_stride;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_rd_stride bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_RD_STRIDE;

typedef struct{
    unsigned  MODE : 5; /* 4:0 */
    unsigned  ALIGNMENT : 1; /* 5:5 */
    unsigned  UNUSED0 : 26; /* 31:6 */
} _ife_ife_0_clc_bus_rd_client_0_unpack_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_unpack_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0;

typedef struct{
    unsigned  BUFF_SIZE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_rd_client_0_latency_buff_allocation;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_latency_buff_allocation bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_LATENCY_BUFF_ALLOCATION;

typedef struct{
    unsigned  BURST_LENGTH_MAX : 4; /* 3:0 */
    unsigned  UNUSED0 : 28; /* 31:4 */
} _ife_ife_0_clc_bus_rd_client_0_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  SAMP_MODE : 2; /* 1:0 */
    unsigned  ENABLE : 1; /* 2:2 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_bus_rd_client_0_misr_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_0;

typedef struct{
    unsigned  RD_WORD_SEL : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_rd_client_0_misr_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1;

typedef struct{
    unsigned  MISR_VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_rd_client_0_misr_rd_val;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_misr_rd_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_RD_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_rd_client_0_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_rd_client_0_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_rd_client_0_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_rd_client_0_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_rd_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  STEP : 16; /* 15:0 */
    unsigned  REV : 12; /* 27:16 */
    unsigned  GEN : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_hw_version;

typedef union{
    _ife_ife_0_clc_bus_wr_hw_version bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_HW_VERSION;

typedef struct{
    unsigned  CGC_OVERRIDE : 26; /* 25:0 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_clc_bus_wr_input_if_cgc_override;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_cgc_override bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_CGC_OVERRIDE;

typedef struct{
    unsigned  ADDR_SLAVE_EN : 14; /* 13:0 */
    unsigned  DUAL_COMP_IRQ_EN : 14; /* 27:14 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_input_if_comp_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_comp_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_0;

typedef struct{
    unsigned  INTER_CORE_GROUPING_EN : 14; /* 13:0 */
    unsigned  UNUSED0 : 18; /* 31:14 */
} _ife_ife_0_clc_bus_wr_input_if_comp_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_comp_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_COMP_CFG_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 6; /* 5:0 */
    unsigned  COMP_BUF_DONE : 14; /* 19:6 */
    unsigned  UNUSED0 : 10; /* 29:20 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_ife_0_clc_bus_wr_input_if_irq_mask_0;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_mask_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 26; /* 25:0 */
    unsigned  EARLY_DONE : 2; /* 27:26 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_input_if_irq_mask_1;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_mask_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_MASK_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 6; /* 5:0 */
    unsigned  COMP_BUF_DONE : 14; /* 19:6 */
    unsigned  UNUSED0 : 10; /* 29:20 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_ife_0_clc_bus_wr_input_if_irq_clear_0;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_clear_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 26; /* 25:0 */
    unsigned  EARLY_DONE : 2; /* 27:26 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_input_if_irq_clear_1;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_clear_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CLEAR_1;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 6; /* 5:0 */
    unsigned  COMP_BUF_DONE : 14; /* 19:6 */
    unsigned  UNUSED0 : 10; /* 29:20 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_ife_0_clc_bus_wr_input_if_irq_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 26; /* 25:0 */
    unsigned  EARLY_DONE : 2; /* 27:26 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_input_if_irq_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_STATUS_1;

typedef struct{
    unsigned  CLEAR : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  SET : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_input_if_irq_cmd;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_cmd bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_CMD;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_0;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_1;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_2;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_3;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_3;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_4;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_4;

typedef struct{
    unsigned  CFG : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_5;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_frameheader_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_FRAMEHEADER_CFG_5;

typedef struct{
    unsigned  COMP_REG_UPDATE_DONE : 6; /* 5:0 */
    unsigned  COMP_BUF_DONE : 14; /* 19:6 */
    unsigned  UNUSED0 : 10; /* 29:20 */
    unsigned  VIOLATION : 1; /* 30:30 */
    unsigned  IMAGE_SIZE_VIOLATION : 1; /* 31:31 */
} _ife_ife_0_clc_bus_wr_input_if_irq_set_0;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_set_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_0;

typedef struct{
    unsigned  WR_CLIENT_BUF_DONE : 26; /* 25:0 */
    unsigned  EARLY_DONE : 2; /* 27:26 */
    unsigned  UNUSED0 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_input_if_irq_set_1;

typedef union{
    _ife_ife_0_clc_bus_wr_input_if_irq_set_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_INPUT_IF_IRQ_SET_1;

typedef struct{
    unsigned  UBWC_LV1_BNK_SWIZ_EN : 1; /* 0:0 */
    unsigned  UBWC_LV2_BNK_SWIZ_EN : 1; /* 1:1 */
    unsigned  UBWC_LV3_BNK_SWIZ_EN : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  UBWC_MAX_BANK_BIT : 3; /* 6:4 */
    unsigned  UNUSED1 : 5; /* 11:7 */
    unsigned  UBWC_MACROTILE_CHANNELS : 1; /* 12:12 */
    unsigned  UNUSED2 : 19; /* 31:13 */
} _ife_ife_0_clc_bus_wr_ubwc_static_ctrl;

typedef union{
    _ife_ife_0_clc_bus_wr_ubwc_static_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_UBWC_STATIC_CTRL;

typedef struct{
    unsigned  PWR_ISO_ENABLE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_wr_pwr_iso_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_pwr_iso_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PWR_ISO_CFG;

typedef struct{
    unsigned  OVERFLOW_CLEAR_CMD : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_wr_status_clear;

typedef union{
    _ife_ife_0_clc_bus_wr_status_clear bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_STATUS_CLEAR;

typedef struct{
    unsigned  ERR : 26; /* 25:0 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_clc_bus_wr_violation_status;

typedef union{
    _ife_ife_0_clc_bus_wr_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_VIOLATION_STATUS;

typedef struct{
    unsigned  ERR : 26; /* 25:0 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_clc_bus_wr_overflow_status;

typedef union{
    _ife_ife_0_clc_bus_wr_overflow_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_OVERFLOW_STATUS;

typedef struct{
    unsigned  ERR : 26; /* 25:0 */
    unsigned  UNUSED0 : 6; /* 31:26 */
} _ife_ife_0_clc_bus_wr_image_size_violation_status;

typedef union{
    _ife_ife_0_clc_bus_wr_image_size_violation_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_IMAGE_SIZE_VIOLATION_STATUS;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_0;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_1;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_2;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_3;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_3;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_4;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_4;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_5;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_5;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_6;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_6;

typedef struct{
    unsigned  CNTR_START_CMD : 1; /* 0:0 */
    unsigned  CNTR_STOP_CMD : 1; /* 1:1 */
    unsigned  CONTINUOUS_MODE : 1; /* 2:2 */
    unsigned  UNUSED0 : 1; /* 3:3 */
    unsigned  EVENT_SEL : 3; /* 6:4 */
    unsigned  UNUSED1 : 1; /* 7:7 */
    unsigned  CLIENT_SEL : 5; /* 12:8 */
    unsigned  UNUSED2 : 3; /* 15:13 */
    unsigned  WINDOW_START_SEL : 4; /* 19:16 */
    unsigned  WINDOW_END_SEL : 4; /* 23:20 */
    unsigned  NUM_WINDOW : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_perf_count_cfg_7;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_cfg_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_CFG_7;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_0;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_1;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_1;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_2;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_2;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_3;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_3;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_4;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_4 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_4;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_5;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_5 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_5;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_6;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_6 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_6;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_perf_count_val_7;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_val_7 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_VAL_7;

typedef struct{
    unsigned  DONE : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_bus_wr_perf_count_status;

typedef union{
    _ife_ife_0_clc_bus_wr_perf_count_status bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_PERF_COUNT_STATUS;

typedef struct{
    unsigned  MISR_0_EN : 1; /* 0:0 */
    unsigned  MISR_1_EN : 1; /* 1:1 */
    unsigned  MISR_2_EN : 1; /* 2:2 */
    unsigned  MISR_3_EN : 1; /* 3:3 */
    unsigned  MISR_4_EN : 1; /* 4:4 */
    unsigned  MISR_5_EN : 1; /* 5:5 */
    unsigned  MISR_6_EN : 1; /* 6:6 */
    unsigned  MISR_7_EN : 1; /* 7:7 */
    unsigned  MISR_8_EN : 1; /* 8:8 */
    unsigned  MISR_9_EN : 1; /* 9:9 */
    unsigned  UNUSED0 : 6; /* 15:10 */
    unsigned  MISR_0_SAMPLE_MODE : 1; /* 16:16 */
    unsigned  MISR_1_SAMPLE_MODE : 1; /* 17:17 */
    unsigned  MISR_2_SAMPLE_MODE : 1; /* 18:18 */
    unsigned  MISR_3_SAMPLE_MODE : 1; /* 19:19 */
    unsigned  MISR_4_SAMPLE_MODE : 1; /* 20:20 */
    unsigned  MISR_5_SAMPLE_MODE : 1; /* 21:21 */
    unsigned  MISR_6_SAMPLE_MODE : 1; /* 22:22 */
    unsigned  MISR_7_SAMPLE_MODE : 1; /* 23:23 */
    unsigned  MISR_8_SAMPLE_MODE : 1; /* 24:24 */
    unsigned  MISR_9_SAMPLE_MODE : 1; /* 25:25 */
    unsigned  UNUSED1 : 6; /* 31:26 */
} _ife_ife_0_clc_bus_wr_misr_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_CFG_0;

typedef struct{
    unsigned  MISR_0_ID : 8; /* 7:0 */
    unsigned  MISR_1_ID : 8; /* 15:8 */
    unsigned  MISR_2_ID : 8; /* 23:16 */
    unsigned  MISR_3_ID : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_misr_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_CFG_1;

typedef struct{
    unsigned  MISR_4_ID : 8; /* 7:0 */
    unsigned  MISR_5_ID : 8; /* 15:8 */
    unsigned  MISR_6_ID : 8; /* 23:16 */
    unsigned  MISR_7_ID : 8; /* 31:24 */
} _ife_ife_0_clc_bus_wr_misr_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_CFG_2;

typedef struct{
    unsigned  MISR_8_ID : 8; /* 7:0 */
    unsigned  MISR_9_ID : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_misr_cfg_3;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_cfg_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_CFG_3;

typedef struct{
    unsigned  MISR_SEL : 4; /* 3:0 */
    unsigned  WORD_SEL : 3; /* 6:4 */
    unsigned  UNUSED0 : 25; /* 31:7 */
} _ife_ife_0_clc_bus_wr_misr_rd_sel;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_rd_sel bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_RD_SEL;

typedef struct{
    unsigned  RST : 10; /* 9:0 */
    unsigned  UNUSED0 : 22; /* 31:10 */
} _ife_ife_0_clc_bus_wr_misr_rst;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_rst bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_RST;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_misr_val;

typedef union{
    _ife_ife_0_clc_bus_wr_misr_val bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_MISR_VAL;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _ife_ife_0_clc_bus_wr_debug_status_top_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_debug_status_top_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_debug_status_top_0;

typedef union{
    _ife_ife_0_clc_bus_wr_debug_status_top_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_DEBUG_STATUS_TOP_0;

typedef struct{
    unsigned  TEST_BUS_EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  TEST_BUS_SOURCE_SEL : 8; /* 11:4 */
    unsigned  TEST_BUS_INTERNAL_SEL : 8; /* 19:12 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_test_bus_ctrl;

typedef union{
    _ife_ife_0_clc_bus_wr_test_bus_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_TEST_BUS_CTRL;

typedef struct{
    unsigned  SPARE : 1; /* 0:0 */
    unsigned  UNUSED0 : 31; /* 31:1 */
} _ife_ife_0_clc_bus_wr_spare;

typedef union{
    _ife_ife_0_clc_bus_wr_spare bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_SPARE;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_0_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_0_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_0_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_0_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_0_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_0_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_0_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_0_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_ubwc_meta;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_meta_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_ctrl_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ife_ife_0_clc_bus_wr_client_0_ubwc_offsets_variance_lossy;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_0_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_0_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UBWC_ADDR_FIFO_WORD_CNT : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_0_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_0_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_0_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_0_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_0_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_1_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_1_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_1_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_1_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_1_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_1_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_1_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_1_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_ubwc_meta;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_meta_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_ctrl_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ife_ife_0_clc_bus_wr_client_1_ubwc_offsets_variance_lossy;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_1_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_1_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UBWC_ADDR_FIFO_WORD_CNT : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_1_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_1_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_1_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_1_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_1_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_2_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_2_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_2_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_2_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_2_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_2_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BW_LIMIT;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_2_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_2_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_2_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_2_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_bus_wr_client_2_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_2_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_2_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_2_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_2_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_3_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_3_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_3_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_3_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_3_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_3_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BW_LIMIT;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_3_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_3_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_3_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_3_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_bus_wr_client_3_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_3_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_3_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_3_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_3_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_4_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_4_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_4_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_4_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_4_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_4_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_4_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_4_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_ubwc_meta;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_meta_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_ctrl_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ife_ife_0_clc_bus_wr_client_4_ubwc_offsets_variance_lossy;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_4_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_4_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UBWC_ADDR_FIFO_WORD_CNT : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_4_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_4_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_4_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_4_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_4_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_5_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_5_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_5_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_5_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_5_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_5_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_5_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_5_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_ubwc_meta;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_ubwc_meta bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_UBWC_META;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_meta_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_meta_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_META_CFG;

typedef struct{
    unsigned  UBWC_EN : 1; /* 0:0 */
    unsigned  COMPRESS_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  UBWC_FORMAT : 3; /* 6:4 */
    unsigned  UNUSED1 : 25; /* 31:7 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_mode_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_mode_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_MODE_CFG;

typedef struct{
    unsigned  GEN_STATS : 1; /* 0:0 */
    unsigned  STATS_RESET : 1; /* 1:1 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_stats_ctrl;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_stats_ctrl bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_STATS_CTRL;

typedef struct{
    unsigned  UBWC_VER : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  LOSSY_MODE : 1; /* 4:4 */
    unsigned  UNUSED1 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_ctrl_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_ctrl_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_CTRL_2;

typedef struct{
    unsigned  MIN_DELTA_DARK_0 : 2; /* 1:0 */
    unsigned  UNUSED0 : 2; /* 3:2 */
    unsigned  MIN_DELTA_DARK_1 : 2; /* 5:4 */
    unsigned  UNUSED1 : 2; /* 7:6 */
    unsigned  MIN_DELTA_DARK_2 : 2; /* 9:8 */
    unsigned  UNUSED2 : 6; /* 15:10 */
    unsigned  COUNT_THRESH_MIN : 3; /* 18:16 */
    unsigned  UNUSED3 : 1; /* 19:19 */
    unsigned  LOSSY_INIT_VAL : 3; /* 22:20 */
    unsigned  UNUSED4 : 1; /* 23:23 */
    unsigned  THRESH_PIX_SUM_DEPTH : 4; /* 27:24 */
    unsigned  UNUSED5 : 4; /* 31:28 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_threshold_lossy_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_threshold_lossy_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_0;

typedef struct{
    unsigned  MIN_DELTA_BRIGHT_0 : 4; /* 3:0 */
    unsigned  UNUSED0 : 4; /* 7:4 */
    unsigned  MIN_DELTA_BRIGHT_1 : 4; /* 11:8 */
    unsigned  UNUSED1 : 4; /* 15:12 */
    unsigned  MIN_DELTA_BRIGHT_2 : 4; /* 19:16 */
    unsigned  UNUSED2 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_threshold_lossy_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_threshold_lossy_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_THRESHOLD_LOSSY_1;

typedef struct{
    unsigned  OFFSET_TABLE_VAR_OPTION_ID : 3; /* 2:0 */
    unsigned  UNUSED0 : 5; /* 7:3 */
    unsigned  OFFSET_TABLE_VAR_TH_LUMA : 6; /* 13:8 */
    unsigned  UNUSED1 : 2; /* 15:14 */
    unsigned  OFFSET_TABLE_VAR_TH_CHROMA : 6; /* 21:16 */
    unsigned  UNUSED2 : 10; /* 31:22 */
} _ife_ife_0_clc_bus_wr_client_5_ubwc_offsets_variance_lossy;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_ubwc_offsets_variance_lossy bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_UBWC_OFFSETS_VARIANCE_LOSSY;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_5_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_5_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UBWC_ADDR_FIFO_WORD_CNT : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_5_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_5_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_5_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_5_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_5_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_6_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_6_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_6_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_6_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_6_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_6_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BW_LIMIT;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_6_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_6_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_6_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_6_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_bus_wr_client_6_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_6_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_6_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_6_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_6_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_7_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_7_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_7_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_7_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_7_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_7_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BW_LIMIT;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_7_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_7_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_7_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_7_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_bus_wr_client_7_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_7_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_7_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_7_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_7_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_8_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_8_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_8_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_8_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_8_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_8_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_8_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_8_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_8_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_8_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_8_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_8_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_8_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_8_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_8_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  UNUSED0 : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED1 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED2 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_9_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_9_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_9_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_9_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_9_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_9_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BW_LIMIT;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_9_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_9_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_9_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_9_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 29; /* 31:3 */
} _ife_ife_0_clc_bus_wr_client_9_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_9_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_9_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_9_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_9_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_10_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_10_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_10_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_10_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_10_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_10_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_10_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_10_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_10_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_10_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_10_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_10_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_10_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_10_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_10_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_11_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_11_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_11_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_11_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_11_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_11_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_11_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_11_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_11_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_11_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_11_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_11_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_11_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_11_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_11_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_12_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_12_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_12_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_12_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_12_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_12_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_12_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_12_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_12_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_12_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_12_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_12_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_12_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_12_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_12_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_13_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_13_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_13_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_13_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_13_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_13_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_13_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_13_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_13_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_13_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_13_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_13_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_13_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_13_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_13_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_14_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_14_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_14_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_14_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_14_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_14_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_14_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_14_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_14_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_14_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_14_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_14_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_14_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_14_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_14_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_15_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_15_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_15_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_15_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_15_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_15_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_15_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_15_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_15_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_15_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_15_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_15_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_15_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_15_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_15_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_16_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_16_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_16_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_16_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_16_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_16_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_16_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_16_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_16_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_16_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_16_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_16_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_16_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_16_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_16_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_17_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_17_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_17_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_17_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_17_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_17_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_17_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_17_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_17_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_17_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_17_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_17_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_17_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_17_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_17_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_18_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_18_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_18_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_18_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_18_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_18_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_18_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_18_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_18_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_18_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_18_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_18_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_18_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_18_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_18_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_19_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_19_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_19_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_19_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_19_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_19_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_19_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_19_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_19_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_19_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_19_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_19_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_19_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_19_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_19_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_20_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_20_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_20_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_20_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_20_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_20_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_20_line_done_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_20_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_20_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_20_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_20_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_20_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_20_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_20_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_20_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_20_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_21_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_21_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_21_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_21_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_21_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_21_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_21_line_done_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_21_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_21_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_21_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_21_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_21_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_21_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_21_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_21_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_21_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_22_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_22_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_22_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_22_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_22_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_22_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAME_HEADER_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_22_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_22_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_22_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_22_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_22_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_22_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_22_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_22_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_22_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_23_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_23_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_23_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_23_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_23_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_23_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_23_line_done_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_23_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_23_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_23_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_23_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_23_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_23_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_23_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_23_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_23_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_24_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_24_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_24_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_24_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_24_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_24_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_24_line_done_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_24_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_24_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_24_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_24_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_24_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_24_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_24_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_24_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_24_DEBUG_STATUS_1;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  VIRTUALFRAME_EN : 1; /* 1:1 */
    unsigned  FRAMEHEADER_EN : 1; /* 2:2 */
    unsigned  ADDR_REUSE_EN : 1; /* 3:3 */
    unsigned  AUTO_RECOVERY_EN : 1; /* 4:4 */
    unsigned  UNUSED0 : 11; /* 15:5 */
    unsigned  MODE : 2; /* 17:16 */
    unsigned  UNUSED1 : 14; /* 31:18 */
} _ife_ife_0_clc_bus_wr_client_25_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_CFG;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_image;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_image bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_IMAGE;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_frame_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_frame_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_INCR;

typedef struct{
    unsigned  WIDTH : 16; /* 15:0 */
    unsigned  HEIGHT : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_25_image_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_image_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_0;

typedef struct{
    unsigned  X_INIT : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_25_image_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_image_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_1;

typedef struct{
    unsigned  STRIDE : 16; /* 15:0 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_25_image_cfg_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_image_cfg_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IMAGE_CFG_2;

typedef struct{
    unsigned  FORMAT : 4; /* 3:0 */
    unsigned  ALIGNMENT : 1; /* 4:4 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_25_packer_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_packer_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_PACKER_CFG;

typedef struct{
    unsigned  ENABLE : 1; /* 0:0 */
    unsigned  COUNTER_LIMIT : 8; /* 8:1 */
    unsigned  UNUSED0 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_25_bw_limit;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_bw_limit bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BW_LIMIT;

typedef struct{
    unsigned  ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_frame_header;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_frame_header bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER;

typedef struct{
    unsigned  ADDR_FRAME_INCR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_frame_header_incr;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_frame_header_incr bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_FRAME_HEADER_INCR;

typedef struct{
    unsigned  LOCAL_ID : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_frame_header_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_frame_header_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAME_HEADER_CFG;

typedef struct{
    unsigned  EN : 1; /* 0:0 */
    unsigned  UNUSED0 : 3; /* 3:1 */
    unsigned  LINE_COUNT : 16; /* 19:4 */
    unsigned  UNUSED1 : 12; /* 31:20 */
} _ife_ife_0_clc_bus_wr_client_25_line_done_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_line_done_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_LINE_DONE_CFG;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_25_irq_subsample_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_irq_subsample_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_irq_subsample_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_irq_subsample_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_IRQ_SUBSAMPLE_CFG_1;

typedef struct{
    unsigned  PERIOD : 5; /* 4:0 */
    unsigned  UNUSED0 : 27; /* 31:5 */
} _ife_ife_0_clc_bus_wr_client_25_framedrop_cfg_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_framedrop_cfg_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_0;

typedef struct{
    unsigned  PATTERN : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_framedrop_cfg_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_framedrop_cfg_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_FRAMEDROP_CFG_1;

typedef struct{
    unsigned  CACHE_ALLOC : 4; /* 3:0 */
    unsigned  CACHE_TRTYPE : 3; /* 6:4 */
    unsigned  UNUSED0 : 1; /* 7:7 */
    unsigned  CACHE_INDEX : 5; /* 12:8 */
    unsigned  UNUSED1 : 3; /* 15:13 */
    unsigned  CACHE_MIN_FOOT_PRINT : 1; /* 16:16 */
    unsigned  UNUSED2 : 15; /* 31:17 */
} _ife_ife_0_clc_bus_wr_client_25_system_cache_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_system_cache_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_SYSTEM_CACHE_CFG;

typedef struct{
    unsigned  MAX_BURST_LENGTH : 2; /* 1:0 */
    unsigned  UNUSED0 : 30; /* 31:2 */
} _ife_ife_0_clc_bus_wr_client_25_burst_limit_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_burst_limit_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_BURST_LIMIT_CFG;

typedef struct{
    unsigned  LAST_COMSUMED_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_0;

typedef struct{
    unsigned  LAST_COMSUMED_FRAMEHEADER_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_1;

typedef struct{
    unsigned  IMAGE_ADDR_FIFO_WORD_CNT : 3; /* 2:0 */
    unsigned  UNUSED0 : 3; /* 5:3 */
    unsigned  FH_ADDR_FIFO_WORD_CNT : 3; /* 8:6 */
    unsigned  UNUSED1 : 23; /* 31:9 */
} _ife_ife_0_clc_bus_wr_client_25_addr_status_2;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_status_2 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_2;

typedef struct{
    unsigned  CURR_FRAME_CLIENT_ADDR : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_addr_status_3;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_addr_status_3 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_ADDR_STATUS_3;

typedef struct{
    unsigned  STATUS_0_SEL : 8; /* 7:0 */
    unsigned  STATUS_1_SEL : 8; /* 15:8 */
    unsigned  UNUSED0 : 16; /* 31:16 */
} _ife_ife_0_clc_bus_wr_client_25_debug_status_cfg;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_debug_status_cfg bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_CFG;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_debug_status_0;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_debug_status_0 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_0;

typedef struct{
    unsigned  VAL : 32; /* 31:0 */
} _ife_ife_0_clc_bus_wr_client_25_debug_status_1;

typedef union{
    _ife_ife_0_clc_bus_wr_client_25_debug_status_1 bitfields,bits;
    unsigned int u32All;

} IFE_IFE_0_CLC_BUS_WR_CLIENT_25_DEBUG_STATUS_1;

/*----------------------------------------------------------------------
        ENUM Data Structures
----------------------------------------------------------------------*/

typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_CSID  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_FETCH_ENGINE  = 0x1,
    IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_TESTGEN  = 0x2,
    IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_SBI  = 0x3
} IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BHIST_SRC_SEL_PRE_HDR  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BHIST_SRC_SEL_POST_LSC  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BHIST_SRC_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BE_SRC_SEL_PRE_HDR  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BE_SRC_SEL_POST_LSC  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_STATS_HDR_BE_SRC_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_STATS_IHIST_SRC_SEL_PRE_GLUT  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_STATS_IHIST_SRC_SEL_POST_GLUT  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_STATS_IHIST_SRC_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_PP_OPERATING_MODE_INLINE  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_PP_OPERATING_MODE_OFFLINE  = 0x1,
    IFE_IFE_0_TOP_CORE_CFG_0_PP_OPERATING_MODE_FS  = 0x2
} IFE_IFE_0_TOP_CORE_CFG_0_PP_OPERATING_MODE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_OPERATING_MODE_INLINE  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_OPERATING_MODE_OFFLINE  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_DUAL_PD_OPERATING_MODE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_PP_INPUT_FMT_BAYER  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_PP_INPUT_FMT_YUV  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_PP_INPUT_FMT_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_MODE_ONE_WAY  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_MODE_ROUND_TRIP  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_MODE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_PRE_PEDESTAL  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_PRE_HDR  = 0x1,
    IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_POST_HDR  = 0x2,
    IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_POST_LSC  = 0x3
} IFE_IFE_0_TOP_CORE_CFG_0_DSP_STREAMING_TAP_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS4_R2PD_DISABLE_ENABLE  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS4_R2PD_DISABLE_DISABLE  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS4_R2PD_DISABLE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS16_R2PD_DISABLE_ENABLE  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS16_R2PD_DISABLE_DISABLE  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_DISP_DS16_R2PD_DISABLE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_VID_DS4_R2PD_DISABLE_ENABLE  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_VID_DS4_R2PD_DISABLE_DISABLE  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_VID_DS4_R2PD_DISABLE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_VID_DS16_R2PD_DISABLE_ENABLE  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_VID_DS16_R2PD_DISABLE_DISABLE  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_VID_DS16_R2PD_DISABLE_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_PDAF_CSID  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_PDAF_SBI  = 0x1
} IFE_IFE_0_TOP_CORE_CFG_0_INPUTMUX_SEL_PDAF_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_SRC_SEL_CAMIF_PIXEL_RAW  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_SRC_SEL_PRE_DEMO  = 0x1,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_SRC_SEL_POST_GTM  = 0x2
} IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_SRC_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_BAYER_PLAIN8  = 0x0,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_BAYER_PLAIN16  = 0x1,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_ARGB_8_PLAIN32  = 0x2,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_ARGB_10_PLAIN32  = 0x3,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_ARGB_10_PLAIN64  = 0x4,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_ARGB_12_PLAIN64  = 0x5,
    IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_ARGB_14_PLAIN64  = 0x6
} IFE_IFE_0_TOP_CORE_CFG_1_PIXEL_RAW_FMT_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_PP_CAMIF  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_RDI_0_CAMIF  = 0x1,
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_RDI_1_CAMIF  = 0x2,
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_RDI_2_CAMIF  = 0x3,
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_DUAL_PD_CAMIF  = 0x4,
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_LCR_CAMIF  = 0x5,
    IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_DSP  = 0x6
} IFE_IFE_0_TOP_DIAG_CFG_SENSOR_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_PP_CAMIF_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_PP_CAMIF_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_PP_CAMIF_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_RDI0_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_RDI1_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_RDI2_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_DUAL_PD_CAMIF_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_DUAL_PD_CAMIF_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_DUAL_PD_CAMIF_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_LCR_CAMIF_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_LCR_CAMIF_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_LCR_CAMIF_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_DIAG_CFG_DSP_FRM_CNT_EN_DISABLE  = 0x0,
    IFE_IFE_0_TOP_DIAG_CFG_DSP_FRM_CNT_EN_ENABLE  = 0x1
} IFE_IFE_0_TOP_DIAG_CFG_DSP_FRM_CNT_EN_ENUM;


typedef enum{
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_RUP  = 0x0,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_SOS  = 0x1,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_EOS  = 0x2,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_SOL  = 0x3,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_EOL  = 0x4,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_SOM  = 0x5,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_EOM  = 0x6
} IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_START_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_RUP  = 0x0,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_SOS  = 0x1,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_EOS  = 0x2,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_SOL  = 0x3,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_EOL  = 0x4,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_SOM  = 0x5,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_EOM  = 0x6
} IFE_IFE_0_TOP_PERF_COUNT_CFG_0_WINDOW_END_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_RUP  = 0x0,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_SOS  = 0x1,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_EOS  = 0x2,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_SOL  = 0x3,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_EOL  = 0x4,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_SOM  = 0x5,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_EOM  = 0x6
} IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_START_SEL_ENUM;


typedef enum{
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_RUP  = 0x0,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_SOS  = 0x1,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_EOS  = 0x2,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_SOL  = 0x3,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_EOL  = 0x4,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_SOM  = 0x5,
    IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_EOM  = 0x6
} IFE_IFE_0_TOP_PERF_COUNT_CFG_1_WINDOW_END_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE  = 0x0,
    IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE_DIV2  = 0x1,
    IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE_DIV4  = 0x2,
    IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_MAXSIZE_DIV8  = 0x3
} IFE_IFE_0_CLC_CDM_BL_FIFO_CFG_REQ_SIZE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_0_31  = 0x0,
    IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_32_63  = 0x1,
    IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_64_95  = 0x2,
    IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_BITS_96_127  = 0x3
} IFE_IFE_0_CLC_CDM_BUS_MISR_CFG_1_MISR_RD_WORD_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_EN_DISABLE  = 0x0,
    IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_EN_ENABLE  = 0x1
} IFE_IFE_0_CLC_CSID_TEST_BUS_CTRL_EN_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_LUT_SEL_IPP_SPARSE_PD_PE_LUT  = 0x1
} IFE_IFE_0_CLC_CSID_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_DPHY  = 0x0,
    IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_CPHY  = 0x1
} IFE_IFE_0_CLC_CSID_CSI2_RX_CFG0_PHY_TYPE_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_CSI2_RX_CFG1_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_IPP_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_IPP_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe
} IFE_IFE_0_CLC_CSID_IPP_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_RDI0_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CLC_CSID_RDI0_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_IFE_0_CLC_CSID_RDI0_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_RDI1_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CLC_CSID_RDI1_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_IFE_0_CLC_CSID_RDI1_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_RDI2_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CLC_CSID_RDI2_CFG0_PLAIN_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe,
    IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_PAYLOAD_ONLY  = 0xf
} IFE_IFE_0_CLC_CSID_RDI2_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TPG_CTRL_TEST_EN_DISABLE  = 0x0,
    IFE_IFE_0_CLC_CSID_TPG_CTRL_TEST_EN_ENABLE  = 0x1
} IFE_IFE_0_CLC_CSID_TPG_CTRL_TEST_EN_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TPG_CTRL_FS_PKT_EN_DISABLE  = 0x0,
    IFE_IFE_0_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENABLE  = 0x1
} IFE_IFE_0_CLC_CSID_TPG_CTRL_FS_PKT_EN_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TPG_CTRL_FE_PKT_EN_DISABLE  = 0x0,
    IFE_IFE_0_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENABLE  = 0x1
} IFE_IFE_0_CLC_CSID_TPG_CTRL_FE_PKT_EN_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TPG_CTRL_PHY_SEL_DPHY  = 0x0,
    IFE_IFE_0_CLC_CSID_TPG_CTRL_PHY_SEL_CPHY  = 0x1
} IFE_IFE_0_CLC_CSID_TPG_CTRL_PHY_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_ENABLED  = 0x0,
    IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_ENABLED  = 0x1,
    IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_ENABLED  = 0x2,
    IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_DT_0_1_2_3_ENABLED  = 0x3
} IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_NUM_ACTIVE_DTS_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_INTERLEAVED  = 0x0,
    IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ONE_SHOT  = 0x1
} IFE_IFE_0_CLC_CSID_TPG_VC_CFG0_LINE_INTERLEAVING_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_PPP_CFG0_CGC_MODE_DYNAMIC_GATING  = 0x0,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_CGC_MODE_ALWAYS_ON  = 0x1
} IFE_IFE_0_CLC_CSID_PPP_CFG0_CGC_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_6_BIT  = 0x0,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_8_BIT  = 0x1,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_10_BIT  = 0x2,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_12_BIT  = 0x3,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_14_BIT  = 0x4,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_16_BIT  = 0x5,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_UNCOMPRESSED_20_BIT  = 0x6,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_10_6_10  = 0x7,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_10_8_10  = 0x8,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_12_6_12  = 0x9,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_12_8_12  = 0xa,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_14_8_14  = 0xb,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_14_10_14  = 0xc,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_DPCM_12_10_12  = 0xd,
    IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_USER_DEFINED  = 0xe
} IFE_IFE_0_CLC_CSID_PPP_CFG0_DECODE_FORMAT_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_PP_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_LUT_SEL_RED_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_LUT_SEL_BLUE_LUT  = 0x2
} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_PEDESTAL_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_PEDESTAL_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_LUT_SEL_LUT  = 0x1
} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_LINEARIZATION_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_LINEARIZATION_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_LUT_SEL_PDAF_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_LUT_SEL_NOISE_STD2_LUT  = 0x2
} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_BPC_PDPC_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_BPC_PDPC_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_NOISE_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_ACT_LUT  = 0x3,
    IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_DARK_LUT  = 0x4
} IFE_IFE_0_PP_CLC_ABF_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_ABF_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_ABF_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_RED_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_BLUE_LUT  = 0x2,
    IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_GRID_LUT  = 0x3
} IFE_IFE_0_PP_CLC_LSC_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_LSC_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_LSC_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_LUT_SEL_GTM_LUT0  = 0x1
} IFE_IFE_0_PP_CLC_GTM_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_GTM_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_GTM_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_GLUT_CH0_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_GLUT_CH1_LUT  = 0x2,
    IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_GLUT_CH2_LUT  = 0x3
} IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_GLUT_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_GLUT_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_LUT_SEL_KERNEL_W_HORIZ_LUMA_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_LUT_SEL_KERNEL_W_VERT_LUMA_LUT  = 0x2
} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_DSX_Y_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_LUT_SEL_KERNEL_W_HORIZ_CHROMA_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_LUT_SEL_KERNEL_W_VERT_CHROMA_LUT  = 0x2
} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_DSX_C_VID_OUT_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_HBHIST_STORE_G_PLUT  = 0x1,
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_HBHIST_STORE_B_PLUT  = 0x2,
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_HBHIST_STORE_R_PLUT  = 0x3
} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_HDR_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_LUT_SEL_STATS_BHIST_PLUT  = 0x1
} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_BHIST_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_BHIST_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_LUT_SEL_RGN_IND_LUT  = 0x1,
    IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_LUT_SEL_GAMMA_LUT  = 0x2
} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_BAF_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_BAF_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_IHIST_STORE_YCC_PLUT  = 0x1,
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_IHIST_STORE_G_PLUT  = 0x2,
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_IHIST_STORE_B_PLUT  = 0x3,
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_IHIST_STORE_R_PLUT  = 0x4
} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_IHIST_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_PP_CLC_STATS_IHIST_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_RDI0_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_RDI1_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_RDI2_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_LCR_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_RGRGRG  = 0x0,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GRGRGR  = 0x1,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_BGBGBG  = 0x2,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_GBGBGB  = 0x3,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCBYCR  = 0x4,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_YCRYCB  = 0x5,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CBYCRY  = 0x6,
    IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_CRYCBY  = 0x7
} IFE_IFE_0_PDLIB_CLC_CAMIF_MODULE_CFG_PIXEL_PATTERN_ENUM;


typedef enum{
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_NO_LUT_SELECTED  = 0x0,
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_SPARSE_PD_PS_MAP_LUT  = 0x1,
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_SPARSE_PD_RS_PIXEL_LUT  = 0x2,
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_SPARSE_PD_RS_COEFF_LUT  = 0x3,
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_GM_LUT  = 0x4
} IFE_IFE_0_CLC_PDLIB_DMI_LUT_CFG_LUT_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_CLC_PDLIB_DMI_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK0  = 0x0,
    IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_BANK_SEL_LUT_BANK1  = 0x1
} IFE_IFE_0_CLC_PDLIB_MODULE_LUT_BANK_CFG_BANK_SEL_ENUM;


typedef enum{
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_FULL_FRAME  = 0x0,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_LEFT_STRIPE  = 0x1,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_RIGHT_STRIPE  = 0x2,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_MIDDLE_STRIPE  = 0x3
} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_CCIF_META_DATA_STRIPE_LOCATION_ENUM;


typedef enum{
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_BYPASS  = 0x0,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN8  = 0x1,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_10  = 0x2,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_12  = 0x3,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_14  = 0x4,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN32_20  = 0x5,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ARGB16_10  = 0x6,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ARGB16_12  = 0x7,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ARGB16_14  = 0x8,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN32  = 0x9,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN64  = 0xa,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_TP10  = 0xb,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI8  = 0xc,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI10  = 0xd,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI12  = 0xe,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_MIPI14  = 0xf,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN16_16  = 0x10,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_BYPASS_SWAP  = 0x11,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_PLAIN8_SWAP  = 0x12
} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_MODE_ENUM;


typedef enum{
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_LSB_ALIGNED  = 0x0,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_MSB_ALIGNED  = 0x1
} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_UNPACK_CFG_0_ALIGNMENT_ENUM;


typedef enum{
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_0_31  = 0x0,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_32_63  = 0x1,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_64_95  = 0x2,
    IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_BITS_96_127  = 0x3
} IFE_IFE_0_CLC_BUS_RD_CLIENT_0_MISR_CFG_1_RD_WORD_SEL_ENUM;

#endif // TITAN480_IFE_H
