INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sources_1/new/test_sec_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sources_1/new/watch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/didro/Verilog/test_sec_gen/test_sec_gen.srcs/sim_1/new/tset_sec_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sec_gen
