#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 17 20:43:21 2020
# Process ID: 22284
# Current directory: C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.runs/synth_1
# Command line: vivado.exe -log Pila_MemoriaPrograma.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pila_MemoriaPrograma.tcl
# Log file: C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.runs/synth_1/Pila_MemoriaPrograma.vds
# Journal file: C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Pila_MemoriaPrograma.tcl -notrace
Command: synth_design -top Pila_MemoriaPrograma -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3580 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 505.875 ; gain = 210.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pila_MemoriaPrograma' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/Pila_MemoriaPrograma.vhd:15]
	Parameter d bound to: 25 - type: integer 
	Parameter a bound to: 16 - type: integer 
	Parameter s bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Pila' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica10_PilaHardware2/Practica10_PilaHardware2.srcs/sources_1/new/Pila.vhd:6' bound to instance 'Stack' of component 'Pila' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/Pila_MemoriaPrograma.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Pila' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica10_PilaHardware2/Practica10_PilaHardware2.srcs/sources_1/new/Pila.vhd:15]
	Parameter N bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pila' (1#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica10_PilaHardware2/Practica10_PilaHardware2.srcs/sources_1/new/Pila.vhd:15]
INFO: [Synth 8-3491] module 'MemoriaPrograma' declared at 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/MemoriaPrograma.vhd:6' bound to instance 'Memory' of component 'MemoriaPrograma' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/Pila_MemoriaPrograma.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MemoriaPrograma' [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/MemoriaPrograma.vhd:13]
	Parameter d bound to: 25 - type: integer 
	Parameter a bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MemoriaPrograma' (2#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/MemoriaPrograma.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Pila_MemoriaPrograma' (3#1) [C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.srcs/sources_1/new/Pila_MemoriaPrograma.vhd:15]
WARNING: [Synth 8-3331] design MemoriaPrograma has unconnected port PC[15]
WARNING: [Synth 8-3331] design MemoriaPrograma has unconnected port PC[14]
WARNING: [Synth 8-3331] design MemoriaPrograma has unconnected port PC[13]
WARNING: [Synth 8-3331] design MemoriaPrograma has unconnected port PC[12]
WARNING: [Synth 8-3331] design MemoriaPrograma has unconnected port PC[11]
WARNING: [Synth 8-3331] design MemoriaPrograma has unconnected port PC[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 579.156 ; gain = 283.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 579.156 ; gain = 283.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 579.156 ; gain = 283.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 579.156 ; gain = 283.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pila 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-------------------+---------------+----------------+
|Module Name          | RTL Object        | Depth x Width | Implemented As | 
+---------------------+-------------------+---------------+----------------+
|MemoriaPrograma      | memProg[0]        | 1024x15       | LUT            | 
|Pila_MemoriaPrograma | Memory/memProg[0] | 1024x15       | LUT            | 
+---------------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |    48|
|5     |LUT4   |     1|
|6     |LUT5   |    10|
|7     |LUT6   |    97|
|8     |FDCE   |   131|
|9     |IBUF   |    21|
|10    |OBUF   |    44|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   362|
|2     |  Memory |MemoriaPrograma |    17|
|3     |  Stack  |Pila            |   279|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 756.949 ; gain = 461.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 761.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:02 . Memory (MB): peak = 856.129 ; gain = 560.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 856.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/146261/Documents/IPN ESCOM/Arquitectura/Practica11_PilaHardware2/Practica11_PilaHardware2.runs/synth_1/Pila_MemoriaPrograma.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pila_MemoriaPrograma_utilization_synth.rpt -pb Pila_MemoriaPrograma_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 17 20:45:51 2020...
