module tb();
  reg [3:0]a,b;
  reg [3:0]out1;
  reg [3:0]out2;
  reg [3:0]out3;
  
  initial
    begin
      a=4'b10x1;
      b=4'b1011;
      //logical not
      out1=!b;
      //logical and
      out2=a&&b;
      //logical or
      out3=a||b;
    end
  initial
    begin
      $monitor("a=%b,b=%b,out1=%b,out2=%b,out3=%b",a,b,out1,out2,out3);
    end
endmodule

  