"""
Unified Circuit Builder.

This module provides a powerful, high-level API for constructing electrical circuits.
It abstracts away the complexity of coordinate management, manual connection registration,
and multi-pole wiring.
"""

from dataclasses import dataclass, field
from typing import Any, Callable, Dict, List, Optional, Tuple, Union

from pyschemaelectrical.system.system import Circuit, add_symbol, auto_connect_circuit
from pyschemaelectrical.symbols.terminals import terminal_symbol, three_pole_terminal_symbol
from pyschemaelectrical.utils.autonumbering import next_terminal_pins, next_tag
from pyschemaelectrical.layout.layout import create_horizontal_layout
from pyschemaelectrical.system.connection_registry import register_connection
from pyschemaelectrical.utils.utils import set_tag_counter, set_terminal_counter


@dataclass(frozen=True)
class LayoutConfig:
    """Configuration for circuit layout."""
    start_x: float
    start_y: float
    spacing: float = 0           # Horizontal spacing between circuit instances
    symbol_spacing: float = 50   # Vertical spacing between components
    label_pos: str = "left"      # Default label position for terminals


@dataclass(frozen=True)
class ComponentSpec:
    """Declarative specification for a component in a circuit."""
    func: Optional[Callable] # None for terminals
    kind: str = "symbol"  # 'symbol' or 'terminal'
    tag_prefix: Optional[str] = None
    poles: int = 1
    pins: Optional[Union[List[str], Tuple[str, ...]]] = None
    kwargs: Dict[str, Any] = field(default_factory=dict)
    
    # Layout control
    x_offset: float = 0.0
    y_increment: Optional[float] = None
    
    # Connection control
    auto_connect_next: bool = True 

    def get_y_increment(self, default: float) -> float:
        return self.y_increment if self.y_increment is not None else default


@dataclass
class CircuitSpec:
    """Complete specification for a circuit definition."""
    components: List[ComponentSpec] = field(default_factory=list)
    layout: LayoutConfig = field(default_factory=lambda: LayoutConfig(0, 0))
    manual_connections: List[Tuple[int, int, int, int, str, str]] = field(default_factory=list)
    terminal_map: Dict[str, Any] = field(default_factory=dict)


@dataclass
class BuildResult:
    """Result of a circuit build operation."""
    state: Dict[str, Any]
    circuit: Circuit
    used_terminals: List[Any]
    component_map: Dict[str, List[str]] = field(default_factory=dict)

    def __iter__(self):
        return iter((self.state, self.circuit, self.used_terminals))


class CircuitBuilder:
    """
    Unified builder for 1-pole, 2-pole, and 3-pole circuits.
    Now acts as a fluent builder for CircuitSpec.
    """

    def __init__(self, state: Any):
        self._initial_state = state
        self._spec = CircuitSpec()

    def set_layout(
        self, 
        x: float, 
        y: float, 
        spacing: float = 150, 
        symbol_spacing: float = 50
    ) -> 'CircuitBuilder':
        """Configure the layout settings."""
        self._spec.layout = LayoutConfig(
            start_x=x, 
            start_y=y, 
            spacing=spacing, 
            symbol_spacing=symbol_spacing
        )
        return self

    def add_terminal(
        self, 
        tm_id: Any, 
        poles: int = 1, 
        pins: Optional[Union[List[str], Tuple[str, ...]]] = None,
        label_pos: Optional[str] = None,
        logical_name: Optional[str] = None,
        x_offset: float = 0.0,
        y_increment: Optional[float] = None,
        auto_connect_next: bool = True,
        **kwargs
    ) -> 'CircuitBuilder':
        """Add a terminal block."""
        if logical_name:
            self._spec.terminal_map[logical_name] = tm_id

        spec = ComponentSpec(
            func=None,
            kind="terminal",
            poles=poles,
            pins=pins,
            x_offset=x_offset,
            y_increment=y_increment,
            auto_connect_next=auto_connect_next,
            kwargs={
                "tm_id": tm_id, 
                "label_pos": label_pos,
                "logical_name": logical_name,
                **kwargs
            }
        )
        self._spec.components.append(spec)
        return self

    def add_component(
        self, 
        symbol_func: Callable, 
        tag_prefix: str, 
        poles: int = 1,
        pins: Optional[Union[List[str], Tuple[str, ...]]] = None,
        x_offset: float = 0.0,
        y_increment: Optional[float] = None,
        auto_connect_next: bool = True,
        **kwargs
    ) -> 'CircuitBuilder':
        """Add a generic component/symbol."""
        spec = ComponentSpec(
            func=symbol_func,
            tag_prefix=tag_prefix,
            kind="symbol",
            poles=poles,
            pins=pins,
            x_offset=x_offset,
            y_increment=y_increment,
            auto_connect_next=auto_connect_next,
            kwargs=kwargs
        )
        self._spec.components.append(spec)
        return self

    def add_connection(
        self, 
        comp_idx_a: int, 
        pole_idx_a: int, 
        comp_idx_b: int, 
        pole_idx_b: int,
        side_a: str = "bottom",
        side_b: str = "top"
    ) -> 'CircuitBuilder':
        """
        Add an explicit connection between components (by index in builder list).
        Indices are 0-based.
        """
        self._spec.manual_connections.append((comp_idx_a, pole_idx_a, comp_idx_b, pole_idx_b, side_a, side_b))
        return self

    def build(
        self, 
        count: int = 1,
        start_indices: Optional[Dict[str, int]] = None,
        terminal_start_indices: Optional[Dict[str, int]] = None,
        tag_generators: Optional[Dict[str, Callable]] = None,
        terminal_maps: Optional[Dict[str, Any]] = None
    ) -> BuildResult:

        """Generate the circuits."""
        state = self._initial_state
        
        # Apply override counters
        if start_indices:
            for prefix, val in start_indices.items():
                state = set_tag_counter(state, prefix, val)
        if terminal_start_indices:
            for t_id, val in terminal_start_indices.items():
                state = set_terminal_counter(state, t_id, val)

        captured_tags: Dict[str, List[str]] = {} 

        def single_instance_gen(s, x, y, gens, tm):
             res = _create_single_circuit_from_spec(s, x, y, self._spec, gens, tm)
             # res is (state, elements, instance_tags)
             # Update captured tags
             for prefix, tag_val in res[2].items():
                 if prefix not in captured_tags:
                     captured_tags[prefix] = []
                 captured_tags[prefix].append(tag_val)
             return res[0], res[1]


        # Use generic layout
        final_state, elements = create_horizontal_layout(
            state=state,
            start_x=self._spec.layout.start_x,
            start_y=self._spec.layout.start_y,
            count=count,
            spacing=self._spec.layout.spacing,
            generator_func_single=lambda s, x, y, gens, tm: single_instance_gen(s, x, y, gens, tm),
            default_tag_generators={}, 
            tag_generators=tag_generators,
            terminal_maps=terminal_maps
        )

        
        c = Circuit(elements=elements)
        
        # Extract used terminals
        used_terminals = []
        for comp in self._spec.components:
            if comp.kind == "terminal":
                tid = comp.kwargs.get("tm_id")
                lname = comp.kwargs.get("logical_name")
                if lname and lname in self._spec.terminal_map:
                    tid = self._spec.terminal_map[lname]
                if tid not in used_terminals:
                    used_terminals.append(tid)

        return BuildResult(
            state=final_state,
            circuit=c,
            used_terminals=used_terminals,
            component_map=captured_tags
        )


def _create_single_circuit_from_spec(
    state, 
    x, 
    y, 
    spec: CircuitSpec, 
    tag_generators: Optional[Dict] = None, 
    terminal_maps: Optional[Dict] = None
) -> Tuple[Any, List[Any], Dict[str, str]]:

    """
    Pure functional core to create a single instance from a spec.
    Returns: (new_state, elements, map_of_tags_for_this_instance)
    """
    c = Circuit()
    instance_tags = {} 
    
    realized_components = [] 
    current_y = y
    
    # --- Phase 1: State Mutation & Tagging ---
    for component_spec in spec.components:
        tag = None
        pins = []
        
        if component_spec.kind == "terminal":
            tid = component_spec.kwargs["tm_id"]
            lname = component_spec.kwargs.get("logical_name")
            
            # Resolve Terminal ID
            # 1. Check passed terminal_maps (runtime override)
            if terminal_maps and lname and lname in terminal_maps:
                tid = terminal_maps[lname]
            # 2. Check spec terminal_map (default/configured)
            elif lname and lname in spec.terminal_map:
                tid = spec.terminal_map[lname]
            
            if component_spec.pins:
                pins = list(component_spec.pins)
            else:
                state, pins = next_terminal_pins(state, tid, component_spec.poles)
            tag = str(tid)
            
        elif component_spec.kind == "symbol":
            # Tag generation
            # 1. Check tag_generators
            prefix = component_spec.tag_prefix
            if tag_generators and prefix and prefix in tag_generators:
                # Generator signature: s -> (s, tag)
                state, tag = tag_generators[prefix](state)
            else:
                state, tag = next_tag(state, prefix)
            instance_tags[prefix] = tag 
            
            if component_spec.pins:
                pins = list(component_spec.pins) 
        
        realized_components.append({
            "spec": component_spec,
            "tag": tag,
            "pins": pins,
            "y": current_y
        })
        # Increment Y
        y_inc = component_spec.get_y_increment(spec.layout.symbol_spacing)
        current_y += y_inc

    # --- Phase 2: Connection Registration ---
    # 1. Automatic Linear Connections
    for i in range(len(realized_components) - 1):
        curr = realized_components[i]
        next_comp = realized_components[i+1]
        
        if not curr["spec"].auto_connect_next:
            continue

        poles = min(curr["spec"].poles, next_comp["spec"].poles)
        
        for p in range(poles):
            curr_pin = _resolve_pin(curr, p, is_input=False)
            next_pin = _resolve_pin(next_comp, p, is_input=True)

            if curr["spec"].kind == "terminal" and next_comp["spec"].kind == "symbol":
                state = register_connection(state, curr["tag"], curr_pin, next_comp["tag"], next_pin, side="bottom")
            elif curr["spec"].kind == "symbol" and next_comp["spec"].kind == "terminal":
                state = register_connection(state, next_comp["tag"], next_pin, curr["tag"], curr_pin, side="top")

    # 2. Manual Connections
    for (idx_a, p_a, idx_b, p_b, side_a, side_b) in spec.manual_connections:
        if idx_a >= len(realized_components) or idx_b >= len(realized_components):
            continue
        
        comp_a = realized_components[idx_a]
        comp_b = realized_components[idx_b]
        
        pin_a = _resolve_pin(comp_a, p_a, is_input=(side_a=="top"))
        pin_b = _resolve_pin(comp_b, p_b, is_input=(side_b=="top"))
        
        if comp_a["spec"].kind == "terminal" and comp_b["spec"].kind == "symbol":
                state = register_connection(state, comp_a["tag"], pin_a, comp_b["tag"], pin_b, side=side_a)
        elif comp_a["spec"].kind == "symbol" and comp_b["spec"].kind == "terminal":
                state = register_connection(state, comp_b["tag"], pin_b, comp_a["tag"], pin_a, side=side_b)

    # --- Phase 3: Instantiation ---
    from pyschemaelectrical.model.primitives import Line
    from pyschemaelectrical.model.parts import standard_style

    for rc in realized_components:
        component_spec = rc["spec"]
        tag = rc["tag"]
        
        final_x = x + component_spec.x_offset
        
        sym = None
        if component_spec.kind == "terminal":
            lpos = component_spec.kwargs.get("label_pos")
            if component_spec.poles == 3:
                    sym = three_pole_terminal_symbol(tag, pins=rc["pins"], label_pos=lpos)
            else:
                    sym = terminal_symbol(tag, pins=rc["pins"], label_pos=lpos)
        
        elif component_spec.kind == "symbol":
            kwargs = component_spec.kwargs.copy()
            if rc["pins"]:
                 # Explicitly pass resolved pins to the symbol factory so it can render labels
                 sym = component_spec.func(tag, pins=rc["pins"], **kwargs)
            else:
                 sym = component_spec.func(tag, **kwargs)

        if sym:
            # Respect auto_connect configuration
            if not component_spec.auto_connect_next:
                # We need to set this attribute on the symbol instance
                # Since Symbol is frozen (dataclass), we might need to recreate or use object setattr if not frozen
                # Symbol is frozen=True? Let's check. 
                # Actually, Symbol is frozen. But we can't easily modify it.
                # However, system.auto_connect_circuit checks `s.skip_auto_connect`.
                # We can't set it if it's frozen. 
                # Workaround: Symbol might not be frozen in all versions or we use replace.
                from dataclasses import replace
                sym = replace(sym, skip_auto_connect=True)

            placed_sym = add_symbol(c, sym, final_x, rc["y"])
            rc["symbol"] = placed_sym # Store placed symbol for manual connection phase

    # --- Phase 4: Graphics ---
    # 1. Manual Connections Rendering
    style = standard_style()
    for (idx_a, p_a, idx_b, p_b, side_a, side_b) in spec.manual_connections:
        if idx_a >= len(realized_components) or idx_b >= len(realized_components):
            continue
        
        comp_a = realized_components[idx_a]
        comp_b = realized_components[idx_b]
        
        if "symbol" not in comp_a or "symbol" not in comp_b:
            continue
            
        sym_a = comp_a["symbol"]
        sym_b = comp_b["symbol"]
        
        pin_a = _resolve_pin(comp_a, p_a, is_input=(side_a=="top"))
        pin_b = _resolve_pin(comp_b, p_b, is_input=(side_b=="top"))
        
        port_a = sym_a.ports.get(pin_a)
        port_b = sym_b.ports.get(pin_b)
        
        if port_a and port_b:
            # Draw direct line
            line = Line(port_a.position, port_b.position, style)
            c.elements.append(line)

    # 2. Auto Connections
    auto_connect_circuit(c)
    
    return state, c.elements, instance_tags


def _resolve_pin(component_data, pole_idx, is_input):
    """Helper to resolve pin names."""
    spec = component_data["spec"]
    
    # CASE 1: Terminals
    # Terminals strictly follow numbering: Pole 0 -> 1(In)/2(Out), Pole 1 -> 3(In)/4(Out)
    # We MUST ignore the visual 'pins' list for ID resolution because those are labels, not Port IDs.
    if spec.kind == "terminal":
        base = pole_idx * 2
        offset = 1 if is_input else 2
        return str(base + offset)

    # CASE 2: Symbols
    # Use explicit pins if provided (Mapping label to Port ID)
    if component_data["pins"] and pole_idx < len(component_data["pins"]):
        return component_data["pins"][pole_idx]
    
    # Fallback/Heuristic for Symbols without explicit pins
    # Assumes standard 1/2, 3/4 pairing
    base_idx = pole_idx * 2
    offset = 0 if is_input else 1
    return str(base_idx + offset + 1)
