# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../oled.srcs/sources_1/new" \
"tb_oled_top_time_synth.v" \
"../../../../../oled.srcs/sim_1/new/tb_oled_top.v" \

# Do not sort compile order
nosort
