Checking out license 'RTL_Compiler_Ultra'... (1 second elapsed)
Reading GUI preferences file '/home/saul/.cadence/rc.gui'.
Finished loading tool scripts (7 seconds elapsed)

                                                       Cadence Encounter(R) RTL Compiler
                                          Version RC14.24 - v14.20-s034_1 (64-bit), built Jun  4 2015


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 


================================================================================================================================================
                                                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
================================================================================================================================================

rc:/> source r s
synth_rc.tcl  synth_rc.tcl~
rc:/> source synth_rc.tcl
Sourcing './synth_rc.tcl' (Sun Nov 08 12:51:22 +0100 2015)...
  Setting attribute of root '/': 'lib_search_path' = /pkg/AMS411/liberty/h18_1.8V
  Setting attribute of root '/': 'hdl_search_path' = .
  Setting attribute of root '/': 'information_level' = 7
            Reading file '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib'
    Loading library h18_CORELIB_HV_WC.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : (h18_CORELIB_HV_WC.lib, block starting at: 53) Unknown Liberty attribute (library_features) encountered. Ignoring
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
Warning : Found multiple definitions. [LBR-504]
        : (h18_CORELIB_HV_WC.lib, block starting at: 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : (h18_CORELIB_HV_WC.lib, block starting at: 152679)  Functionality is missing at pin (A) for the cell (BUSHDX1_HV).

  Message Summary for Library h18_CORELIB_HV_WC.lib:
  **************************************************
  Could not find an attribute in the library. [LBR-436]: 561
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Found multiple definitions. [LBR-504]: 11
  An unsupported construct was detected in this library. [LBR-40]: 1
  **************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 150.000000) in library 'h18_CORELIB_HV_WC.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BUSHDX1_HV/A' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
        Cell 'FILLCELLX1_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX1_HV' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'FILLCELLX1_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX1_HV' must have an output pin.
        Cell 'FILLCELLX2_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX2_HV' must have an output pin.
        Cell 'FILLCELLX2_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX2_HV' must have an output pin.
        Cell 'FILLCELLX4_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX4_HV' must have an output pin.
        Cell 'FILLCELLX4_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX4_HV' must have an output pin.
        Cell 'FILLCELLX8_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX8_HV' must have an output pin.
        Cell 'FILLCELLX8_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX8_HV' must have an output pin.
        Cell 'FILLCELLX16_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX16_HV' must have an output pin.
        Cell 'FILLCELLX16_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX16_HV' must have an output pin.
        Cell 'FILLCELLX32_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX32_HV' must have an output pin.
        Cell 'FILLCELLX32_HV' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELLX32_HV' must have an output pin.
  Setting attribute of root '/': 'library' = h18_CORELIB_HV_WC.lib
            Reading Verilog file '../DacCtrl.v'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'FAX1_HV'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'FAX1_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'FAX1_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'FAX2_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'FAX2_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'FAX2_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'FAX3_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'FAX3_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'FAX3_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'FAX4_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'FAX4_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'FAX4_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'FAX6_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'FAX6_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'FAX6_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'SUM' in libcell 'FAX8_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'FAX8_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'FAX8_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'HAX1_HV'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'HAX1_HV'.
  Library has 377 usable logic and 81 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'h18_CORELIB_HV_WC.lib', Total cells: 473, Unusable cells: 9.
	List of unusable cells: 'BUSHDX1_HV FILLCELLX1_HV FILLCELLX2_HV FILLCELLX4_HV FILLCELLX8_HV FILLCELLX16_HV FILLCELLX32_HV TIE0_HV TIE1_HV .'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DacCtrl' from file '../DacCtrl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'count' [5] doesn't match the width of right hand side [32] in assignment in file '../DacCtrl.v' on line 73.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'count' [5] doesn't match the width of right hand side [32] in assignment in file '../DacCtrl.v' on line 75.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'DacCtrl' in file '../DacCtrl.v' on line 85.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'DacCtrl' in file '../DacCtrl.v' on line 130.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'QP' [1] doesn't match the width of right hand side [32] in assignment in file '../DacCtrl.v' on line 213.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DacCtrl'.
        Applying wireload models.
        Computing net loads.
Warning : Unsupported SDC command. [SDC-200] [set_propagated_clock]
        : The 'set_propagated_clock' command on line '18' of the SDC file 'DacCtrl.sdc' is not supported.
        : The current version does not support this SDC command and ignores it. However, future versions may be enhanced to support this command. This SDC command will be added to the Tcl variable $::dc::sdc_unsupported_commands_write_sdc. The contents of this variable will be written out during write_sdc.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      2 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful      3 , failed      0 (runtime  0.00)
 "get_ports"               - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"   - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_load"                - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
 "set_propagated_clock"    - successful      1 , failed      0 (runtime  0.00)
 "set_units"               - successful      2 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DacCtrl' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_QP_212_16', 'mux_count_72_16'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'DacCtrl' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'DacCtrl' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'DacCtrl'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'DacCtrl'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'DacCtrl'.
      Removing temporary intermediate hierarchies under DacCtrl
              Optimizing muxes in design 'DacCtrl'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DacCtrl' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'DacCtrl' using 'medium' effort.
      Mapping 'DacCtrl'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) DacCtrl...
            Starting partial collapsing (xors only) DacCtrl
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) DacCtrl
Multi-threaded Virtual Mapping    (4 threads, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'Clk' target slack:   531 ps
Target path end-point (Port: DacCtrl/P[8])

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DacCtrl'.
        : Use 'report timing -lint' for more information.
           Pin                       Type          Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock Clk)                <<<  launch                                0 R 
(DacCtrl.sdc_line_11_3_1)       ext delay                                 
StepNum                    (u)  in port                 7  38.5           
g825/in_1                                                                 
g825/z                     (u)  unmapped_complex2       6  33.0           
g800/in_1                                                                 
g800/z                     (u)  unmapped_or2            3  16.5           
g784/in_0                                                                 
g784/z                     (u)  unmapped_or2            2  11.0           
g767/in_0                                                                 
g767/z                     (u)  unmapped_or2            2  11.0           
g745/in_0                                                                 
g745/z                     (u)  unmapped_or2            1   5.5           
g733/in_0                                                                 
g733/z                          unmapped_nand2          1 255.4           
P[8]                       <<<  out port                                  
(DacCtrl.sdc_line_12_11_1)      ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                     capture                           25000 R 
                                uncertainty                               
--------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Start-point  : StepNum
End-point    : P[8]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 13721ps.
 
          Restructuring (delay-based) DacCtrl...
          Done restructuring (delay-based) DacCtrl
        Optimizing component DacCtrl...
Multi-threaded Virtual Mapping    (4 threads, 4 of 4 CPUs usable)
Multi-threaded Technology Mapping (4 threads, 4 of 4 CPUs usable)
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DacCtrl'.
          Pin                    Type       Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock Clk)                    launch                                     0 R 
(DacCtrl.sdc_line_11_3_1)      ext delay                      +3000    3000 F 
StepNum                        in port           5  36.0  503  +352    3352 F 
g1210/A                                                          +0    3352   
g1210/Q                        CLKINVX2_HV       1   6.8  134  +148    3499 R 
g1199/A                                                          +0    3499   
g1199/Q                        NAND2XL_HV        3  23.9  415  +315    3814 F 
g1188/B                                                          +0    3814   
g1188/Q                        NOR2XL_HV         2  13.5 1111  +915    4729 R 
g1186/A                                                          +0    4729   
g1186/Q                        AND2X3_HV         3  22.0  199  +295    5024 R 
g1176/A                                                          +0    5024   
g1176/Q                        AND2X3_HV         2  15.9  150  +219    5243 R 
g1167/B1                                                         +0    5243   
g1167/Q                        AOI32X3_HV        2  15.3  480  +122    5365 F 
g1156/A                                                          +0    5365   
g1156/Q                        NOR2X3_HV         1 255.4 3530 +2626    7991 R 
P[11]                     <<<  out port                          +2    7992 R 
(DacCtrl.sdc_line_12_8_1)      ext delay                      +4000   11992 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                    capture                                25000 R 
                               uncertainty                     -100   24900 R 
------------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Timing slack :   12908ps 
Start-point  : StepNum
End-point    : P[11]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 2191        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           Clk               531    12908    25000 

 
Global incremental target info
==============================
Cost Group 'Clk' target slack:   309 ps
Target path end-point (Port: DacCtrl/P[1])

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DacCtrl'.
           Pin                    Type       Fanout  Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock Clk)                <<<  launch                          0 R 
(DacCtrl.sdc_line_11_3_1)       ext delay                           
StepNum                         in port           5  36.0           
g1210/A                                                             
g1210/Q                         CLKINVX2_HV       1   6.8           
g1199/A                                                             
g1199/Q                         NAND2XL_HV        3  23.9           
g1188/B                                                             
g1188/Q                         NOR2XL_HV         2  13.5           
g1186/A                                                             
g1186/Q                         AND2X3_HV         3  22.0           
g1149/A2                                                            
g1149/Q                         AOI22X3_HV        2  15.3           
g1147/A                                                             
g1147/Q                         NOR2X3_HV         1 255.4           
P[1]                       <<<  out port                            
(DacCtrl.sdc_line_12_18_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                     capture                     25000 R 
                                uncertainty                         
--------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Start-point  : StepNum
End-point    : P[1]

The global mapper estimates a slack for this path of 10982ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DacCtrl'.
          Pin                    Type       Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock Clk)                    launch                                     0 R 
(DacCtrl.sdc_line_11_3_1)      ext delay                      +3000    3000 F 
StepNum                        in port           5  34.1  478  +333    3333 F 
g1210/A                                                          +0    3333   
g1210/Q                        INVXL_HV          1   6.8  384  +433    3766 R 
g1199/A                                                          +0    3766   
g1199/Q                        NAND2XL_HV        3  19.3  358  +341    4107 F 
g1188/B                                                          +0    4107   
g1188/Q                        NOR2XL_HV         2  13.5 1110  +899    5006 R 
g1186/A                                                          +0    5006   
g1186/Q                        AND2X3_HV         3  22.0  199  +295    5302 R 
g1176/A                                                          +0    5302   
g1176/Q                        AND2X3_HV         2  15.9  150  +219    5520 R 
g1167/B1                                                         +0    5520   
g1167/Q                        AOI32X3_HV        2  15.3  480  +122    5642 F 
g1156/A                                                          +0    5642   
g1156/Q                        NOR2X3_HV         1 255.4 3530 +2626    8268 R 
P[11]                     <<<  out port                          +2    8270 R 
(DacCtrl.sdc_line_12_8_1)      ext delay                      +4000   12270 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                    capture                                25000 R 
                               uncertainty                     -100   24900 R 
------------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Timing slack :   12630ps 
Start-point  : StepNum
End-point    : P[11]

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                2109        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           Clk               309    12630    25000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'DacCtrl' in file 'fv/DacCtrl/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DacCtrl'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DacCtrl' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  2109        0         0         0        0
 const_prop                 2109        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 2109        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2109        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   2109        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  2109        0         0         0        0
 rem_inv_qb                 2064        0         0         0        0
 area_down                  2058        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         4  (        1 /        1 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         8  (        0 /        8 )  0.00
       area_down         6  (        1 /        1 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 2058        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   2058        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  2058        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         8  (        0 /        8 )  0.00
       area_down         6  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DacCtrl'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DacCtrl'.
rc:/> Normal exit.