INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/studies/Verilog/previous semester/hdl_prj/hdlsrc/HilbertTransformer/Vivado project/Vivado project.srcs/sources_1/new/HilbertFIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HilbertFIR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/studies/Verilog/previous semester/hdl_prj/hdlsrc/HilbertTransformer/Vivado project/Vivado project.srcs/sim_1/new/HilbertFIR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HilbertFIR_TB
