

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Dec 22 17:15:52 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_fir_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       26|       26| 0.130 us | 0.130 us |   23|   23| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    519|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     45|    3417|    253|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    387|    -|
|Register         |        -|      -|    1529|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     45|    4946|   1159|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     20|       4|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |fir_AXILiteS_s_axi_U      |fir_AXILiteS_s_axi    |        2|      0|  192|  238|    0|
    |fir_mul_32s_32s_3bkb_U1   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U2   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U3   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U4   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U5   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U6   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U7   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U8   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U9   |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U10  |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U11  |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U12  |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U13  |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U14  |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    |fir_mul_32s_32s_3bkb_U15  |fir_mul_32s_32s_3bkb  |        0|      3|  215|    1|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        2|     45| 3417|  253|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |delay_line_U  |fir_delay_line  |        2|  0|   0|    0|    16|   32|     1|          512|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                |        2|  0|   0|    0|    16|   32|     1|          512|
    +--------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln28_10_fu_433_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln28_11_fu_362_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln28_12_fu_437_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln28_13_fu_446_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln28_14_fu_474_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln28_1_fu_392_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln28_2_fu_456_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln28_3_fu_461_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln28_4_fu_401_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln28_5_fu_465_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln28_6_fu_470_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln28_7_fu_415_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln28_8_fu_424_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln28_9_fu_442_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln28_fu_451_p2         |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 519|         482|         483|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |delay_line_address0      |   44|          9|    4|         36|
    |delay_line_address1      |   65|         16|    4|         64|
    |delay_line_d1            |   62|         15|   32|        480|
    |taps_address0            |   85|         17|    4|         68|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  387|         85|   47|        676|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln28_11_reg_612          |  32|   0|   32|          0|
    |add_ln28_12_reg_727          |  32|   0|   32|          0|
    |add_ln28_13_reg_732          |  32|   0|   32|          0|
    |add_ln28_14_reg_757          |  32|   0|   32|          0|
    |add_ln28_1_reg_662           |  32|   0|   32|          0|
    |add_ln28_2_reg_742           |  32|   0|   32|          0|
    |add_ln28_4_reg_677           |  32|   0|   32|          0|
    |add_ln28_5_reg_752           |  32|   0|   32|          0|
    |add_ln28_7_reg_697           |  32|   0|   32|          0|
    |add_ln28_8_reg_712           |  32|   0|   32|          0|
    |ap_CS_fsm                    |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |delay_line_load_10_reg_590   |  32|   0|   32|          0|
    |delay_line_load_11_reg_596   |  32|   0|   32|          0|
    |delay_line_load_12_reg_563   |  32|   0|   32|          0|
    |delay_line_load_13_reg_569   |  32|   0|   32|          0|
    |delay_line_load_1_reg_484    |  32|   0|   32|          0|
    |delay_line_load_2_reg_495    |  32|   0|   32|          0|
    |delay_line_load_3_reg_501    |  32|   0|   32|          0|
    |delay_line_load_4_reg_512    |  32|   0|   32|          0|
    |delay_line_load_5_reg_518    |  32|   0|   32|          0|
    |delay_line_load_6_reg_529    |  32|   0|   32|          0|
    |delay_line_load_7_reg_535    |  32|   0|   32|          0|
    |delay_line_load_8_reg_546    |  32|   0|   32|          0|
    |delay_line_load_9_reg_552    |  32|   0|   32|          0|
    |input_read_reg_585           |  32|   0|   32|          0|
    |mul_ln25_10_reg_692          |  32|   0|   32|          0|
    |mul_ln25_11_reg_702          |  32|   0|   32|          0|
    |mul_ln25_12_reg_707          |  32|   0|   32|          0|
    |mul_ln25_13_reg_717          |  32|   0|   32|          0|
    |mul_ln25_14_reg_580          |  32|   0|   32|          0|
    |mul_ln25_2_reg_632           |  32|   0|   32|          0|
    |mul_ln25_3_reg_647           |  32|   0|   32|          0|
    |mul_ln25_4_reg_737           |  32|   0|   32|          0|
    |mul_ln25_5_reg_747           |  32|   0|   32|          0|
    |mul_ln25_6_reg_622           |  32|   0|   32|          0|
    |mul_ln25_7_reg_657           |  32|   0|   32|          0|
    |mul_ln25_8_reg_672           |  32|   0|   32|          0|
    |mul_ln25_9_reg_687           |  32|   0|   32|          0|
    |mul_ln25_reg_722             |  32|   0|   32|          0|
    |reg_299                      |  32|   0|   32|          0|
    |reg_304                      |  32|   0|   32|          0|
    |reg_308                      |  32|   0|   32|          0|
    |reg_312                      |  32|   0|   32|          0|
    |reg_316                      |  32|   0|   32|          0|
    |reg_320                      |  32|   0|   32|          0|
    |reg_324                      |  32|   0|   32|          0|
    |reg_328                      |  32|   0|   32|          0|
    |reg_338                      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1529|   0| 1529|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      fir     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

