
I2C_TEST001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071e0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08007390  08007390  00017390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075a0  080075a0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080075a0  080075a0  000175a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075a8  080075a8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075a8  080075a8  000175a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075ac  080075ac  000175ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080075b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0000022c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002a4  200002a4  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017140  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003378  00000000  00000000  000371e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001360  00000000  00000000  0003a560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001200  00000000  00000000  0003b8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027d85  00000000  00000000  0003cac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001988a  00000000  00000000  00064845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0896  00000000  00000000  0007e0cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016e965  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a98  00000000  00000000  0016e9b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007378 	.word	0x08007378

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007378 	.word	0x08007378

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005aa:	463b      	mov	r3, r7
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005b6:	4b22      	ldr	r3, [pc, #136]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005b8:	4a22      	ldr	r2, [pc, #136]	; (8000644 <MX_ADC1_Init+0xa0>)
 80005ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005bc:	4b20      	ldr	r3, [pc, #128]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005c4:	4b1e      	ldr	r3, [pc, #120]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005ca:	4b1d      	ldr	r3, [pc, #116]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d0:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d6:	4b1a      	ldr	r3, [pc, #104]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005ee:	4b14      	ldr	r3, [pc, #80]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fa:	4b11      	ldr	r3, [pc, #68]	; (8000640 <MX_ADC1_Init+0x9c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <MX_ADC1_Init+0x9c>)
 8000604:	2201      	movs	r2, #1
 8000606:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000608:	480d      	ldr	r0, [pc, #52]	; (8000640 <MX_ADC1_Init+0x9c>)
 800060a:	f001 f97b 	bl	8001904 <HAL_ADC_Init>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000614:	f000 fe24 	bl	8001260 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000618:	2303      	movs	r3, #3
 800061a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800061c:	2301      	movs	r3, #1
 800061e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000624:	463b      	mov	r3, r7
 8000626:	4619      	mov	r1, r3
 8000628:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_ADC1_Init+0x9c>)
 800062a:	f001 fac1 	bl	8001bb0 <HAL_ADC_ConfigChannel>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000634:	f000 fe14 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000094 	.word	0x20000094
 8000644:	40012000 	.word	0x40012000

08000648 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a17      	ldr	r2, [pc, #92]	; (80006c4 <HAL_ADC_MspInit+0x7c>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d127      	bne.n	80006ba <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000678:	6453      	str	r3, [r2, #68]	; 0x44
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800067c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800067e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	6313      	str	r3, [r2, #48]	; 0x30
 8000696:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <HAL_ADC_MspInit+0x80>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069a:	f003 0301 	and.w	r3, r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006a2:	2308      	movs	r3, #8
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a6:	2303      	movs	r3, #3
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	; (80006cc <HAL_ADC_MspInit+0x84>)
 80006b6:	f001 fe4d 	bl	8002354 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	; 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000

080006d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	613b      	str	r3, [r7, #16]
 80006ea:	4b24      	ldr	r3, [pc, #144]	; (800077c <MX_GPIO_Init+0xac>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ee:	4a23      	ldr	r2, [pc, #140]	; (800077c <MX_GPIO_Init+0xac>)
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	6313      	str	r3, [r2, #48]	; 0x30
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_GPIO_Init+0xac>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MX_GPIO_Init+0xac>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a1c      	ldr	r2, [pc, #112]	; (800077c <MX_GPIO_Init+0xac>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_GPIO_Init+0xac>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_GPIO_Init+0xac>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a15      	ldr	r2, [pc, #84]	; (800077c <MX_GPIO_Init+0xac>)
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_GPIO_Init+0xac>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0308 	and.w	r3, r3, #8
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_GPIO_Init+0xac>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a0e      	ldr	r2, [pc, #56]	; (800077c <MX_GPIO_Init+0xac>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_GPIO_Init+0xac>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000756:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800075a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800075c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000762:	2302      	movs	r3, #2
 8000764:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	4619      	mov	r1, r3
 800076c:	4804      	ldr	r0, [pc, #16]	; (8000780 <MX_GPIO_Init+0xb0>)
 800076e:	f001 fdf1 	bl	8002354 <HAL_GPIO_Init>

}
 8000772:	bf00      	nop
 8000774:	3728      	adds	r7, #40	; 0x28
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40020800 	.word	0x40020800

08000784 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000788:	4b1b      	ldr	r3, [pc, #108]	; (80007f8 <MX_I2C1_Init+0x74>)
 800078a:	4a1c      	ldr	r2, [pc, #112]	; (80007fc <MX_I2C1_Init+0x78>)
 800078c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800078e:	4b1a      	ldr	r3, [pc, #104]	; (80007f8 <MX_I2C1_Init+0x74>)
 8000790:	4a1b      	ldr	r2, [pc, #108]	; (8000800 <MX_I2C1_Init+0x7c>)
 8000792:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000794:	4b18      	ldr	r3, [pc, #96]	; (80007f8 <MX_I2C1_Init+0x74>)
 8000796:	2200      	movs	r2, #0
 8000798:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <MX_I2C1_Init+0x74>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a0:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a8:	4b13      	ldr	r3, [pc, #76]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ae:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b4:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ba:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c0:	480d      	ldr	r0, [pc, #52]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007c2:	f001 ffa3 	bl	800270c <HAL_I2C_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007cc:	f000 fd48 	bl	8001260 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007d0:	2100      	movs	r1, #0
 80007d2:	4809      	ldr	r0, [pc, #36]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007d4:	f002 fd13 	bl	80031fe <HAL_I2CEx_ConfigAnalogFilter>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80007de:	f000 fd3f 	bl	8001260 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007e2:	2100      	movs	r1, #0
 80007e4:	4804      	ldr	r0, [pc, #16]	; (80007f8 <MX_I2C1_Init+0x74>)
 80007e6:	f002 fd46 	bl	8003276 <HAL_I2CEx_ConfigDigitalFilter>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80007f0:	f000 fd36 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200000dc 	.word	0x200000dc
 80007fc:	40005400 	.word	0x40005400
 8000800:	000186a0 	.word	0x000186a0

08000804 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	; 0x28
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a19      	ldr	r2, [pc, #100]	; (8000888 <HAL_I2C_MspInit+0x84>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d12c      	bne.n	8000880 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	613b      	str	r3, [r7, #16]
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <HAL_I2C_MspInit+0x88>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a17      	ldr	r2, [pc, #92]	; (800088c <HAL_I2C_MspInit+0x88>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <HAL_I2C_MspInit+0x88>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000842:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000846:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000848:	2312      	movs	r3, #18
 800084a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800084c:	2301      	movs	r3, #1
 800084e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000850:	2303      	movs	r3, #3
 8000852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000854:	2304      	movs	r3, #4
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	480c      	ldr	r0, [pc, #48]	; (8000890 <HAL_I2C_MspInit+0x8c>)
 8000860:	f001 fd78 	bl	8002354 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <HAL_I2C_MspInit+0x88>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	4a07      	ldr	r2, [pc, #28]	; (800088c <HAL_I2C_MspInit+0x88>)
 800086e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000872:	6413      	str	r3, [r2, #64]	; 0x40
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <HAL_I2C_MspInit+0x88>)
 8000876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000878:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40005400 	.word	0x40005400
 800088c:	40023800 	.word	0x40023800
 8000890:	40020400 	.word	0x40020400

08000894 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, &ch, 1, 100);
 800089c:	1d39      	adds	r1, r7, #4
 800089e:	2364      	movs	r3, #100	; 0x64
 80008a0:	2201      	movs	r2, #1
 80008a2:	4804      	ldr	r0, [pc, #16]	; (80008b4 <__io_putchar+0x20>)
 80008a4:	f004 fb5b 	bl	8004f5e <HAL_UART_Transmit>
	return ch;
 80008a8:	687b      	ldr	r3, [r7, #4]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2000024c 	.word	0x2000024c

080008b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008be:	f000 ff8b 	bl	80017d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c2:	f000 fa01 	bl	8000cc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c6:	f7ff ff03 	bl	80006d0 <MX_GPIO_Init>
  MX_RTC_Init();
 80008ca:	f000 fccf 	bl	800126c <MX_RTC_Init>
  MX_I2C1_Init();
 80008ce:	f7ff ff59 	bl	8000784 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80008d2:	f000 fee5 	bl	80016a0 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80008d6:	f7ff fe65 	bl	80005a4 <MX_ADC1_Init>
  MX_TIM3_Init();
 80008da:	f000 fe71 	bl	80015c0 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80008de:	f000 fa65 	bl	8000dac <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim3);
 80008e2:	4859      	ldr	r0, [pc, #356]	; (8000a48 <main+0x190>)
 80008e4:	f003 febc 	bl	8004660 <HAL_TIM_Base_Start_IT>
//  HAL_UART_Receive_IT(&huart3, &rx, 1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	init();
 80008e8:	f000 fbd6 	bl	8001098 <init>
	LCD_Init(LCD_ADDR);
 80008ec:	204e      	movs	r0, #78	; 0x4e
 80008ee:	f000 fb9b 	bl	8001028 <LCD_Init>
//	LCD_SendCommand(LCD_ADDR, 0b00000001);

	while (1) {
		//Main loop
		while (mode == 0) {
 80008f2:	e0a3      	b.n	8000a3c <main+0x184>
			HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80008f4:	2201      	movs	r2, #1
 80008f6:	4955      	ldr	r1, [pc, #340]	; (8000a4c <main+0x194>)
 80008f8:	4855      	ldr	r0, [pc, #340]	; (8000a50 <main+0x198>)
 80008fa:	f003 fc73 	bl	80041e4 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 80008fe:	2201      	movs	r2, #1
 8000900:	4954      	ldr	r1, [pc, #336]	; (8000a54 <main+0x19c>)
 8000902:	4853      	ldr	r0, [pc, #332]	; (8000a50 <main+0x198>)
 8000904:	f003 fd50 	bl	80043a8 <HAL_RTC_GetDate>
			HAL_ADC_Start(&hadc1);
 8000908:	4853      	ldr	r0, [pc, #332]	; (8000a58 <main+0x1a0>)
 800090a:	f001 f83f 	bl	800198c <HAL_ADC_Start>

			sprintf(Time, " %s%02x:%02x:%02x", ampm[sTime.TimeFormat],
 800090e:	4b4f      	ldr	r3, [pc, #316]	; (8000a4c <main+0x194>)
 8000910:	78db      	ldrb	r3, [r3, #3]
 8000912:	461a      	mov	r2, r3
 8000914:	4613      	mov	r3, r2
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	4413      	add	r3, r2
 800091a:	4a50      	ldr	r2, [pc, #320]	; (8000a5c <main+0x1a4>)
 800091c:	441a      	add	r2, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 800091e:	4b4b      	ldr	r3, [pc, #300]	; (8000a4c <main+0x194>)
 8000920:	781b      	ldrb	r3, [r3, #0]
			sprintf(Time, " %s%02x:%02x:%02x", ampm[sTime.TimeFormat],
 8000922:	4618      	mov	r0, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000924:	4b49      	ldr	r3, [pc, #292]	; (8000a4c <main+0x194>)
 8000926:	785b      	ldrb	r3, [r3, #1]
			sprintf(Time, " %s%02x:%02x:%02x", ampm[sTime.TimeFormat],
 8000928:	4619      	mov	r1, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 800092a:	4b48      	ldr	r3, [pc, #288]	; (8000a4c <main+0x194>)
 800092c:	789b      	ldrb	r3, [r3, #2]
			sprintf(Time, " %s%02x:%02x:%02x", ampm[sTime.TimeFormat],
 800092e:	9301      	str	r3, [sp, #4]
 8000930:	9100      	str	r1, [sp, #0]
 8000932:	4603      	mov	r3, r0
 8000934:	494a      	ldr	r1, [pc, #296]	; (8000a60 <main+0x1a8>)
 8000936:	484b      	ldr	r0, [pc, #300]	; (8000a64 <main+0x1ac>)
 8000938:	f005 fbcc 	bl	80060d4 <siprintf>

			// LCD up
			LCD_SendCommand(LCD_ADDR, 0b10000000);
 800093c:	2180      	movs	r1, #128	; 0x80
 800093e:	204e      	movs	r0, #78	; 0x4e
 8000940:	f000 fb4e 	bl	8000fe0 <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, " Park Jung Hwan");
 8000944:	4948      	ldr	r1, [pc, #288]	; (8000a68 <main+0x1b0>)
 8000946:	204e      	movs	r0, #78	; 0x4e
 8000948:	f000 fb8b 	bl	8001062 <LCD_SendString>

			// LCD down
			LCD_SendCommand(LCD_ADDR, 0b11000000);
 800094c:	21c0      	movs	r1, #192	; 0xc0
 800094e:	204e      	movs	r0, #78	; 0x4e
 8000950:	f000 fb46 	bl	8000fe0 <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, Time);
 8000954:	4943      	ldr	r1, [pc, #268]	; (8000a64 <main+0x1ac>)
 8000956:	204e      	movs	r0, #78	; 0x4e
 8000958:	f000 fb83 	bl	8001062 <LCD_SendString>

			//mode choose while loop
			while (rising_edge >= 1) {
 800095c:	e06a      	b.n	8000a34 <main+0x17c>
				cur_tick = HAL_GetTick();
 800095e:	f000 ffa1 	bl	80018a4 <HAL_GetTick>
 8000962:	4603      	mov	r3, r0
 8000964:	4a41      	ldr	r2, [pc, #260]	; (8000a6c <main+0x1b4>)
 8000966:	6013      	str	r3, [r2, #0]
				tick_gap = cur_tick - start_tick;
 8000968:	4b40      	ldr	r3, [pc, #256]	; (8000a6c <main+0x1b4>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	4b40      	ldr	r3, [pc, #256]	; (8000a70 <main+0x1b8>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	4a40      	ldr	r2, [pc, #256]	; (8000a74 <main+0x1bc>)
 8000974:	6013      	str	r3, [r2, #0]

				if (tick_gap >= 300) {
 8000976:	4b3f      	ldr	r3, [pc, #252]	; (8000a74 <main+0x1bc>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800097e:	d359      	bcc.n	8000a34 <main+0x17c>

					if (rising_edge == 1 && falling_edge >= 1) {
 8000980:	4b3d      	ldr	r3, [pc, #244]	; (8000a78 <main+0x1c0>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d12c      	bne.n	80009e2 <main+0x12a>
 8000988:	4b3c      	ldr	r3, [pc, #240]	; (8000a7c <main+0x1c4>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d028      	beq.n	80009e2 <main+0x12a>
						rising_edge = 0;
 8000990:	4b39      	ldr	r3, [pc, #228]	; (8000a78 <main+0x1c0>)
 8000992:	2200      	movs	r2, #0
 8000994:	701a      	strb	r2, [r3, #0]
						falling_edge = 0;
 8000996:	4b39      	ldr	r3, [pc, #228]	; (8000a7c <main+0x1c4>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
						mode = 1;
 800099c:	4b38      	ldr	r3, [pc, #224]	; (8000a80 <main+0x1c8>)
 800099e:	2201      	movs	r2, #1
 80009a0:	701a      	strb	r2, [r3, #0]
						sprintf(Time_temp, "AM 00:00:00");
 80009a2:	4938      	ldr	r1, [pc, #224]	; (8000a84 <main+0x1cc>)
 80009a4:	4838      	ldr	r0, [pc, #224]	; (8000a88 <main+0x1d0>)
 80009a6:	f005 fb95 	bl	80060d4 <siprintf>
						LCD_SendCommand(LCD_ADDR, 0b11000000);
 80009aa:	21c0      	movs	r1, #192	; 0xc0
 80009ac:	204e      	movs	r0, #78	; 0x4e
 80009ae:	f000 fb17 	bl	8000fe0 <LCD_SendCommand>
						LCD_SendString(LCD_ADDR, Time_temp);
 80009b2:	4935      	ldr	r1, [pc, #212]	; (8000a88 <main+0x1d0>)
 80009b4:	204e      	movs	r0, #78	; 0x4e
 80009b6:	f000 fb54 	bl	8001062 <LCD_SendString>
						LCD_SendCommand(LCD_ADDR, 0b00001111);
 80009ba:	210f      	movs	r1, #15
 80009bc:	204e      	movs	r0, #78	; 0x4e
 80009be:	f000 fb0f 	bl	8000fe0 <LCD_SendCommand>
						for (int i = 0; i < 11; i++) {
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	e006      	b.n	80009d6 <main+0x11e>
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 80009c8:	2110      	movs	r1, #16
 80009ca:	204e      	movs	r0, #78	; 0x4e
 80009cc:	f000 fb08 	bl	8000fe0 <LCD_SendCommand>
						for (int i = 0; i < 11; i++) {
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3301      	adds	r3, #1
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2b0a      	cmp	r3, #10
 80009da:	ddf5      	ble.n	80009c8 <main+0x110>
						}
						printf("one click==========================\r\n");
 80009dc:	482b      	ldr	r0, [pc, #172]	; (8000a8c <main+0x1d4>)
 80009de:	f005 fb3d 	bl	800605c <puts>
					}
					if (rising_edge >= 2 && falling_edge >= 1) {
 80009e2:	4b25      	ldr	r3, [pc, #148]	; (8000a78 <main+0x1c0>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d90f      	bls.n	8000a0a <main+0x152>
 80009ea:	4b24      	ldr	r3, [pc, #144]	; (8000a7c <main+0x1c4>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d00b      	beq.n	8000a0a <main+0x152>
						rising_edge = 0;
 80009f2:	4b21      	ldr	r3, [pc, #132]	; (8000a78 <main+0x1c0>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
						falling_edge = 0;
 80009f8:	4b20      	ldr	r3, [pc, #128]	; (8000a7c <main+0x1c4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
						mode = 2;
 80009fe:	4b20      	ldr	r3, [pc, #128]	; (8000a80 <main+0x1c8>)
 8000a00:	2202      	movs	r2, #2
 8000a02:	701a      	strb	r2, [r3, #0]
						printf("two click++++++++++++++++++++++++++\r\n");
 8000a04:	4822      	ldr	r0, [pc, #136]	; (8000a90 <main+0x1d8>)
 8000a06:	f005 fb29 	bl	800605c <puts>
					}
					if (tick_gap >= 2000 && falling_edge == 0) {
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <main+0x1bc>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a12:	d30f      	bcc.n	8000a34 <main+0x17c>
 8000a14:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <main+0x1c4>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d10b      	bne.n	8000a34 <main+0x17c>
						rising_edge = 0;
 8000a1c:	4b16      	ldr	r3, [pc, #88]	; (8000a78 <main+0x1c0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	701a      	strb	r2, [r3, #0]
						falling_edge = 0;
 8000a22:	4b16      	ldr	r3, [pc, #88]	; (8000a7c <main+0x1c4>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
						mode = 3;
 8000a28:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <main+0x1c8>)
 8000a2a:	2203      	movs	r2, #3
 8000a2c:	701a      	strb	r2, [r3, #0]
						printf("long click//////////////////////////\r\n");
 8000a2e:	4819      	ldr	r0, [pc, #100]	; (8000a94 <main+0x1dc>)
 8000a30:	f005 fb14 	bl	800605c <puts>
			while (rising_edge >= 1) {
 8000a34:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <main+0x1c0>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d190      	bne.n	800095e <main+0xa6>
		while (mode == 0) {
 8000a3c:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <main+0x1c8>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	f43f af57 	beq.w	80008f4 <main+0x3c>
				}
			}
		}

		//Set Time loop
		while (mode == 1) {
 8000a46:	e0de      	b.n	8000c06 <main+0x34e>
 8000a48:	20000204 	.word	0x20000204
 8000a4c:	20000178 	.word	0x20000178
 8000a50:	200001e0 	.word	0x200001e0
 8000a54:	2000018c 	.word	0x2000018c
 8000a58:	20000094 	.word	0x20000094
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	08007390 	.word	0x08007390
 8000a64:	20000150 	.word	0x20000150
 8000a68:	080073a4 	.word	0x080073a4
 8000a6c:	2000013c 	.word	0x2000013c
 8000a70:	20000138 	.word	0x20000138
 8000a74:	20000140 	.word	0x20000140
 8000a78:	20000135 	.word	0x20000135
 8000a7c:	20000136 	.word	0x20000136
 8000a80:	20000137 	.word	0x20000137
 8000a84:	080073b4 	.word	0x080073b4
 8000a88:	20000164 	.word	0x20000164
 8000a8c:	080073c0 	.word	0x080073c0
 8000a90:	080073e8 	.word	0x080073e8
 8000a94:	08007410 	.word	0x08007410
			HAL_ADC_Start(&hadc1);
 8000a98:	487d      	ldr	r0, [pc, #500]	; (8000c90 <main+0x3d8>)
 8000a9a:	f000 ff77 	bl	800198c <HAL_ADC_Start>
			if (rising_edge >= 1 && falling_edge >= 1) {
 8000a9e:	4b7d      	ldr	r3, [pc, #500]	; (8000c94 <main+0x3dc>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d013      	beq.n	8000ace <main+0x216>
 8000aa6:	4b7c      	ldr	r3, [pc, #496]	; (8000c98 <main+0x3e0>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d00f      	beq.n	8000ace <main+0x216>
				rising_edge = 0;
 8000aae:	4b79      	ldr	r3, [pc, #484]	; (8000c94 <main+0x3dc>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 8000ab4:	4b78      	ldr	r3, [pc, #480]	; (8000c98 <main+0x3e0>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	701a      	strb	r2, [r3, #0]
				mode = 0;
 8000aba:	4b78      	ldr	r3, [pc, #480]	; (8000c9c <main+0x3e4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	701a      	strb	r2, [r3, #0]
				LCD_SendCommand(LCD_ADDR, 0b00001110);
 8000ac0:	210e      	movs	r1, #14
 8000ac2:	204e      	movs	r0, #78	; 0x4e
 8000ac4:	f000 fa8c 	bl	8000fe0 <LCD_SendCommand>
				printf("mode reset\r\n");
 8000ac8:	4875      	ldr	r0, [pc, #468]	; (8000ca0 <main+0x3e8>)
 8000aca:	f005 fac7 	bl	800605c <puts>
			}

			if (get_time > 8) {
 8000ace:	4b75      	ldr	r3, [pc, #468]	; (8000ca4 <main+0x3ec>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2b08      	cmp	r3, #8
 8000ad4:	f240 8097 	bls.w	8000c06 <main+0x34e>
				if (up > 0) {
 8000ad8:	4b73      	ldr	r3, [pc, #460]	; (8000ca8 <main+0x3f0>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d002      	beq.n	8000ae6 <main+0x22e>

					up = 0;
 8000ae0:	4b71      	ldr	r3, [pc, #452]	; (8000ca8 <main+0x3f0>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
				}
				if (down > 0) {
 8000ae6:	4b71      	ldr	r3, [pc, #452]	; (8000cac <main+0x3f4>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d002      	beq.n	8000af4 <main+0x23c>

					down = 0;
 8000aee:	4b6f      	ldr	r3, [pc, #444]	; (8000cac <main+0x3f4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
				}
				if (left > 0) {
 8000af4:	4b6e      	ldr	r3, [pc, #440]	; (8000cb0 <main+0x3f8>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d03e      	beq.n	8000b7a <main+0x2c2>
					if (cursor > 0) {
 8000afc:	4b6d      	ldr	r3, [pc, #436]	; (8000cb4 <main+0x3fc>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d037      	beq.n	8000b74 <main+0x2bc>
						cursor--;
 8000b04:	4b6b      	ldr	r3, [pc, #428]	; (8000cb4 <main+0x3fc>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	4b69      	ldr	r3, [pc, #420]	; (8000cb4 <main+0x3fc>)
 8000b0e:	701a      	strb	r2, [r3, #0]
						LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000b10:	2110      	movs	r1, #16
 8000b12:	204e      	movs	r0, #78	; 0x4e
 8000b14:	f000 fa64 	bl	8000fe0 <LCD_SendCommand>
						if (cursor == 8) {
 8000b18:	4b66      	ldr	r3, [pc, #408]	; (8000cb4 <main+0x3fc>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b08      	cmp	r3, #8
 8000b1e:	d109      	bne.n	8000b34 <main+0x27c>
							cursor--;
 8000b20:	4b64      	ldr	r3, [pc, #400]	; (8000cb4 <main+0x3fc>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	3b01      	subs	r3, #1
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	4b62      	ldr	r3, [pc, #392]	; (8000cb4 <main+0x3fc>)
 8000b2a:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000b2c:	2110      	movs	r1, #16
 8000b2e:	204e      	movs	r0, #78	; 0x4e
 8000b30:	f000 fa56 	bl	8000fe0 <LCD_SendCommand>
						}
						if (cursor == 5) {
 8000b34:	4b5f      	ldr	r3, [pc, #380]	; (8000cb4 <main+0x3fc>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b05      	cmp	r3, #5
 8000b3a:	d109      	bne.n	8000b50 <main+0x298>
							cursor--;
 8000b3c:	4b5d      	ldr	r3, [pc, #372]	; (8000cb4 <main+0x3fc>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	4b5b      	ldr	r3, [pc, #364]	; (8000cb4 <main+0x3fc>)
 8000b46:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000b48:	2110      	movs	r1, #16
 8000b4a:	204e      	movs	r0, #78	; 0x4e
 8000b4c:	f000 fa48 	bl	8000fe0 <LCD_SendCommand>
						}
						if (cursor == 2) {
 8000b50:	4b58      	ldr	r3, [pc, #352]	; (8000cb4 <main+0x3fc>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d10d      	bne.n	8000b74 <main+0x2bc>
							cursor -= 2;
 8000b58:	4b56      	ldr	r3, [pc, #344]	; (8000cb4 <main+0x3fc>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	3b02      	subs	r3, #2
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	4b54      	ldr	r3, [pc, #336]	; (8000cb4 <main+0x3fc>)
 8000b62:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000b64:	2110      	movs	r1, #16
 8000b66:	204e      	movs	r0, #78	; 0x4e
 8000b68:	f000 fa3a 	bl	8000fe0 <LCD_SendCommand>
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8000b6c:	2110      	movs	r1, #16
 8000b6e:	204e      	movs	r0, #78	; 0x4e
 8000b70:	f000 fa36 	bl	8000fe0 <LCD_SendCommand>
						}
					}
					left = 0;
 8000b74:	4b4e      	ldr	r3, [pc, #312]	; (8000cb0 <main+0x3f8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	701a      	strb	r2, [r3, #0]
				}
				if (right > 0) {
 8000b7a:	4b4f      	ldr	r3, [pc, #316]	; (8000cb8 <main+0x400>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d03e      	beq.n	8000c00 <main+0x348>

					if (cursor < 10) {
 8000b82:	4b4c      	ldr	r3, [pc, #304]	; (8000cb4 <main+0x3fc>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b09      	cmp	r3, #9
 8000b88:	d837      	bhi.n	8000bfa <main+0x342>
						cursor++;
 8000b8a:	4b4a      	ldr	r3, [pc, #296]	; (8000cb4 <main+0x3fc>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4b48      	ldr	r3, [pc, #288]	; (8000cb4 <main+0x3fc>)
 8000b94:	701a      	strb	r2, [r3, #0]
						LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000b96:	2114      	movs	r1, #20
 8000b98:	204e      	movs	r0, #78	; 0x4e
 8000b9a:	f000 fa21 	bl	8000fe0 <LCD_SendCommand>

						if (cursor == 8) {
 8000b9e:	4b45      	ldr	r3, [pc, #276]	; (8000cb4 <main+0x3fc>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b08      	cmp	r3, #8
 8000ba4:	d109      	bne.n	8000bba <main+0x302>
							cursor++;
 8000ba6:	4b43      	ldr	r3, [pc, #268]	; (8000cb4 <main+0x3fc>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	3301      	adds	r3, #1
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4b41      	ldr	r3, [pc, #260]	; (8000cb4 <main+0x3fc>)
 8000bb0:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000bb2:	2114      	movs	r1, #20
 8000bb4:	204e      	movs	r0, #78	; 0x4e
 8000bb6:	f000 fa13 	bl	8000fe0 <LCD_SendCommand>
						}
						if (cursor == 5) {
 8000bba:	4b3e      	ldr	r3, [pc, #248]	; (8000cb4 <main+0x3fc>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b05      	cmp	r3, #5
 8000bc0:	d109      	bne.n	8000bd6 <main+0x31e>
							cursor++;
 8000bc2:	4b3c      	ldr	r3, [pc, #240]	; (8000cb4 <main+0x3fc>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	b2da      	uxtb	r2, r3
 8000bca:	4b3a      	ldr	r3, [pc, #232]	; (8000cb4 <main+0x3fc>)
 8000bcc:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000bce:	2114      	movs	r1, #20
 8000bd0:	204e      	movs	r0, #78	; 0x4e
 8000bd2:	f000 fa05 	bl	8000fe0 <LCD_SendCommand>
						}
						if (cursor == 1) {
 8000bd6:	4b37      	ldr	r3, [pc, #220]	; (8000cb4 <main+0x3fc>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d10d      	bne.n	8000bfa <main+0x342>
							cursor += 2;
 8000bde:	4b35      	ldr	r3, [pc, #212]	; (8000cb4 <main+0x3fc>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	3302      	adds	r3, #2
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4b33      	ldr	r3, [pc, #204]	; (8000cb4 <main+0x3fc>)
 8000be8:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000bea:	2114      	movs	r1, #20
 8000bec:	204e      	movs	r0, #78	; 0x4e
 8000bee:	f000 f9f7 	bl	8000fe0 <LCD_SendCommand>
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8000bf2:	2114      	movs	r1, #20
 8000bf4:	204e      	movs	r0, #78	; 0x4e
 8000bf6:	f000 f9f3 	bl	8000fe0 <LCD_SendCommand>
						}

					}
					right = 0;
 8000bfa:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <main+0x400>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
				}
				get_time = 0;
 8000c00:	4b28      	ldr	r3, [pc, #160]	; (8000ca4 <main+0x3ec>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
		while (mode == 1) {
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <main+0x3e4>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	f43f af44 	beq.w	8000a98 <main+0x1e0>
			}

		}

		//AL loop
		while (mode == 2) {
 8000c10:	e013      	b.n	8000c3a <main+0x382>

			if (rising_edge >= 1 && falling_edge >= 1) {
 8000c12:	4b20      	ldr	r3, [pc, #128]	; (8000c94 <main+0x3dc>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d00f      	beq.n	8000c3a <main+0x382>
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <main+0x3e0>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d00b      	beq.n	8000c3a <main+0x382>
				rising_edge = 0;
 8000c22:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <main+0x3dc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 8000c28:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <main+0x3e0>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	701a      	strb	r2, [r3, #0]
				mode = 0;
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <main+0x3e4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	701a      	strb	r2, [r3, #0]
				printf("mode reset\r\n");
 8000c34:	481a      	ldr	r0, [pc, #104]	; (8000ca0 <main+0x3e8>)
 8000c36:	f005 fa11 	bl	800605c <puts>
		while (mode == 2) {
 8000c3a:	4b18      	ldr	r3, [pc, #96]	; (8000c9c <main+0x3e4>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b02      	cmp	r3, #2
 8000c40:	d0e7      	beq.n	8000c12 <main+0x35a>


		}

		//Song choice loop
		while (mode == 3) {
 8000c42:	e013      	b.n	8000c6c <main+0x3b4>

			if (rising_edge >= 1 && falling_edge >= 1) {
 8000c44:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <main+0x3dc>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d00f      	beq.n	8000c6c <main+0x3b4>
 8000c4c:	4b12      	ldr	r3, [pc, #72]	; (8000c98 <main+0x3e0>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d00b      	beq.n	8000c6c <main+0x3b4>
				rising_edge = 0;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <main+0x3dc>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 8000c5a:	4b0f      	ldr	r3, [pc, #60]	; (8000c98 <main+0x3e0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
				mode = 0;
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <main+0x3e4>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
				printf("mode reset\r\n");
 8000c66:	480e      	ldr	r0, [pc, #56]	; (8000ca0 <main+0x3e8>)
 8000c68:	f005 f9f8 	bl	800605c <puts>
		while (mode == 3) {
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <main+0x3e4>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2b03      	cmp	r3, #3
 8000c72:	d0e7      	beq.n	8000c44 <main+0x38c>
			}


		}

		memset(buf, 0, sizeof(buf));
 8000c74:	2250      	movs	r2, #80	; 0x50
 8000c76:	2100      	movs	r1, #0
 8000c78:	4810      	ldr	r0, [pc, #64]	; (8000cbc <main+0x404>)
 8000c7a:	f005 f961 	bl	8005f40 <memset>
		sprintf(buf, "%d\r\n", ADC_value);
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <main+0x408>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	461a      	mov	r2, r3
 8000c84:	490f      	ldr	r1, [pc, #60]	; (8000cc4 <main+0x40c>)
 8000c86:	480d      	ldr	r0, [pc, #52]	; (8000cbc <main+0x404>)
 8000c88:	f005 fa24 	bl	80060d4 <siprintf>
	while (1) {
 8000c8c:	e631      	b.n	80008f2 <main+0x3a>
 8000c8e:	bf00      	nop
 8000c90:	20000094 	.word	0x20000094
 8000c94:	20000135 	.word	0x20000135
 8000c98:	20000136 	.word	0x20000136
 8000c9c:	20000137 	.word	0x20000137
 8000ca0:	08007438 	.word	0x08007438
 8000ca4:	20000130 	.word	0x20000130
 8000ca8:	2000014c 	.word	0x2000014c
 8000cac:	2000014d 	.word	0x2000014d
 8000cb0:	2000014e 	.word	0x2000014e
 8000cb4:	20000144 	.word	0x20000144
 8000cb8:	2000014f 	.word	0x2000014f
 8000cbc:	20000190 	.word	0x20000190
 8000cc0:	20000148 	.word	0x20000148
 8000cc4:	08007444 	.word	0x08007444

08000cc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b094      	sub	sp, #80	; 0x50
 8000ccc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cce:	f107 0320 	add.w	r3, r7, #32
 8000cd2:	2230      	movs	r2, #48	; 0x30
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f005 f932 	bl	8005f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cdc:	f107 030c 	add.w	r3, r7, #12
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
 8000ce8:	60da      	str	r2, [r3, #12]
 8000cea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	; (8000da4 <SystemClock_Config+0xdc>)
 8000cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf4:	4a2b      	ldr	r2, [pc, #172]	; (8000da4 <SystemClock_Config+0xdc>)
 8000cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cfa:	6413      	str	r3, [r2, #64]	; 0x40
 8000cfc:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <SystemClock_Config+0xdc>)
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d08:	2300      	movs	r3, #0
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	4b26      	ldr	r3, [pc, #152]	; (8000da8 <SystemClock_Config+0xe0>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a25      	ldr	r2, [pc, #148]	; (8000da8 <SystemClock_Config+0xe0>)
 8000d12:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d16:	6013      	str	r3, [r2, #0]
 8000d18:	4b23      	ldr	r3, [pc, #140]	; (8000da8 <SystemClock_Config+0xe0>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d20:	607b      	str	r3, [r7, #4]
 8000d22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000d24:	2306      	movs	r3, #6
 8000d26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d30:	2310      	movs	r3, #16
 8000d32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d34:	2302      	movs	r3, #2
 8000d36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d3c:	2308      	movs	r3, #8
 8000d3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000d40:	23b4      	movs	r3, #180	; 0xb4
 8000d42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d44:	2302      	movs	r3, #2
 8000d46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d48:	2304      	movs	r3, #4
 8000d4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d4c:	f107 0320 	add.w	r3, r7, #32
 8000d50:	4618      	mov	r0, r3
 8000d52:	f002 fb1f 	bl	8003394 <HAL_RCC_OscConfig>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000d5c:	f000 fa80 	bl	8001260 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000d60:	f002 fac8 	bl	80032f4 <HAL_PWREx_EnableOverDrive>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000d6a:	f000 fa79 	bl	8001260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d6e:	230f      	movs	r3, #15
 8000d70:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d72:	2302      	movs	r3, #2
 8000d74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d7a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d84:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d86:	f107 030c 	add.w	r3, r7, #12
 8000d8a:	2105      	movs	r1, #5
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f002 fd79 	bl	8003884 <HAL_RCC_ClockConfig>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000d98:	f000 fa62 	bl	8001260 <Error_Handler>
  }
}
 8000d9c:	bf00      	nop
 8000d9e:	3750      	adds	r7, #80	; 0x50
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40007000 	.word	0x40007000

08000dac <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	2027      	movs	r0, #39	; 0x27
 8000db6:	f001 fa04 	bl	80021c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000dba:	2027      	movs	r0, #39	; 0x27
 8000dbc:	f001 fa1d 	bl	80021fa <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	2028      	movs	r0, #40	; 0x28
 8000dc6:	f001 f9fc 	bl	80021c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000dca:	2028      	movs	r0, #40	; 0x28
 8000dcc:	f001 fa15 	bl	80021fa <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	201d      	movs	r0, #29
 8000dd6:	f001 f9f4 	bl	80021c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000dda:	201d      	movs	r0, #29
 8000ddc:	f001 fa0d 	bl	80021fa <HAL_NVIC_EnableIRQ>
}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <button_status>:

/* USER CODE BEGIN 4 */
ADC_StatusTypeDef button_status(uint32_t value) {
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]

	if (value < 100)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b63      	cmp	r3, #99	; 0x63
 8000df0:	d801      	bhi.n	8000df6 <button_status+0x12>
		return UP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	e02a      	b.n	8000e4c <button_status+0x68>
	if (800 < value && value < 900)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000dfc:	d905      	bls.n	8000e0a <button_status+0x26>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8000e04:	d201      	bcs.n	8000e0a <button_status+0x26>
		return DOWN;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e020      	b.n	8000e4c <button_status+0x68>
	if (1800 < value && value < 2000)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000e10:	d905      	bls.n	8000e1e <button_status+0x3a>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000e18:	d201      	bcs.n	8000e1e <button_status+0x3a>
		return LEFT;
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	e016      	b.n	8000e4c <button_status+0x68>
	if (2800 < value && value < 3000)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8000e24:	d906      	bls.n	8000e34 <button_status+0x50>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d801      	bhi.n	8000e34 <button_status+0x50>
		return RIGHT;
 8000e30:	2305      	movs	r3, #5
 8000e32:	e00b      	b.n	8000e4c <button_status+0x68>
	if (4000 < value && value < 5000)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000e3a:	d906      	bls.n	8000e4a <button_status+0x66>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f241 3287 	movw	r2, #4999	; 0x1387
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d801      	bhi.n	8000e4a <button_status+0x66>
		return SELECT;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e000      	b.n	8000e4c <button_status+0x68>

	return NONE;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <I2C_Scan>:

void I2C_Scan() {
 8000e58:	b5b0      	push	{r4, r5, r7, lr}
 8000e5a:	b096      	sub	sp, #88	; 0x58
 8000e5c:	af00      	add	r7, sp, #0
	char info[] = "Scanning I2C bus...\r\n";
 8000e5e:	4b2e      	ldr	r3, [pc, #184]	; (8000f18 <I2C_Scan+0xc0>)
 8000e60:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8000e64:	461d      	mov	r5, r3
 8000e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e6a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000e6e:	6020      	str	r0, [r4, #0]
 8000e70:	3404      	adds	r4, #4
 8000e72:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*) info, strlen(info), HAL_MAX_DELAY);
 8000e74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff f9b9 	bl	80001f0 <strlen>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8a:	4824      	ldr	r0, [pc, #144]	; (8000f1c <I2C_Scan+0xc4>)
 8000e8c:	f004 f867 	bl	8004f5e <HAL_UART_Transmit>


	for (uint16_t i = 0; i < 128; i++) {
 8000e90:	2300      	movs	r3, #0
 8000e92:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000e96:	e030      	b.n	8000efa <I2C_Scan+0xa2>
		res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 8000e98:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	b299      	uxth	r1, r3
 8000ea0:	230a      	movs	r3, #10
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	481e      	ldr	r0, [pc, #120]	; (8000f20 <I2C_Scan+0xc8>)
 8000ea6:	f001 fe73 	bl	8002b90 <HAL_I2C_IsDeviceReady>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b1d      	ldr	r3, [pc, #116]	; (8000f24 <I2C_Scan+0xcc>)
 8000eb0:	701a      	strb	r2, [r3, #0]
		if (res == HAL_OK) {
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	; (8000f24 <I2C_Scan+0xcc>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d113      	bne.n	8000ee2 <I2C_Scan+0x8a>
			char msg[64];
			snprintf(msg, sizeof(msg), "0x%02X", i);
 8000eba:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000ebe:	4638      	mov	r0, r7
 8000ec0:	4a19      	ldr	r2, [pc, #100]	; (8000f28 <I2C_Scan+0xd0>)
 8000ec2:	2140      	movs	r1, #64	; 0x40
 8000ec4:	f005 f8d2 	bl	800606c <sniprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg),
 8000ec8:	463b      	mov	r3, r7
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff f990 	bl	80001f0 <strlen>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	4639      	mov	r1, r7
 8000ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eda:	4810      	ldr	r0, [pc, #64]	; (8000f1c <I2C_Scan+0xc4>)
 8000edc:	f004 f83f 	bl	8004f5e <HAL_UART_Transmit>
 8000ee0:	e006      	b.n	8000ef0 <I2C_Scan+0x98>
			HAL_MAX_DELAY);
		} else {
			HAL_UART_Transmit(&huart3, (uint8_t*) ".", 1, HAL_MAX_DELAY);
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	4910      	ldr	r1, [pc, #64]	; (8000f2c <I2C_Scan+0xd4>)
 8000eea:	480c      	ldr	r0, [pc, #48]	; (8000f1c <I2C_Scan+0xc4>)
 8000eec:	f004 f837 	bl	8004f5e <HAL_UART_Transmit>
	for (uint16_t i = 0; i < 128; i++) {
 8000ef0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000efa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000efe:	2b7f      	cmp	r3, #127	; 0x7f
 8000f00:	d9ca      	bls.n	8000e98 <I2C_Scan+0x40>
		}
	}

	HAL_UART_Transmit(&huart3, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 8000f02:	f04f 33ff 	mov.w	r3, #4294967295
 8000f06:	2202      	movs	r2, #2
 8000f08:	4909      	ldr	r1, [pc, #36]	; (8000f30 <I2C_Scan+0xd8>)
 8000f0a:	4804      	ldr	r0, [pc, #16]	; (8000f1c <I2C_Scan+0xc4>)
 8000f0c:	f004 f827 	bl	8004f5e <HAL_UART_Transmit>
}
 8000f10:	bf00      	nop
 8000f12:	3758      	adds	r7, #88	; 0x58
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bdb0      	pop	{r4, r5, r7, pc}
 8000f18:	0800745c 	.word	0x0800745c
 8000f1c:	2000024c 	.word	0x2000024c
 8000f20:	200000dc 	.word	0x200000dc
 8000f24:	20000134 	.word	0x20000134
 8000f28:	0800744c 	.word	0x0800744c
 8000f2c:	08007454 	.word	0x08007454
 8000f30:	08007458 	.word	0x08007458

08000f34 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	71bb      	strb	r3, [r7, #6]
 8000f42:	4613      	mov	r3, r2
 8000f44:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	b299      	uxth	r1, r3
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4822      	ldr	r0, [pc, #136]	; (8000fdc <LCD_SendInternal+0xa8>)
 8000f52:	f001 fe1d 	bl	8002b90 <HAL_I2C_IsDeviceReady>
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 8000f5a:	7bfb      	ldrb	r3, [r7, #15]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d000      	beq.n	8000f62 <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000f60:	e7f1      	b.n	8000f46 <LCD_SendInternal+0x12>
			break;
 8000f62:	bf00      	nop
	}

	uint8_t up = data & 0xF0;
 8000f64:	79bb      	ldrb	r3, [r7, #6]
 8000f66:	f023 030f 	bic.w	r3, r3, #15
 8000f6a:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 8000f6c:	79bb      	ldrb	r3, [r7, #6]
 8000f6e:	011b      	lsls	r3, r3, #4
 8000f70:	737b      	strb	r3, [r7, #13]

	uint8_t data_arr[4];
	data_arr[0] = up | flags | BACKLIGHT | PIN_EN;
 8000f72:	7bba      	ldrb	r2, [r7, #14]
 8000f74:	797b      	ldrb	r3, [r7, #5]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f043 030c 	orr.w	r3, r3, #12
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | BACKLIGHT;
 8000f82:	7bba      	ldrb	r2, [r7, #14]
 8000f84:	797b      	ldrb	r3, [r7, #5]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	f043 0308 	orr.w	r3, r3, #8
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | BACKLIGHT | PIN_EN;
 8000f92:	7b7a      	ldrb	r2, [r7, #13]
 8000f94:	797b      	ldrb	r3, [r7, #5]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	f043 030c 	orr.w	r3, r3, #12
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | BACKLIGHT;
 8000fa2:	7b7a      	ldrb	r2, [r7, #13]
 8000fa4:	797b      	ldrb	r3, [r7, #5]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	f043 0308 	orr.w	r3, r3, #8
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	72fb      	strb	r3, [r7, #11]

	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	b299      	uxth	r1, r3
 8000fb6:	f107 0208 	add.w	r2, r7, #8
 8000fba:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	4806      	ldr	r0, [pc, #24]	; (8000fdc <LCD_SendInternal+0xa8>)
 8000fc4:	f001 fce6 	bl	8002994 <HAL_I2C_Master_Transmit>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8000fcc:	2005      	movs	r0, #5
 8000fce:	f000 fc75 	bl	80018bc <HAL_Delay>
	return res;
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	200000dc 	.word	0x200000dc

08000fe0 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	460a      	mov	r2, r1
 8000fea:	71fb      	strb	r3, [r7, #7]
 8000fec:	4613      	mov	r3, r2
 8000fee:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, cmd, 0);
 8000ff0:	79b9      	ldrb	r1, [r7, #6]
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff9c 	bl	8000f34 <LCD_SendInternal>
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	460a      	mov	r2, r1
 800100e:	71fb      	strb	r3, [r7, #7]
 8001010:	4613      	mov	r3, r2
 8001012:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, data, PIN_RS);
 8001014:	79b9      	ldrb	r1, [r7, #6]
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	2201      	movs	r2, #1
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ff8a 	bl	8000f34 <LCD_SendInternal>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0b00110000);
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2130      	movs	r1, #48	; 0x30
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff ffd2 	bl	8000fe0 <LCD_SendCommand>
	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0b00000010);
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	2102      	movs	r1, #2
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ffcd 	bl	8000fe0 <LCD_SendCommand>
	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, 0b00001100);
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	210c      	movs	r1, #12
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ffc8 	bl	8000fe0 <LCD_SendCommand>
	// clear display (optional here)
	LCD_SendCommand(lcd_addr, 0b00000001);
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2101      	movs	r1, #1
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ffc3 	bl	8000fe0 <LCD_SendCommand>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	4603      	mov	r3, r0
 800106a:	6039      	str	r1, [r7, #0]
 800106c:	71fb      	strb	r3, [r7, #7]
	while (*str) {
 800106e:	e009      	b.n	8001084 <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	781a      	ldrb	r2, [r3, #0]
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff ffc3 	bl	8001004 <LCD_SendData>
		str++;
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d1f1      	bne.n	8001070 <LCD_SendString+0xe>
	}
}
 800108c:	bf00      	nop
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <init>:

void init() {
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	I2C_Scan();
 800109c:	f7ff fedc 	bl	8000e58 <I2C_Scan>
	LCD_Init(LCD_ADDR);
 80010a0:	204e      	movs	r0, #78	; 0x4e
 80010a2:	f7ff ffc1 	bl	8001028 <LCD_Init>

	// set address to 0x00
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 80010a6:	2180      	movs	r1, #128	; 0x80
 80010a8:	204e      	movs	r0, #78	; 0x4e
 80010aa:	f7ff ff99 	bl	8000fe0 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, " Using 1602 LCD");
 80010ae:	4907      	ldr	r1, [pc, #28]	; (80010cc <init+0x34>)
 80010b0:	204e      	movs	r0, #78	; 0x4e
 80010b2:	f7ff ffd6 	bl	8001062 <LCD_SendString>

	// set address to 0x40
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80010b6:	21c0      	movs	r1, #192	; 0xc0
 80010b8:	204e      	movs	r0, #78	; 0x4e
 80010ba:	f7ff ff91 	bl	8000fe0 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "  over I2C bus");
 80010be:	4904      	ldr	r1, [pc, #16]	; (80010d0 <init+0x38>)
 80010c0:	204e      	movs	r0, #78	; 0x4e
 80010c2:	f7ff ffce 	bl	8001062 <LCD_SendString>
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	08007474 	.word	0x08007474
 80010d0:	08007484 	.word	0x08007484

080010d4 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	80fb      	strh	r3, [r7, #6]

	// rising edge
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1) {
 80010de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e2:	4817      	ldr	r0, [pc, #92]	; (8001140 <HAL_GPIO_EXTI_Callback+0x6c>)
 80010e4:	f001 fae2 	bl	80026ac <HAL_GPIO_ReadPin>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d110      	bne.n	8001110 <HAL_GPIO_EXTI_Callback+0x3c>
		rising_edge++;
 80010ee:	4b15      	ldr	r3, [pc, #84]	; (8001144 <HAL_GPIO_EXTI_Callback+0x70>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	3301      	adds	r3, #1
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4b13      	ldr	r3, [pc, #76]	; (8001144 <HAL_GPIO_EXTI_Callback+0x70>)
 80010f8:	701a      	strb	r2, [r3, #0]

		printf("rising edge : %d\r\n", rising_edge);
 80010fa:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_GPIO_EXTI_Callback+0x70>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4619      	mov	r1, r3
 8001100:	4811      	ldr	r0, [pc, #68]	; (8001148 <HAL_GPIO_EXTI_Callback+0x74>)
 8001102:	f004 ff25 	bl	8005f50 <iprintf>
		start_tick = HAL_GetTick();
 8001106:	f000 fbcd 	bl	80018a4 <HAL_GetTick>
 800110a:	4603      	mov	r3, r0
 800110c:	4a0f      	ldr	r2, [pc, #60]	; (800114c <HAL_GPIO_EXTI_Callback+0x78>)
 800110e:	6013      	str	r3, [r2, #0]
	}

	// falling edge
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 8001110:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001114:	480a      	ldr	r0, [pc, #40]	; (8001140 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001116:	f001 fac9 	bl	80026ac <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d10b      	bne.n	8001138 <HAL_GPIO_EXTI_Callback+0x64>
		falling_edge++;
 8001120:	4b0b      	ldr	r3, [pc, #44]	; (8001150 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b09      	ldr	r3, [pc, #36]	; (8001150 <HAL_GPIO_EXTI_Callback+0x7c>)
 800112a:	701a      	strb	r2, [r3, #0]
		printf("falling edge : %d\r\n", falling_edge);
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <HAL_GPIO_EXTI_Callback+0x7c>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	4619      	mov	r1, r3
 8001132:	4808      	ldr	r0, [pc, #32]	; (8001154 <HAL_GPIO_EXTI_Callback+0x80>)
 8001134:	f004 ff0c 	bl	8005f50 <iprintf>
	}

}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40020800 	.word	0x40020800
 8001144:	20000135 	.word	0x20000135
 8001148:	08007494 	.word	0x08007494
 800114c:	20000138 	.word	0x20000138
 8001150:	20000136 	.word	0x20000136
 8001154:	080074a8 	.word	0x080074a8

08001158 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM3) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a32      	ldr	r2, [pc, #200]	; (8001230 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d15d      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0xce>

//		HAL_ADC_PollForConversion(&hadc1, 10);
		ADC_value = HAL_ADC_GetValue(&hadc1);
 800116a:	4832      	ldr	r0, [pc, #200]	; (8001234 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800116c:	f000 fd13 	bl	8001b96 <HAL_ADC_GetValue>
 8001170:	4603      	mov	r3, r0
 8001172:	4a31      	ldr	r2, [pc, #196]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001174:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8001176:	482f      	ldr	r0, [pc, #188]	; (8001234 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001178:	f000 fcda 	bl	8001b30 <HAL_ADC_Stop>

		if (button_status(ADC_value) == UP) {
 800117c:	4b2e      	ldr	r3, [pc, #184]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fe2f 	bl	8000de4 <button_status>
 8001186:	4603      	mov	r3, r0
 8001188:	2b02      	cmp	r3, #2
 800118a:	d10b      	bne.n	80011a4 <HAL_TIM_PeriodElapsedCallback+0x4c>
			up++;
 800118c:	4b2b      	ldr	r3, [pc, #172]	; (800123c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	3301      	adds	r3, #1
 8001192:	b2da      	uxtb	r2, r3
 8001194:	4b29      	ldr	r3, [pc, #164]	; (800123c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001196:	701a      	strb	r2, [r3, #0]
			printf("UP : %d\r\n", up);
 8001198:	4b28      	ldr	r3, [pc, #160]	; (800123c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	4619      	mov	r1, r3
 800119e:	4828      	ldr	r0, [pc, #160]	; (8001240 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80011a0:	f004 fed6 	bl	8005f50 <iprintf>
		}
		if (button_status(ADC_value) == DOWN) {
 80011a4:	4b24      	ldr	r3, [pc, #144]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fe1b 	bl	8000de4 <button_status>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b03      	cmp	r3, #3
 80011b2:	d10b      	bne.n	80011cc <HAL_TIM_PeriodElapsedCallback+0x74>
			down++;
 80011b4:	4b23      	ldr	r3, [pc, #140]	; (8001244 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	3301      	adds	r3, #1
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	4b21      	ldr	r3, [pc, #132]	; (8001244 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80011be:	701a      	strb	r2, [r3, #0]
			printf("DOWN : %d\r\n", down);
 80011c0:	4b20      	ldr	r3, [pc, #128]	; (8001244 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	4820      	ldr	r0, [pc, #128]	; (8001248 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80011c8:	f004 fec2 	bl	8005f50 <iprintf>
		}
		if (button_status(ADC_value) == LEFT) {
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe07 	bl	8000de4 <button_status>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b04      	cmp	r3, #4
 80011da:	d10b      	bne.n	80011f4 <HAL_TIM_PeriodElapsedCallback+0x9c>
			left++;
 80011dc:	4b1b      	ldr	r3, [pc, #108]	; (800124c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	3301      	adds	r3, #1
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b19      	ldr	r3, [pc, #100]	; (800124c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80011e6:	701a      	strb	r2, [r3, #0]
			printf("LEFT : %d\r\n", left);
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	4818      	ldr	r0, [pc, #96]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80011f0:	f004 feae 	bl	8005f50 <iprintf>
		}
		if (button_status(ADC_value) == RIGHT) {
 80011f4:	4b10      	ldr	r3, [pc, #64]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff fdf3 	bl	8000de4 <button_status>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b05      	cmp	r3, #5
 8001202:	d10b      	bne.n	800121c <HAL_TIM_PeriodElapsedCallback+0xc4>
			right++;
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	3301      	adds	r3, #1
 800120a:	b2da      	uxtb	r2, r3
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800120e:	701a      	strb	r2, [r3, #0]
			printf("RIGHT : %d\r\n", right);
 8001210:	4b10      	ldr	r3, [pc, #64]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	4619      	mov	r1, r3
 8001216:	4810      	ldr	r0, [pc, #64]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001218:	f004 fe9a 	bl	8005f50 <iprintf>
		}

		get_time++;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x104>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	3301      	adds	r3, #1
 8001222:	4a0e      	ldr	r2, [pc, #56]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001224:	6013      	str	r3, [r2, #0]
	}
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40000400 	.word	0x40000400
 8001234:	20000094 	.word	0x20000094
 8001238:	20000148 	.word	0x20000148
 800123c:	2000014c 	.word	0x2000014c
 8001240:	080074bc 	.word	0x080074bc
 8001244:	2000014d 	.word	0x2000014d
 8001248:	080074c8 	.word	0x080074c8
 800124c:	2000014e 	.word	0x2000014e
 8001250:	080074d4 	.word	0x080074d4
 8001254:	2000014f 	.word	0x2000014f
 8001258:	080074e0 	.word	0x080074e0
 800125c:	20000130 	.word	0x20000130

08001260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001264:	b672      	cpsid	i
}
 8001266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001268:	e7fe      	b.n	8001268 <Error_Handler+0x8>
	...

0800126c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001280:	2300      	movs	r3, #0
 8001282:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001284:	4b25      	ldr	r3, [pc, #148]	; (800131c <MX_RTC_Init+0xb0>)
 8001286:	4a26      	ldr	r2, [pc, #152]	; (8001320 <MX_RTC_Init+0xb4>)
 8001288:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800128a:	4b24      	ldr	r3, [pc, #144]	; (800131c <MX_RTC_Init+0xb0>)
 800128c:	2240      	movs	r2, #64	; 0x40
 800128e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001290:	4b22      	ldr	r3, [pc, #136]	; (800131c <MX_RTC_Init+0xb0>)
 8001292:	227f      	movs	r2, #127	; 0x7f
 8001294:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001296:	4b21      	ldr	r3, [pc, #132]	; (800131c <MX_RTC_Init+0xb0>)
 8001298:	22ff      	movs	r2, #255	; 0xff
 800129a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800129c:	4b1f      	ldr	r3, [pc, #124]	; (800131c <MX_RTC_Init+0xb0>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80012a2:	4b1e      	ldr	r3, [pc, #120]	; (800131c <MX_RTC_Init+0xb0>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012a8:	4b1c      	ldr	r3, [pc, #112]	; (800131c <MX_RTC_Init+0xb0>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012ae:	481b      	ldr	r0, [pc, #108]	; (800131c <MX_RTC_Init+0xb0>)
 80012b0:	f002 fe88 	bl	8003fc4 <HAL_RTC_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80012ba:	f7ff ffd1 	bl	8001260 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 80012be:	2301      	movs	r3, #1
 80012c0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	71bb      	strb	r3, [r7, #6]
  sTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80012ca:	2301      	movs	r3, #1
 80012cc:	71fb      	strb	r3, [r7, #7]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2201      	movs	r2, #1
 80012da:	4619      	mov	r1, r3
 80012dc:	480f      	ldr	r0, [pc, #60]	; (800131c <MX_RTC_Init+0xb0>)
 80012de:	f002 fee7 	bl	80040b0 <HAL_RTC_SetTime>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_RTC_Init+0x80>
  {
    Error_Handler();
 80012e8:	f7ff ffba 	bl	8001260 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80012ec:	2301      	movs	r3, #1
 80012ee:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80012f0:	2301      	movs	r3, #1
 80012f2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80012f4:	2301      	movs	r3, #1
 80012f6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012fc:	463b      	mov	r3, r7
 80012fe:	2201      	movs	r2, #1
 8001300:	4619      	mov	r1, r3
 8001302:	4806      	ldr	r0, [pc, #24]	; (800131c <MX_RTC_Init+0xb0>)
 8001304:	f002 ffcc 	bl	80042a0 <HAL_RTC_SetDate>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 800130e:	f7ff ffa7 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200001e0 	.word	0x200001e0
 8001320:	40002800 	.word	0x40002800

08001324 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08e      	sub	sp, #56	; 0x38
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800132c:	f107 0308 	add.w	r3, r7, #8
 8001330:	2230      	movs	r2, #48	; 0x30
 8001332:	2100      	movs	r1, #0
 8001334:	4618      	mov	r0, r3
 8001336:	f004 fe03 	bl	8005f40 <memset>
  if(rtcHandle->Instance==RTC)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a0c      	ldr	r2, [pc, #48]	; (8001370 <HAL_RTC_MspInit+0x4c>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d111      	bne.n	8001368 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001344:	2320      	movs	r3, #32
 8001346:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001348:	f44f 7380 	mov.w	r3, #256	; 0x100
 800134c:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800134e:	f107 0308 	add.w	r3, r7, #8
 8001352:	4618      	mov	r0, r3
 8001354:	f002 fc76 	bl	8003c44 <HAL_RCCEx_PeriphCLKConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800135e:	f7ff ff7f 	bl	8001260 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001362:	4b04      	ldr	r3, [pc, #16]	; (8001374 <HAL_RTC_MspInit+0x50>)
 8001364:	2201      	movs	r2, #1
 8001366:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001368:	bf00      	nop
 800136a:	3738      	adds	r7, #56	; 0x38
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40002800 	.word	0x40002800
 8001374:	42470e3c 	.word	0x42470e3c

08001378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <HAL_MspInit+0x4c>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	4a0f      	ldr	r2, [pc, #60]	; (80013c4 <HAL_MspInit+0x4c>)
 8001388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800138c:	6453      	str	r3, [r2, #68]	; 0x44
 800138e:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <HAL_MspInit+0x4c>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <HAL_MspInit+0x4c>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <HAL_MspInit+0x4c>)
 80013a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a8:	6413      	str	r3, [r2, #64]	; 0x40
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_MspInit+0x4c>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	bf00      	nop
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800

080013c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <NMI_Handler+0x4>

080013ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <HardFault_Handler+0x4>

080013d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <MemManage_Handler+0x4>

080013da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013de:	e7fe      	b.n	80013de <BusFault_Handler+0x4>

080013e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <UsageFault_Handler+0x4>

080013e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001414:	f000 fa32 	bl	800187c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001420:	4802      	ldr	r0, [pc, #8]	; (800142c <TIM3_IRQHandler+0x10>)
 8001422:	f003 f98d 	bl	8004740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000204 	.word	0x20000204

08001430 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001434:	4802      	ldr	r0, [pc, #8]	; (8001440 <USART3_IRQHandler+0x10>)
 8001436:	f003 fe25 	bl	8005084 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000024c 	.word	0x2000024c

08001444 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001448:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800144c:	f001 f946 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	bd80      	pop	{r7, pc}

08001454 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	e00a      	b.n	800147c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001466:	f3af 8000 	nop.w
 800146a:	4601      	mov	r1, r0
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	60ba      	str	r2, [r7, #8]
 8001472:	b2ca      	uxtb	r2, r1
 8001474:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	429a      	cmp	r2, r3
 8001482:	dbf0      	blt.n	8001466 <_read+0x12>
	}

return len;
 8001484:	687b      	ldr	r3, [r7, #4]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b086      	sub	sp, #24
 8001492:	af00      	add	r7, sp, #0
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	e009      	b.n	80014b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	60ba      	str	r2, [r7, #8]
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff f9f3 	bl	8000894 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	3301      	adds	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dbf1      	blt.n	80014a0 <_write+0x12>
	}
	return len;
 80014bc:	687b      	ldr	r3, [r7, #4]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3718      	adds	r7, #24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}

080014c6 <_close>:

int _close(int file)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
	return -1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ee:	605a      	str	r2, [r3, #4]
	return 0;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <_isatty>:

int _isatty(int file)
{
 80014fe:	b480      	push	{r7}
 8001500:	b083      	sub	sp, #12
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
	return 1;
 8001506:	2301      	movs	r3, #1
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
	return 0;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
	...

08001530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001538:	4a14      	ldr	r2, [pc, #80]	; (800158c <_sbrk+0x5c>)
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <_sbrk+0x60>)
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001544:	4b13      	ldr	r3, [pc, #76]	; (8001594 <_sbrk+0x64>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <_sbrk+0x64>)
 800154e:	4a12      	ldr	r2, [pc, #72]	; (8001598 <_sbrk+0x68>)
 8001550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <_sbrk+0x64>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	429a      	cmp	r2, r3
 800155e:	d207      	bcs.n	8001570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001560:	f004 fcc4 	bl	8005eec <__errno>
 8001564:	4603      	mov	r3, r0
 8001566:	220c      	movs	r2, #12
 8001568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800156a:	f04f 33ff 	mov.w	r3, #4294967295
 800156e:	e009      	b.n	8001584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <_sbrk+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	4a05      	ldr	r2, [pc, #20]	; (8001594 <_sbrk+0x64>)
 8001580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20030000 	.word	0x20030000
 8001590:	00000400 	.word	0x00000400
 8001594:	20000200 	.word	0x20000200
 8001598:	200002a8 	.word	0x200002a8

0800159c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <SystemInit+0x20>)
 80015a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <SystemInit+0x20>)
 80015a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c6:	f107 0308 	add.w	r3, r7, #8
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d4:	463b      	mov	r3, r7
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015dc:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <MX_TIM3_Init+0x94>)
 80015de:	4a1e      	ldr	r2, [pc, #120]	; (8001658 <MX_TIM3_Init+0x98>)
 80015e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 80015e2:	4b1c      	ldr	r3, [pc, #112]	; (8001654 <MX_TIM3_Init+0x94>)
 80015e4:	f242 7210 	movw	r2, #10000	; 0x2710
 80015e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ea:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <MX_TIM3_Init+0x94>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 900;
 80015f0:	4b18      	ldr	r3, [pc, #96]	; (8001654 <MX_TIM3_Init+0x94>)
 80015f2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80015f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b16      	ldr	r3, [pc, #88]	; (8001654 <MX_TIM3_Init+0x94>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fe:	4b15      	ldr	r3, [pc, #84]	; (8001654 <MX_TIM3_Init+0x94>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001604:	4813      	ldr	r0, [pc, #76]	; (8001654 <MX_TIM3_Init+0x94>)
 8001606:	f002 ffdb 	bl	80045c0 <HAL_TIM_Base_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001610:	f7ff fe26 	bl	8001260 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001614:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001618:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	4619      	mov	r1, r3
 8001620:	480c      	ldr	r0, [pc, #48]	; (8001654 <MX_TIM3_Init+0x94>)
 8001622:	f003 f995 	bl	8004950 <HAL_TIM_ConfigClockSource>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800162c:	f7ff fe18 	bl	8001260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001630:	2320      	movs	r3, #32
 8001632:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001638:	463b      	mov	r3, r7
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_TIM3_Init+0x94>)
 800163e:	f003 fbb1 	bl	8004da4 <HAL_TIMEx_MasterConfigSynchronization>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001648:	f7ff fe0a 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000204 	.word	0x20000204
 8001658:	40000400 	.word	0x40000400

0800165c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0b      	ldr	r2, [pc, #44]	; (8001698 <HAL_TIM_Base_MspInit+0x3c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d10d      	bne.n	800168a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	4b0a      	ldr	r3, [pc, #40]	; (800169c <HAL_TIM_Base_MspInit+0x40>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	4a09      	ldr	r2, [pc, #36]	; (800169c <HAL_TIM_Base_MspInit+0x40>)
 8001678:	f043 0302 	orr.w	r3, r3, #2
 800167c:	6413      	str	r3, [r2, #64]	; 0x40
 800167e:	4b07      	ldr	r3, [pc, #28]	; (800169c <HAL_TIM_Base_MspInit+0x40>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800168a:	bf00      	nop
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40000400 	.word	0x40000400
 800169c:	40023800 	.word	0x40023800

080016a0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <MX_USART3_UART_Init+0x50>)
 80016a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80016be:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80016c4:	4b09      	ldr	r3, [pc, #36]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016c6:	220c      	movs	r2, #12
 80016c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016d6:	4805      	ldr	r0, [pc, #20]	; (80016ec <MX_USART3_UART_Init+0x4c>)
 80016d8:	f003 fbf4 	bl	8004ec4 <HAL_UART_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80016e2:	f7ff fdbd 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	2000024c 	.word	0x2000024c
 80016f0:	40004800 	.word	0x40004800

080016f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	; 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a19      	ldr	r2, [pc, #100]	; (8001778 <HAL_UART_MspInit+0x84>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d12c      	bne.n	8001770 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	4b18      	ldr	r3, [pc, #96]	; (800177c <HAL_UART_MspInit+0x88>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	4a17      	ldr	r2, [pc, #92]	; (800177c <HAL_UART_MspInit+0x88>)
 8001720:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001724:	6413      	str	r3, [r2, #64]	; 0x40
 8001726:	4b15      	ldr	r3, [pc, #84]	; (800177c <HAL_UART_MspInit+0x88>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_UART_MspInit+0x88>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a10      	ldr	r2, [pc, #64]	; (800177c <HAL_UART_MspInit+0x88>)
 800173c:	f043 0308 	orr.w	r3, r3, #8
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b0e      	ldr	r3, [pc, #56]	; (800177c <HAL_UART_MspInit+0x88>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0308 	and.w	r3, r3, #8
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800174e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001754:	2302      	movs	r3, #2
 8001756:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001760:	2307      	movs	r3, #7
 8001762:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	4619      	mov	r1, r3
 800176a:	4805      	ldr	r0, [pc, #20]	; (8001780 <HAL_UART_MspInit+0x8c>)
 800176c:	f000 fdf2 	bl	8002354 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001770:	bf00      	nop
 8001772:	3728      	adds	r7, #40	; 0x28
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40004800 	.word	0x40004800
 800177c:	40023800 	.word	0x40023800
 8001780:	40020c00 	.word	0x40020c00

08001784 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017bc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001788:	480d      	ldr	r0, [pc, #52]	; (80017c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800178a:	490e      	ldr	r1, [pc, #56]	; (80017c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800178c:	4a0e      	ldr	r2, [pc, #56]	; (80017c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001790:	e002      	b.n	8001798 <LoopCopyDataInit>

08001792 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001792:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001794:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001796:	3304      	adds	r3, #4

08001798 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001798:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800179c:	d3f9      	bcc.n	8001792 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179e:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017a0:	4c0b      	ldr	r4, [pc, #44]	; (80017d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a4:	e001      	b.n	80017aa <LoopFillZerobss>

080017a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a8:	3204      	adds	r2, #4

080017aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017ac:	d3fb      	bcc.n	80017a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017ae:	f7ff fef5 	bl	800159c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017b2:	f004 fba1 	bl	8005ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017b6:	f7ff f87f 	bl	80008b8 <main>
  bx  lr    
 80017ba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80017bc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80017c8:	080075b0 	.word	0x080075b0
  ldr r2, =_sbss
 80017cc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80017d0:	200002a4 	.word	0x200002a4

080017d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d4:	e7fe      	b.n	80017d4 <ADC_IRQHandler>
	...

080017d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017dc:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0d      	ldr	r2, [pc, #52]	; (8001818 <HAL_Init+0x40>)
 80017e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e8:	4b0b      	ldr	r3, [pc, #44]	; (8001818 <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <HAL_Init+0x40>)
 80017ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <HAL_Init+0x40>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a07      	ldr	r2, [pc, #28]	; (8001818 <HAL_Init+0x40>)
 80017fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001800:	2003      	movs	r0, #3
 8001802:	f000 fcd3 	bl	80021ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001806:	200f      	movs	r0, #15
 8001808:	f000 f808 	bl	800181c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800180c:	f7ff fdb4 	bl	8001378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40023c00 	.word	0x40023c00

0800181c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <HAL_InitTick+0x54>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <HAL_InitTick+0x58>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001832:	fbb3 f3f1 	udiv	r3, r3, r1
 8001836:	fbb2 f3f3 	udiv	r3, r2, r3
 800183a:	4618      	mov	r0, r3
 800183c:	f000 fceb 	bl	8002216 <HAL_SYSTICK_Config>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e00e      	b.n	8001868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b0f      	cmp	r3, #15
 800184e:	d80a      	bhi.n	8001866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001850:	2200      	movs	r2, #0
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	f04f 30ff 	mov.w	r0, #4294967295
 8001858:	f000 fcb3 	bl	80021c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800185c:	4a06      	ldr	r2, [pc, #24]	; (8001878 <HAL_InitTick+0x5c>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
 8001864:	e000      	b.n	8001868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000008 	.word	0x20000008
 8001874:	20000010 	.word	0x20000010
 8001878:	2000000c 	.word	0x2000000c

0800187c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_IncTick+0x20>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_IncTick+0x24>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4413      	add	r3, r2
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <HAL_IncTick+0x24>)
 800188e:	6013      	str	r3, [r2, #0]
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000010 	.word	0x20000010
 80018a0:	20000290 	.word	0x20000290

080018a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return uwTick;
 80018a8:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <HAL_GetTick+0x14>)
 80018aa:	681b      	ldr	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	20000290 	.word	0x20000290

080018bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c4:	f7ff ffee 	bl	80018a4 <HAL_GetTick>
 80018c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d4:	d005      	beq.n	80018e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018d6:	4b0a      	ldr	r3, [pc, #40]	; (8001900 <HAL_Delay+0x44>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4413      	add	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018e2:	bf00      	nop
 80018e4:	f7ff ffde 	bl	80018a4 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d8f7      	bhi.n	80018e4 <HAL_Delay+0x28>
  {
  }
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000010 	.word	0x20000010

08001904 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e033      	b.n	8001982 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191e:	2b00      	cmp	r3, #0
 8001920:	d109      	bne.n	8001936 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7fe fe90 	bl	8000648 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	f003 0310 	and.w	r3, r3, #16
 800193e:	2b00      	cmp	r3, #0
 8001940:	d118      	bne.n	8001974 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800194a:	f023 0302 	bic.w	r3, r3, #2
 800194e:	f043 0202 	orr.w	r2, r3, #2
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 fa5c 	bl	8001e14 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f023 0303 	bic.w	r3, r3, #3
 800196a:	f043 0201 	orr.w	r2, r3, #1
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
 8001972:	e001      	b.n	8001978 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001980:	7bfb      	ldrb	r3, [r7, #15]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001994:	2300      	movs	r3, #0
 8001996:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d101      	bne.n	80019a6 <HAL_ADC_Start+0x1a>
 80019a2:	2302      	movs	r3, #2
 80019a4:	e0b2      	b.n	8001b0c <HAL_ADC_Start+0x180>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2201      	movs	r2, #1
 80019aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d018      	beq.n	80019ee <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689a      	ldr	r2, [r3, #8]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f042 0201 	orr.w	r2, r2, #1
 80019ca:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019cc:	4b52      	ldr	r3, [pc, #328]	; (8001b18 <HAL_ADC_Start+0x18c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a52      	ldr	r2, [pc, #328]	; (8001b1c <HAL_ADC_Start+0x190>)
 80019d2:	fba2 2303 	umull	r2, r3, r2, r3
 80019d6:	0c9a      	lsrs	r2, r3, #18
 80019d8:	4613      	mov	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80019e0:	e002      	b.n	80019e8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	3b01      	subs	r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f9      	bne.n	80019e2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d17a      	bne.n	8001af2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a00:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a04:	f023 0301 	bic.w	r3, r3, #1
 8001a08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d007      	beq.n	8001a2e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a26:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a32:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a3a:	d106      	bne.n	8001a4a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a40:	f023 0206 	bic.w	r2, r3, #6
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	645a      	str	r2, [r3, #68]	; 0x44
 8001a48:	e002      	b.n	8001a50 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a58:	4b31      	ldr	r3, [pc, #196]	; (8001b20 <HAL_ADC_Start+0x194>)
 8001a5a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001a64:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f003 031f 	and.w	r3, r3, #31
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d12a      	bne.n	8001ac8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2b      	ldr	r2, [pc, #172]	; (8001b24 <HAL_ADC_Start+0x198>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d015      	beq.n	8001aa8 <HAL_ADC_Start+0x11c>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a29      	ldr	r2, [pc, #164]	; (8001b28 <HAL_ADC_Start+0x19c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d105      	bne.n	8001a92 <HAL_ADC_Start+0x106>
 8001a86:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <HAL_ADC_Start+0x194>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 031f 	and.w	r3, r3, #31
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00a      	beq.n	8001aa8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a25      	ldr	r2, [pc, #148]	; (8001b2c <HAL_ADC_Start+0x1a0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d136      	bne.n	8001b0a <HAL_ADC_Start+0x17e>
 8001a9c:	4b20      	ldr	r3, [pc, #128]	; (8001b20 <HAL_ADC_Start+0x194>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 0310 	and.w	r3, r3, #16
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d130      	bne.n	8001b0a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d129      	bne.n	8001b0a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	e020      	b.n	8001b0a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a15      	ldr	r2, [pc, #84]	; (8001b24 <HAL_ADC_Start+0x198>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d11b      	bne.n	8001b0a <HAL_ADC_Start+0x17e>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d114      	bne.n	8001b0a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	e00b      	b.n	8001b0a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	f043 0210 	orr.w	r2, r3, #16
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	f043 0201 	orr.w	r2, r3, #1
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	20000008 	.word	0x20000008
 8001b1c:	431bde83 	.word	0x431bde83
 8001b20:	40012300 	.word	0x40012300
 8001b24:	40012000 	.word	0x40012000
 8001b28:	40012100 	.word	0x40012100
 8001b2c:	40012200 	.word	0x40012200

08001b30 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d101      	bne.n	8001b46 <HAL_ADC_Stop+0x16>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e021      	b.n	8001b8a <HAL_ADC_Stop+0x5a>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0201 	bic.w	r2, r2, #1
 8001b5c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d109      	bne.n	8001b80 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	f043 0201 	orr.w	r2, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d101      	bne.n	8001bcc <HAL_ADC_ConfigChannel+0x1c>
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e113      	b.n	8001df4 <HAL_ADC_ConfigChannel+0x244>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b09      	cmp	r3, #9
 8001bda:	d925      	bls.n	8001c28 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68d9      	ldr	r1, [r3, #12]
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	461a      	mov	r2, r3
 8001bea:	4613      	mov	r3, r2
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4413      	add	r3, r2
 8001bf0:	3b1e      	subs	r3, #30
 8001bf2:	2207      	movs	r2, #7
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43da      	mvns	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	400a      	ands	r2, r1
 8001c00:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68d9      	ldr	r1, [r3, #12]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	4618      	mov	r0, r3
 8001c14:	4603      	mov	r3, r0
 8001c16:	005b      	lsls	r3, r3, #1
 8001c18:	4403      	add	r3, r0
 8001c1a:	3b1e      	subs	r3, #30
 8001c1c:	409a      	lsls	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	e022      	b.n	8001c6e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6919      	ldr	r1, [r3, #16]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	461a      	mov	r2, r3
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43da      	mvns	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	400a      	ands	r2, r1
 8001c4a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6919      	ldr	r1, [r3, #16]
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	4603      	mov	r3, r0
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4403      	add	r3, r0
 8001c64:	409a      	lsls	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b06      	cmp	r3, #6
 8001c74:	d824      	bhi.n	8001cc0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	4613      	mov	r3, r2
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	4413      	add	r3, r2
 8001c86:	3b05      	subs	r3, #5
 8001c88:	221f      	movs	r2, #31
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43da      	mvns	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	400a      	ands	r2, r1
 8001c96:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685a      	ldr	r2, [r3, #4]
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	3b05      	subs	r3, #5
 8001cb2:	fa00 f203 	lsl.w	r2, r0, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	635a      	str	r2, [r3, #52]	; 0x34
 8001cbe:	e04c      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b0c      	cmp	r3, #12
 8001cc6:	d824      	bhi.n	8001d12 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3b23      	subs	r3, #35	; 0x23
 8001cda:	221f      	movs	r2, #31
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43da      	mvns	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	400a      	ands	r2, r1
 8001ce8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	3b23      	subs	r3, #35	; 0x23
 8001d04:	fa00 f203 	lsl.w	r2, r0, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d10:	e023      	b.n	8001d5a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	3b41      	subs	r3, #65	; 0x41
 8001d24:	221f      	movs	r2, #31
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43da      	mvns	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	400a      	ands	r2, r1
 8001d32:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	4618      	mov	r0, r3
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3b41      	subs	r3, #65	; 0x41
 8001d4e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d5a:	4b29      	ldr	r3, [pc, #164]	; (8001e00 <HAL_ADC_ConfigChannel+0x250>)
 8001d5c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a28      	ldr	r2, [pc, #160]	; (8001e04 <HAL_ADC_ConfigChannel+0x254>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d10f      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x1d8>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b12      	cmp	r3, #18
 8001d6e:	d10b      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a1d      	ldr	r2, [pc, #116]	; (8001e04 <HAL_ADC_ConfigChannel+0x254>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d12b      	bne.n	8001dea <HAL_ADC_ConfigChannel+0x23a>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a1c      	ldr	r2, [pc, #112]	; (8001e08 <HAL_ADC_ConfigChannel+0x258>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d003      	beq.n	8001da4 <HAL_ADC_ConfigChannel+0x1f4>
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b11      	cmp	r3, #17
 8001da2:	d122      	bne.n	8001dea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a11      	ldr	r2, [pc, #68]	; (8001e08 <HAL_ADC_ConfigChannel+0x258>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d111      	bne.n	8001dea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001dc6:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_ADC_ConfigChannel+0x25c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a11      	ldr	r2, [pc, #68]	; (8001e10 <HAL_ADC_ConfigChannel+0x260>)
 8001dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd0:	0c9a      	lsrs	r2, r3, #18
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4413      	add	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ddc:	e002      	b.n	8001de4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	3b01      	subs	r3, #1
 8001de2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1f9      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	40012300 	.word	0x40012300
 8001e04:	40012000 	.word	0x40012000
 8001e08:	10000012 	.word	0x10000012
 8001e0c:	20000008 	.word	0x20000008
 8001e10:	431bde83 	.word	0x431bde83

08001e14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e1c:	4b79      	ldr	r3, [pc, #484]	; (8002004 <ADC_Init+0x1f0>)
 8001e1e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	431a      	orrs	r2, r3
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	6859      	ldr	r1, [r3, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	021a      	lsls	r2, r3, #8
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	685a      	ldr	r2, [r3, #4]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001e6c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	6859      	ldr	r1, [r3, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6899      	ldr	r1, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	68da      	ldr	r2, [r3, #12]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea6:	4a58      	ldr	r2, [pc, #352]	; (8002008 <ADC_Init+0x1f4>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d022      	beq.n	8001ef2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001eba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6899      	ldr	r1, [r3, #8]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001edc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6899      	ldr	r1, [r3, #8]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	e00f      	b.n	8001f12 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f10:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 0202 	bic.w	r2, r2, #2
 8001f20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6899      	ldr	r1, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	7e1b      	ldrb	r3, [r3, #24]
 8001f2c:	005a      	lsls	r2, r3, #1
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d01b      	beq.n	8001f78 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f4e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001f5e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6859      	ldr	r1, [r3, #4]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	035a      	lsls	r2, r3, #13
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	e007      	b.n	8001f88 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f86:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001f96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	051a      	lsls	r2, r3, #20
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001fbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6899      	ldr	r1, [r3, #8]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fca:	025a      	lsls	r2, r3, #9
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689a      	ldr	r2, [r3, #8]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001fe2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6899      	ldr	r1, [r3, #8]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	695b      	ldr	r3, [r3, #20]
 8001fee:	029a      	lsls	r2, r3, #10
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	609a      	str	r2, [r3, #8]
}
 8001ff8:	bf00      	nop
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	40012300 	.word	0x40012300
 8002008:	0f000001 	.word	0x0f000001

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	; (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db0b      	blt.n	800209a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	f003 021f 	and.w	r2, r3, #31
 8002088:	4907      	ldr	r1, [pc, #28]	; (80020a8 <__NVIC_EnableIRQ+0x38>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	2001      	movs	r0, #1
 8002092:	fa00 f202 	lsl.w	r2, r0, r2
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000e100 	.word	0xe000e100

080020ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	db0a      	blt.n	80020d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	490c      	ldr	r1, [pc, #48]	; (80020f8 <__NVIC_SetPriority+0x4c>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	0112      	lsls	r2, r2, #4
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	440b      	add	r3, r1
 80020d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d4:	e00a      	b.n	80020ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4908      	ldr	r1, [pc, #32]	; (80020fc <__NVIC_SetPriority+0x50>)
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	3b04      	subs	r3, #4
 80020e4:	0112      	lsls	r2, r2, #4
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	440b      	add	r3, r1
 80020ea:	761a      	strb	r2, [r3, #24]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000e100 	.word	0xe000e100
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002100:	b480      	push	{r7}
 8002102:	b089      	sub	sp, #36	; 0x24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f1c3 0307 	rsb	r3, r3, #7
 800211a:	2b04      	cmp	r3, #4
 800211c:	bf28      	it	cs
 800211e:	2304      	movcs	r3, #4
 8002120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3304      	adds	r3, #4
 8002126:	2b06      	cmp	r3, #6
 8002128:	d902      	bls.n	8002130 <NVIC_EncodePriority+0x30>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3b03      	subs	r3, #3
 800212e:	e000      	b.n	8002132 <NVIC_EncodePriority+0x32>
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	f04f 32ff 	mov.w	r2, #4294967295
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43da      	mvns	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	401a      	ands	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	43d9      	mvns	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	4313      	orrs	r3, r2
         );
}
 800215a:	4618      	mov	r0, r3
 800215c:	3724      	adds	r7, #36	; 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002178:	d301      	bcc.n	800217e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217a:	2301      	movs	r3, #1
 800217c:	e00f      	b.n	800219e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <SysTick_Config+0x40>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002186:	210f      	movs	r1, #15
 8002188:	f04f 30ff 	mov.w	r0, #4294967295
 800218c:	f7ff ff8e 	bl	80020ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <SysTick_Config+0x40>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <SysTick_Config+0x40>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ff29 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
 80021ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021d4:	f7ff ff3e 	bl	8002054 <__NVIC_GetPriorityGrouping>
 80021d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68b9      	ldr	r1, [r7, #8]
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f7ff ff8e 	bl	8002100 <NVIC_EncodePriority>
 80021e4:	4602      	mov	r2, r0
 80021e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff5d 	bl	80020ac <__NVIC_SetPriority>
}
 80021f2:	bf00      	nop
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff31 	bl	8002070 <__NVIC_EnableIRQ>
}
 800220e:	bf00      	nop
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ffa2 	bl	8002168 <SysTick_Config>
 8002224:	4603      	mov	r3, r0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800223a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff fb32 	bl	80018a4 <HAL_GetTick>
 8002240:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d008      	beq.n	8002260 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2280      	movs	r2, #128	; 0x80
 8002252:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e052      	b.n	8002306 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f022 0216 	bic.w	r2, r2, #22
 800226e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	695a      	ldr	r2, [r3, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800227e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002284:	2b00      	cmp	r3, #0
 8002286:	d103      	bne.n	8002290 <HAL_DMA_Abort+0x62>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800228c:	2b00      	cmp	r3, #0
 800228e:	d007      	beq.n	80022a0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0208 	bic.w	r2, r2, #8
 800229e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 0201 	bic.w	r2, r2, #1
 80022ae:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022b0:	e013      	b.n	80022da <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022b2:	f7ff faf7 	bl	80018a4 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b05      	cmp	r3, #5
 80022be:	d90c      	bls.n	80022da <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2220      	movs	r2, #32
 80022c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2203      	movs	r2, #3
 80022ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e015      	b.n	8002306 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d1e4      	bne.n	80022b2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ec:	223f      	movs	r2, #63	; 0x3f
 80022ee:	409a      	lsls	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d004      	beq.n	800232c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2280      	movs	r2, #128	; 0x80
 8002326:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e00c      	b.n	8002346 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2205      	movs	r2, #5
 8002330:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0201 	bic.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
	...

08002354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	; 0x24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002366:	2300      	movs	r3, #0
 8002368:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
 800236e:	e177      	b.n	8002660 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002370:	2201      	movs	r2, #1
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	429a      	cmp	r2, r3
 800238a:	f040 8166 	bne.w	800265a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 0303 	and.w	r3, r3, #3
 8002396:	2b01      	cmp	r3, #1
 8002398:	d005      	beq.n	80023a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d130      	bne.n	8002408 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	2203      	movs	r2, #3
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023dc:	2201      	movs	r2, #1
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	f003 0201 	and.w	r2, r3, #1
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	2b03      	cmp	r3, #3
 8002412:	d017      	beq.n	8002444 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	2203      	movs	r2, #3
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 0303 	and.w	r3, r3, #3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d123      	bne.n	8002498 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	08da      	lsrs	r2, r3, #3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3208      	adds	r2, #8
 8002458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	08da      	lsrs	r2, r3, #3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3208      	adds	r2, #8
 8002492:	69b9      	ldr	r1, [r7, #24]
 8002494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	2203      	movs	r2, #3
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 0203 	and.w	r2, r3, #3
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80c0 	beq.w	800265a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	4b66      	ldr	r3, [pc, #408]	; (8002678 <HAL_GPIO_Init+0x324>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	4a65      	ldr	r2, [pc, #404]	; (8002678 <HAL_GPIO_Init+0x324>)
 80024e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024e8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ea:	4b63      	ldr	r3, [pc, #396]	; (8002678 <HAL_GPIO_Init+0x324>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024f6:	4a61      	ldr	r2, [pc, #388]	; (800267c <HAL_GPIO_Init+0x328>)
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002502:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	220f      	movs	r2, #15
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43db      	mvns	r3, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4013      	ands	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a58      	ldr	r2, [pc, #352]	; (8002680 <HAL_GPIO_Init+0x32c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d037      	beq.n	8002592 <HAL_GPIO_Init+0x23e>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a57      	ldr	r2, [pc, #348]	; (8002684 <HAL_GPIO_Init+0x330>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d031      	beq.n	800258e <HAL_GPIO_Init+0x23a>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a56      	ldr	r2, [pc, #344]	; (8002688 <HAL_GPIO_Init+0x334>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d02b      	beq.n	800258a <HAL_GPIO_Init+0x236>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a55      	ldr	r2, [pc, #340]	; (800268c <HAL_GPIO_Init+0x338>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d025      	beq.n	8002586 <HAL_GPIO_Init+0x232>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a54      	ldr	r2, [pc, #336]	; (8002690 <HAL_GPIO_Init+0x33c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d01f      	beq.n	8002582 <HAL_GPIO_Init+0x22e>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a53      	ldr	r2, [pc, #332]	; (8002694 <HAL_GPIO_Init+0x340>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d019      	beq.n	800257e <HAL_GPIO_Init+0x22a>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a52      	ldr	r2, [pc, #328]	; (8002698 <HAL_GPIO_Init+0x344>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d013      	beq.n	800257a <HAL_GPIO_Init+0x226>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a51      	ldr	r2, [pc, #324]	; (800269c <HAL_GPIO_Init+0x348>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d00d      	beq.n	8002576 <HAL_GPIO_Init+0x222>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a50      	ldr	r2, [pc, #320]	; (80026a0 <HAL_GPIO_Init+0x34c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d007      	beq.n	8002572 <HAL_GPIO_Init+0x21e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a4f      	ldr	r2, [pc, #316]	; (80026a4 <HAL_GPIO_Init+0x350>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d101      	bne.n	800256e <HAL_GPIO_Init+0x21a>
 800256a:	2309      	movs	r3, #9
 800256c:	e012      	b.n	8002594 <HAL_GPIO_Init+0x240>
 800256e:	230a      	movs	r3, #10
 8002570:	e010      	b.n	8002594 <HAL_GPIO_Init+0x240>
 8002572:	2308      	movs	r3, #8
 8002574:	e00e      	b.n	8002594 <HAL_GPIO_Init+0x240>
 8002576:	2307      	movs	r3, #7
 8002578:	e00c      	b.n	8002594 <HAL_GPIO_Init+0x240>
 800257a:	2306      	movs	r3, #6
 800257c:	e00a      	b.n	8002594 <HAL_GPIO_Init+0x240>
 800257e:	2305      	movs	r3, #5
 8002580:	e008      	b.n	8002594 <HAL_GPIO_Init+0x240>
 8002582:	2304      	movs	r3, #4
 8002584:	e006      	b.n	8002594 <HAL_GPIO_Init+0x240>
 8002586:	2303      	movs	r3, #3
 8002588:	e004      	b.n	8002594 <HAL_GPIO_Init+0x240>
 800258a:	2302      	movs	r3, #2
 800258c:	e002      	b.n	8002594 <HAL_GPIO_Init+0x240>
 800258e:	2301      	movs	r3, #1
 8002590:	e000      	b.n	8002594 <HAL_GPIO_Init+0x240>
 8002592:	2300      	movs	r3, #0
 8002594:	69fa      	ldr	r2, [r7, #28]
 8002596:	f002 0203 	and.w	r2, r2, #3
 800259a:	0092      	lsls	r2, r2, #2
 800259c:	4093      	lsls	r3, r2
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025a4:	4935      	ldr	r1, [pc, #212]	; (800267c <HAL_GPIO_Init+0x328>)
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	089b      	lsrs	r3, r3, #2
 80025aa:	3302      	adds	r3, #2
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025b2:	4b3d      	ldr	r3, [pc, #244]	; (80026a8 <HAL_GPIO_Init+0x354>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4013      	ands	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025d6:	4a34      	ldr	r2, [pc, #208]	; (80026a8 <HAL_GPIO_Init+0x354>)
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025dc:	4b32      	ldr	r3, [pc, #200]	; (80026a8 <HAL_GPIO_Init+0x354>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	43db      	mvns	r3, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002600:	4a29      	ldr	r2, [pc, #164]	; (80026a8 <HAL_GPIO_Init+0x354>)
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002606:	4b28      	ldr	r3, [pc, #160]	; (80026a8 <HAL_GPIO_Init+0x354>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	43db      	mvns	r3, r3
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	4013      	ands	r3, r2
 8002614:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	4313      	orrs	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800262a:	4a1f      	ldr	r2, [pc, #124]	; (80026a8 <HAL_GPIO_Init+0x354>)
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002630:	4b1d      	ldr	r3, [pc, #116]	; (80026a8 <HAL_GPIO_Init+0x354>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	43db      	mvns	r3, r3
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4013      	ands	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d003      	beq.n	8002654 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002654:	4a14      	ldr	r2, [pc, #80]	; (80026a8 <HAL_GPIO_Init+0x354>)
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3301      	adds	r3, #1
 800265e:	61fb      	str	r3, [r7, #28]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	2b0f      	cmp	r3, #15
 8002664:	f67f ae84 	bls.w	8002370 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3724      	adds	r7, #36	; 0x24
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40023800 	.word	0x40023800
 800267c:	40013800 	.word	0x40013800
 8002680:	40020000 	.word	0x40020000
 8002684:	40020400 	.word	0x40020400
 8002688:	40020800 	.word	0x40020800
 800268c:	40020c00 	.word	0x40020c00
 8002690:	40021000 	.word	0x40021000
 8002694:	40021400 	.word	0x40021400
 8002698:	40021800 	.word	0x40021800
 800269c:	40021c00 	.word	0x40021c00
 80026a0:	40022000 	.word	0x40022000
 80026a4:	40022400 	.word	0x40022400
 80026a8:	40013c00 	.word	0x40013c00

080026ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691a      	ldr	r2, [r3, #16]
 80026bc:	887b      	ldrh	r3, [r7, #2]
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d002      	beq.n	80026ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026c4:	2301      	movs	r3, #1
 80026c6:	73fb      	strb	r3, [r7, #15]
 80026c8:	e001      	b.n	80026ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026ca:	2300      	movs	r3, #0
 80026cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026e6:	4b08      	ldr	r3, [pc, #32]	; (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d006      	beq.n	8002700 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026f2:	4a05      	ldr	r2, [pc, #20]	; (8002708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe fcea 	bl	80010d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40013c00 	.word	0x40013c00

0800270c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e12b      	b.n	8002976 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b00      	cmp	r3, #0
 8002728:	d106      	bne.n	8002738 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7fe f866 	bl	8000804 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2224      	movs	r2, #36	; 0x24
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0201 	bic.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800275e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800276e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002770:	f001 fa40 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 8002774:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	4a81      	ldr	r2, [pc, #516]	; (8002980 <HAL_I2C_Init+0x274>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d807      	bhi.n	8002790 <HAL_I2C_Init+0x84>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4a80      	ldr	r2, [pc, #512]	; (8002984 <HAL_I2C_Init+0x278>)
 8002784:	4293      	cmp	r3, r2
 8002786:	bf94      	ite	ls
 8002788:	2301      	movls	r3, #1
 800278a:	2300      	movhi	r3, #0
 800278c:	b2db      	uxtb	r3, r3
 800278e:	e006      	b.n	800279e <HAL_I2C_Init+0x92>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4a7d      	ldr	r2, [pc, #500]	; (8002988 <HAL_I2C_Init+0x27c>)
 8002794:	4293      	cmp	r3, r2
 8002796:	bf94      	ite	ls
 8002798:	2301      	movls	r3, #1
 800279a:	2300      	movhi	r3, #0
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e0e7      	b.n	8002976 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4a78      	ldr	r2, [pc, #480]	; (800298c <HAL_I2C_Init+0x280>)
 80027aa:	fba2 2303 	umull	r2, r3, r2, r3
 80027ae:	0c9b      	lsrs	r3, r3, #18
 80027b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	4a6a      	ldr	r2, [pc, #424]	; (8002980 <HAL_I2C_Init+0x274>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d802      	bhi.n	80027e0 <HAL_I2C_Init+0xd4>
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	3301      	adds	r3, #1
 80027de:	e009      	b.n	80027f4 <HAL_I2C_Init+0xe8>
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027e6:	fb02 f303 	mul.w	r3, r2, r3
 80027ea:	4a69      	ldr	r2, [pc, #420]	; (8002990 <HAL_I2C_Init+0x284>)
 80027ec:	fba2 2303 	umull	r2, r3, r2, r3
 80027f0:	099b      	lsrs	r3, r3, #6
 80027f2:	3301      	adds	r3, #1
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6812      	ldr	r2, [r2, #0]
 80027f8:	430b      	orrs	r3, r1
 80027fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002806:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	495c      	ldr	r1, [pc, #368]	; (8002980 <HAL_I2C_Init+0x274>)
 8002810:	428b      	cmp	r3, r1
 8002812:	d819      	bhi.n	8002848 <HAL_I2C_Init+0x13c>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	1e59      	subs	r1, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002822:	1c59      	adds	r1, r3, #1
 8002824:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002828:	400b      	ands	r3, r1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00a      	beq.n	8002844 <HAL_I2C_Init+0x138>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	1e59      	subs	r1, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fbb1 f3f3 	udiv	r3, r1, r3
 800283c:	3301      	adds	r3, #1
 800283e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002842:	e051      	b.n	80028e8 <HAL_I2C_Init+0x1dc>
 8002844:	2304      	movs	r3, #4
 8002846:	e04f      	b.n	80028e8 <HAL_I2C_Init+0x1dc>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d111      	bne.n	8002874 <HAL_I2C_Init+0x168>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	1e58      	subs	r0, r3, #1
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	460b      	mov	r3, r1
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	440b      	add	r3, r1
 800285e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002862:	3301      	adds	r3, #1
 8002864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002868:	2b00      	cmp	r3, #0
 800286a:	bf0c      	ite	eq
 800286c:	2301      	moveq	r3, #1
 800286e:	2300      	movne	r3, #0
 8002870:	b2db      	uxtb	r3, r3
 8002872:	e012      	b.n	800289a <HAL_I2C_Init+0x18e>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	1e58      	subs	r0, r3, #1
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6859      	ldr	r1, [r3, #4]
 800287c:	460b      	mov	r3, r1
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	0099      	lsls	r1, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	fbb0 f3f3 	udiv	r3, r0, r3
 800288a:	3301      	adds	r3, #1
 800288c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002890:	2b00      	cmp	r3, #0
 8002892:	bf0c      	ite	eq
 8002894:	2301      	moveq	r3, #1
 8002896:	2300      	movne	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <HAL_I2C_Init+0x196>
 800289e:	2301      	movs	r3, #1
 80028a0:	e022      	b.n	80028e8 <HAL_I2C_Init+0x1dc>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10e      	bne.n	80028c8 <HAL_I2C_Init+0x1bc>
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	1e58      	subs	r0, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6859      	ldr	r1, [r3, #4]
 80028b2:	460b      	mov	r3, r1
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	440b      	add	r3, r1
 80028b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80028bc:	3301      	adds	r3, #1
 80028be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028c6:	e00f      	b.n	80028e8 <HAL_I2C_Init+0x1dc>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	1e58      	subs	r0, r3, #1
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6859      	ldr	r1, [r3, #4]
 80028d0:	460b      	mov	r3, r1
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	0099      	lsls	r1, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	fbb0 f3f3 	udiv	r3, r0, r3
 80028de:	3301      	adds	r3, #1
 80028e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	6809      	ldr	r1, [r1, #0]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69da      	ldr	r2, [r3, #28]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002916:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6911      	ldr	r1, [r2, #16]
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68d2      	ldr	r2, [r2, #12]
 8002922:	4311      	orrs	r1, r2
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	6812      	ldr	r2, [r2, #0]
 8002928:	430b      	orrs	r3, r1
 800292a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695a      	ldr	r2, [r3, #20]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	430a      	orrs	r2, r1
 8002946:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0201 	orr.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	000186a0 	.word	0x000186a0
 8002984:	001e847f 	.word	0x001e847f
 8002988:	003d08ff 	.word	0x003d08ff
 800298c:	431bde83 	.word	0x431bde83
 8002990:	10624dd3 	.word	0x10624dd3

08002994 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af02      	add	r7, sp, #8
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	607a      	str	r2, [r7, #4]
 800299e:	461a      	mov	r2, r3
 80029a0:	460b      	mov	r3, r1
 80029a2:	817b      	strh	r3, [r7, #10]
 80029a4:	4613      	mov	r3, r2
 80029a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029a8:	f7fe ff7c 	bl	80018a4 <HAL_GetTick>
 80029ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b20      	cmp	r3, #32
 80029b8:	f040 80e0 	bne.w	8002b7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	2319      	movs	r3, #25
 80029c2:	2201      	movs	r2, #1
 80029c4:	4970      	ldr	r1, [pc, #448]	; (8002b88 <HAL_I2C_Master_Transmit+0x1f4>)
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 fa92 	bl	8002ef0 <I2C_WaitOnFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029d2:	2302      	movs	r3, #2
 80029d4:	e0d3      	b.n	8002b7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_I2C_Master_Transmit+0x50>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e0cc      	b.n	8002b7e <HAL_I2C_Master_Transmit+0x1ea>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d007      	beq.n	8002a0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f042 0201 	orr.w	r2, r2, #1
 8002a08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2221      	movs	r2, #33	; 0x21
 8002a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2210      	movs	r2, #16
 8002a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	893a      	ldrh	r2, [r7, #8]
 8002a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4a50      	ldr	r2, [pc, #320]	; (8002b8c <HAL_I2C_Master_Transmit+0x1f8>)
 8002a4a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a4c:	8979      	ldrh	r1, [r7, #10]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	6a3a      	ldr	r2, [r7, #32]
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 f9ca 	bl	8002dec <I2C_MasterRequestWrite>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e08d      	b.n	8002b7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a62:	2300      	movs	r3, #0
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a78:	e066      	b.n	8002b48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a7a:	697a      	ldr	r2, [r7, #20]
 8002a7c:	6a39      	ldr	r1, [r7, #32]
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 fb0c 	bl	800309c <I2C_WaitOnTXEFlagUntilTimeout>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00d      	beq.n	8002aa6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d107      	bne.n	8002aa2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e06b      	b.n	8002b7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	781a      	ldrb	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	f003 0304 	and.w	r3, r3, #4
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d11b      	bne.n	8002b1c <HAL_I2C_Master_Transmit+0x188>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d017      	beq.n	8002b1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	781a      	ldrb	r2, [r3, #0]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	1c5a      	adds	r2, r3, #1
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b1c:	697a      	ldr	r2, [r7, #20]
 8002b1e:	6a39      	ldr	r1, [r7, #32]
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 fafc 	bl	800311e <I2C_WaitOnBTFFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00d      	beq.n	8002b48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d107      	bne.n	8002b44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e01a      	b.n	8002b7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d194      	bne.n	8002a7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2220      	movs	r2, #32
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e000      	b.n	8002b7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b7c:	2302      	movs	r3, #2
  }
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3718      	adds	r7, #24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	00100002 	.word	0x00100002
 8002b8c:	ffff0000 	.word	0xffff0000

08002b90 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b08a      	sub	sp, #40	; 0x28
 8002b94:	af02      	add	r7, sp, #8
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	603b      	str	r3, [r7, #0]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002ba0:	f7fe fe80 	bl	80018a4 <HAL_GetTick>
 8002ba4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b20      	cmp	r3, #32
 8002bb4:	f040 8111 	bne.w	8002dda <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	2319      	movs	r3, #25
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	4988      	ldr	r1, [pc, #544]	; (8002de4 <HAL_I2C_IsDeviceReady+0x254>)
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f000 f994 	bl	8002ef0 <I2C_WaitOnFlagUntilTimeout>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e104      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d101      	bne.n	8002be0 <HAL_I2C_IsDeviceReady+0x50>
 8002bdc:	2302      	movs	r3, #2
 8002bde:	e0fd      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d007      	beq.n	8002c06 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 0201 	orr.w	r2, r2, #1
 8002c04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2224      	movs	r2, #36	; 0x24
 8002c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4a70      	ldr	r2, [pc, #448]	; (8002de8 <HAL_I2C_IsDeviceReady+0x258>)
 8002c28:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c38:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f952 	bl	8002ef0 <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00d      	beq.n	8002c6e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c60:	d103      	bne.n	8002c6a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c68:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e0b6      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c6e:	897b      	ldrh	r3, [r7, #10]
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c7c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002c7e:	f7fe fe11 	bl	80018a4 <HAL_GetTick>
 8002c82:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ca8:	bf0c      	ite	eq
 8002caa:	2301      	moveq	r3, #1
 8002cac:	2300      	movne	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002cb2:	e025      	b.n	8002d00 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cb4:	f7fe fdf6 	bl	80018a4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d302      	bcc.n	8002cca <HAL_I2C_IsDeviceReady+0x13a>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d103      	bne.n	8002cd2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	22a0      	movs	r2, #160	; 0xa0
 8002cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	bf0c      	ite	eq
 8002ce0:	2301      	moveq	r3, #1
 8002ce2:	2300      	movne	r3, #0
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cf6:	bf0c      	ite	eq
 8002cf8:	2301      	moveq	r3, #1
 8002cfa:	2300      	movne	r3, #0
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2ba0      	cmp	r3, #160	; 0xa0
 8002d0a:	d005      	beq.n	8002d18 <HAL_I2C_IsDeviceReady+0x188>
 8002d0c:	7dfb      	ldrb	r3, [r7, #23]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d102      	bne.n	8002d18 <HAL_I2C_IsDeviceReady+0x188>
 8002d12:	7dbb      	ldrb	r3, [r7, #22]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0cd      	beq.n	8002cb4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d129      	bne.n	8002d82 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d3c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	9300      	str	r3, [sp, #0]
 8002d58:	2319      	movs	r3, #25
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	4921      	ldr	r1, [pc, #132]	; (8002de4 <HAL_I2C_IsDeviceReady+0x254>)
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	f000 f8c6 	bl	8002ef0 <I2C_WaitOnFlagUntilTimeout>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e036      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2220      	movs	r2, #32
 8002d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e02c      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d90:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d9a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	2319      	movs	r3, #25
 8002da2:	2201      	movs	r2, #1
 8002da4:	490f      	ldr	r1, [pc, #60]	; (8002de4 <HAL_I2C_IsDeviceReady+0x254>)
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f8a2 	bl	8002ef0 <I2C_WaitOnFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e012      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	3301      	adds	r3, #1
 8002dba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	f4ff af32 	bcc.w	8002c2a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e000      	b.n	8002ddc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
  }
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3720      	adds	r7, #32
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	00100002 	.word	0x00100002
 8002de8:	ffff0000 	.word	0xffff0000

08002dec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b088      	sub	sp, #32
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	607a      	str	r2, [r7, #4]
 8002df6:	603b      	str	r3, [r7, #0]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d006      	beq.n	8002e16 <I2C_MasterRequestWrite+0x2a>
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d003      	beq.n	8002e16 <I2C_MasterRequestWrite+0x2a>
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e14:	d108      	bne.n	8002e28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	e00b      	b.n	8002e40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	2b12      	cmp	r3, #18
 8002e2e:	d107      	bne.n	8002e40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 f84f 	bl	8002ef0 <I2C_WaitOnFlagUntilTimeout>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00d      	beq.n	8002e74 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e66:	d103      	bne.n	8002e70 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e035      	b.n	8002ee0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e7c:	d108      	bne.n	8002e90 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e7e:	897b      	ldrh	r3, [r7, #10]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	461a      	mov	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e8c:	611a      	str	r2, [r3, #16]
 8002e8e:	e01b      	b.n	8002ec8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e90:	897b      	ldrh	r3, [r7, #10]
 8002e92:	11db      	asrs	r3, r3, #7
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	f003 0306 	and.w	r3, r3, #6
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	f063 030f 	orn	r3, r3, #15
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	490e      	ldr	r1, [pc, #56]	; (8002ee8 <I2C_MasterRequestWrite+0xfc>)
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 f875 	bl	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e010      	b.n	8002ee0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ebe:	897b      	ldrh	r3, [r7, #10]
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	4907      	ldr	r1, [pc, #28]	; (8002eec <I2C_MasterRequestWrite+0x100>)
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f000 f865 	bl	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	00010008 	.word	0x00010008
 8002eec:	00010002 	.word	0x00010002

08002ef0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	603b      	str	r3, [r7, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f00:	e025      	b.n	8002f4e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f08:	d021      	beq.n	8002f4e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f0a:	f7fe fccb 	bl	80018a4 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d302      	bcc.n	8002f20 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d116      	bne.n	8002f4e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f043 0220 	orr.w	r2, r3, #32
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e023      	b.n	8002f96 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	0c1b      	lsrs	r3, r3, #16
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d10d      	bne.n	8002f74 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	43da      	mvns	r2, r3
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	4013      	ands	r3, r2
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	bf0c      	ite	eq
 8002f6a:	2301      	moveq	r3, #1
 8002f6c:	2300      	movne	r3, #0
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	461a      	mov	r2, r3
 8002f72:	e00c      	b.n	8002f8e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	43da      	mvns	r2, r3
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	bf0c      	ite	eq
 8002f86:	2301      	moveq	r3, #1
 8002f88:	2300      	movne	r3, #0
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d0b6      	beq.n	8002f02 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b084      	sub	sp, #16
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	60f8      	str	r0, [r7, #12]
 8002fa6:	60b9      	str	r1, [r7, #8]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fac:	e051      	b.n	8003052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fbc:	d123      	bne.n	8003006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fcc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fd6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	f043 0204 	orr.w	r2, r3, #4
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e046      	b.n	8003094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d021      	beq.n	8003052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300e:	f7fe fc49 	bl	80018a4 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	429a      	cmp	r2, r3
 800301c:	d302      	bcc.n	8003024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d116      	bne.n	8003052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	f043 0220 	orr.w	r2, r3, #32
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e020      	b.n	8003094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	0c1b      	lsrs	r3, r3, #16
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d10c      	bne.n	8003076 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	43da      	mvns	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	4013      	ands	r3, r2
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	bf14      	ite	ne
 800306e:	2301      	movne	r3, #1
 8003070:	2300      	moveq	r3, #0
 8003072:	b2db      	uxtb	r3, r3
 8003074:	e00b      	b.n	800308e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	43da      	mvns	r2, r3
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	4013      	ands	r3, r2
 8003082:	b29b      	uxth	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	bf14      	ite	ne
 8003088:	2301      	movne	r3, #1
 800308a:	2300      	moveq	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d18d      	bne.n	8002fae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030a8:	e02d      	b.n	8003106 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f000 f878 	bl	80031a0 <I2C_IsAcknowledgeFailed>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e02d      	b.n	8003116 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c0:	d021      	beq.n	8003106 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c2:	f7fe fbef 	bl	80018a4 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d302      	bcc.n	80030d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d116      	bne.n	8003106 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	f043 0220 	orr.w	r2, r3, #32
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e007      	b.n	8003116 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003110:	2b80      	cmp	r3, #128	; 0x80
 8003112:	d1ca      	bne.n	80030aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	60f8      	str	r0, [r7, #12]
 8003126:	60b9      	str	r1, [r7, #8]
 8003128:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800312a:	e02d      	b.n	8003188 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f837 	bl	80031a0 <I2C_IsAcknowledgeFailed>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e02d      	b.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003142:	d021      	beq.n	8003188 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003144:	f7fe fbae 	bl	80018a4 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	429a      	cmp	r2, r3
 8003152:	d302      	bcc.n	800315a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d116      	bne.n	8003188 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2220      	movs	r2, #32
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	f043 0220 	orr.w	r2, r3, #32
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e007      	b.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b04      	cmp	r3, #4
 8003194:	d1ca      	bne.n	800312c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031b6:	d11b      	bne.n	80031f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	f043 0204 	orr.w	r2, r3, #4
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e000      	b.n	80031f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031f0:	2300      	movs	r3, #0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr

080031fe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b20      	cmp	r3, #32
 8003212:	d129      	bne.n	8003268 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2224      	movs	r2, #36	; 0x24
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 0201 	bic.w	r2, r2, #1
 800322a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0210 	bic.w	r2, r2, #16
 800323a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2220      	movs	r2, #32
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003264:	2300      	movs	r3, #0
 8003266:	e000      	b.n	800326a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003268:	2302      	movs	r3, #2
  }
}
 800326a:	4618      	mov	r0, r3
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003276:	b480      	push	{r7}
 8003278:	b085      	sub	sp, #20
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
 800327e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003280:	2300      	movs	r3, #0
 8003282:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b20      	cmp	r3, #32
 800328e:	d12a      	bne.n	80032e6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2224      	movs	r2, #36	; 0x24
 8003294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0201 	bic.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ae:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80032b0:	89fb      	ldrh	r3, [r7, #14]
 80032b2:	f023 030f 	bic.w	r3, r3, #15
 80032b6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	89fb      	ldrh	r3, [r7, #14]
 80032be:	4313      	orrs	r3, r2
 80032c0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	89fa      	ldrh	r2, [r7, #14]
 80032c8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f042 0201 	orr.w	r2, r2, #1
 80032d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2220      	movs	r2, #32
 80032de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80032e2:	2300      	movs	r3, #0
 80032e4:	e000      	b.n	80032e8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80032e6:	2302      	movs	r3, #2
  }
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	603b      	str	r3, [r7, #0]
 8003302:	4b20      	ldr	r3, [pc, #128]	; (8003384 <HAL_PWREx_EnableOverDrive+0x90>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	4a1f      	ldr	r2, [pc, #124]	; (8003384 <HAL_PWREx_EnableOverDrive+0x90>)
 8003308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800330c:	6413      	str	r3, [r2, #64]	; 0x40
 800330e:	4b1d      	ldr	r3, [pc, #116]	; (8003384 <HAL_PWREx_EnableOverDrive+0x90>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003316:	603b      	str	r3, [r7, #0]
 8003318:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800331a:	4b1b      	ldr	r3, [pc, #108]	; (8003388 <HAL_PWREx_EnableOverDrive+0x94>)
 800331c:	2201      	movs	r2, #1
 800331e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003320:	f7fe fac0 	bl	80018a4 <HAL_GetTick>
 8003324:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003326:	e009      	b.n	800333c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003328:	f7fe fabc 	bl	80018a4 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003336:	d901      	bls.n	800333c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e01f      	b.n	800337c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800333c:	4b13      	ldr	r3, [pc, #76]	; (800338c <HAL_PWREx_EnableOverDrive+0x98>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003348:	d1ee      	bne.n	8003328 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800334a:	4b11      	ldr	r3, [pc, #68]	; (8003390 <HAL_PWREx_EnableOverDrive+0x9c>)
 800334c:	2201      	movs	r2, #1
 800334e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003350:	f7fe faa8 	bl	80018a4 <HAL_GetTick>
 8003354:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003356:	e009      	b.n	800336c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003358:	f7fe faa4 	bl	80018a4 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003366:	d901      	bls.n	800336c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e007      	b.n	800337c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800336c:	4b07      	ldr	r3, [pc, #28]	; (800338c <HAL_PWREx_EnableOverDrive+0x98>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003374:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003378:	d1ee      	bne.n	8003358 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40023800 	.word	0x40023800
 8003388:	420e0040 	.word	0x420e0040
 800338c:	40007000 	.word	0x40007000
 8003390:	420e0044 	.word	0x420e0044

08003394 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e267      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d075      	beq.n	800349e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033b2:	4b88      	ldr	r3, [pc, #544]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f003 030c 	and.w	r3, r3, #12
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d00c      	beq.n	80033d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033be:	4b85      	ldr	r3, [pc, #532]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	d112      	bne.n	80033f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ca:	4b82      	ldr	r3, [pc, #520]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d6:	d10b      	bne.n	80033f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d8:	4b7e      	ldr	r3, [pc, #504]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d05b      	beq.n	800349c <HAL_RCC_OscConfig+0x108>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d157      	bne.n	800349c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e242      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f8:	d106      	bne.n	8003408 <HAL_RCC_OscConfig+0x74>
 80033fa:	4b76      	ldr	r3, [pc, #472]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a75      	ldr	r2, [pc, #468]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003404:	6013      	str	r3, [r2, #0]
 8003406:	e01d      	b.n	8003444 <HAL_RCC_OscConfig+0xb0>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003410:	d10c      	bne.n	800342c <HAL_RCC_OscConfig+0x98>
 8003412:	4b70      	ldr	r3, [pc, #448]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a6f      	ldr	r2, [pc, #444]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003418:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	4b6d      	ldr	r3, [pc, #436]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a6c      	ldr	r2, [pc, #432]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	e00b      	b.n	8003444 <HAL_RCC_OscConfig+0xb0>
 800342c:	4b69      	ldr	r3, [pc, #420]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a68      	ldr	r2, [pc, #416]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	4b66      	ldr	r3, [pc, #408]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a65      	ldr	r2, [pc, #404]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 800343e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003442:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d013      	beq.n	8003474 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344c:	f7fe fa2a 	bl	80018a4 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003454:	f7fe fa26 	bl	80018a4 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b64      	cmp	r3, #100	; 0x64
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e207      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003466:	4b5b      	ldr	r3, [pc, #364]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0xc0>
 8003472:	e014      	b.n	800349e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003474:	f7fe fa16 	bl	80018a4 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800347c:	f7fe fa12 	bl	80018a4 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b64      	cmp	r3, #100	; 0x64
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e1f3      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348e:	4b51      	ldr	r3, [pc, #324]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0xe8>
 800349a:	e000      	b.n	800349e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800349c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d063      	beq.n	8003572 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034aa:	4b4a      	ldr	r3, [pc, #296]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 030c 	and.w	r3, r3, #12
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00b      	beq.n	80034ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034b6:	4b47      	ldr	r3, [pc, #284]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d11c      	bne.n	80034fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034c2:	4b44      	ldr	r3, [pc, #272]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d116      	bne.n	80034fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ce:	4b41      	ldr	r3, [pc, #260]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d005      	beq.n	80034e6 <HAL_RCC_OscConfig+0x152>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d001      	beq.n	80034e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e1c7      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e6:	4b3b      	ldr	r3, [pc, #236]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	4937      	ldr	r1, [pc, #220]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034fa:	e03a      	b.n	8003572 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d020      	beq.n	8003546 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003504:	4b34      	ldr	r3, [pc, #208]	; (80035d8 <HAL_RCC_OscConfig+0x244>)
 8003506:	2201      	movs	r2, #1
 8003508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350a:	f7fe f9cb 	bl	80018a4 <HAL_GetTick>
 800350e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003510:	e008      	b.n	8003524 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003512:	f7fe f9c7 	bl	80018a4 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	2b02      	cmp	r3, #2
 800351e:	d901      	bls.n	8003524 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e1a8      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003524:	4b2b      	ldr	r3, [pc, #172]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0f0      	beq.n	8003512 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003530:	4b28      	ldr	r3, [pc, #160]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	4925      	ldr	r1, [pc, #148]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003540:	4313      	orrs	r3, r2
 8003542:	600b      	str	r3, [r1, #0]
 8003544:	e015      	b.n	8003572 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003546:	4b24      	ldr	r3, [pc, #144]	; (80035d8 <HAL_RCC_OscConfig+0x244>)
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354c:	f7fe f9aa 	bl	80018a4 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003554:	f7fe f9a6 	bl	80018a4 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e187      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003566:	4b1b      	ldr	r3, [pc, #108]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f0      	bne.n	8003554 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d036      	beq.n	80035ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d016      	beq.n	80035b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003586:	4b15      	ldr	r3, [pc, #84]	; (80035dc <HAL_RCC_OscConfig+0x248>)
 8003588:	2201      	movs	r2, #1
 800358a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358c:	f7fe f98a 	bl	80018a4 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003594:	f7fe f986 	bl	80018a4 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e167      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a6:	4b0b      	ldr	r3, [pc, #44]	; (80035d4 <HAL_RCC_OscConfig+0x240>)
 80035a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0f0      	beq.n	8003594 <HAL_RCC_OscConfig+0x200>
 80035b2:	e01b      	b.n	80035ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035b4:	4b09      	ldr	r3, [pc, #36]	; (80035dc <HAL_RCC_OscConfig+0x248>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ba:	f7fe f973 	bl	80018a4 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035c0:	e00e      	b.n	80035e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035c2:	f7fe f96f 	bl	80018a4 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d907      	bls.n	80035e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e150      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
 80035d4:	40023800 	.word	0x40023800
 80035d8:	42470000 	.word	0x42470000
 80035dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e0:	4b88      	ldr	r3, [pc, #544]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80035e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1ea      	bne.n	80035c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 8097 	beq.w	8003728 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035fa:	2300      	movs	r3, #0
 80035fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035fe:	4b81      	ldr	r3, [pc, #516]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10f      	bne.n	800362a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	4b7d      	ldr	r3, [pc, #500]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	4a7c      	ldr	r2, [pc, #496]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003618:	6413      	str	r3, [r2, #64]	; 0x40
 800361a:	4b7a      	ldr	r3, [pc, #488]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003626:	2301      	movs	r3, #1
 8003628:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362a:	4b77      	ldr	r3, [pc, #476]	; (8003808 <HAL_RCC_OscConfig+0x474>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	2b00      	cmp	r3, #0
 8003634:	d118      	bne.n	8003668 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003636:	4b74      	ldr	r3, [pc, #464]	; (8003808 <HAL_RCC_OscConfig+0x474>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a73      	ldr	r2, [pc, #460]	; (8003808 <HAL_RCC_OscConfig+0x474>)
 800363c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003642:	f7fe f92f 	bl	80018a4 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003648:	e008      	b.n	800365c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800364a:	f7fe f92b 	bl	80018a4 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e10c      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365c:	4b6a      	ldr	r3, [pc, #424]	; (8003808 <HAL_RCC_OscConfig+0x474>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0f0      	beq.n	800364a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d106      	bne.n	800367e <HAL_RCC_OscConfig+0x2ea>
 8003670:	4b64      	ldr	r3, [pc, #400]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003674:	4a63      	ldr	r2, [pc, #396]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003676:	f043 0301 	orr.w	r3, r3, #1
 800367a:	6713      	str	r3, [r2, #112]	; 0x70
 800367c:	e01c      	b.n	80036b8 <HAL_RCC_OscConfig+0x324>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2b05      	cmp	r3, #5
 8003684:	d10c      	bne.n	80036a0 <HAL_RCC_OscConfig+0x30c>
 8003686:	4b5f      	ldr	r3, [pc, #380]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800368a:	4a5e      	ldr	r2, [pc, #376]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 800368c:	f043 0304 	orr.w	r3, r3, #4
 8003690:	6713      	str	r3, [r2, #112]	; 0x70
 8003692:	4b5c      	ldr	r3, [pc, #368]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003696:	4a5b      	ldr	r2, [pc, #364]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	6713      	str	r3, [r2, #112]	; 0x70
 800369e:	e00b      	b.n	80036b8 <HAL_RCC_OscConfig+0x324>
 80036a0:	4b58      	ldr	r3, [pc, #352]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80036a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a4:	4a57      	ldr	r2, [pc, #348]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80036a6:	f023 0301 	bic.w	r3, r3, #1
 80036aa:	6713      	str	r3, [r2, #112]	; 0x70
 80036ac:	4b55      	ldr	r3, [pc, #340]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80036ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b0:	4a54      	ldr	r2, [pc, #336]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80036b2:	f023 0304 	bic.w	r3, r3, #4
 80036b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d015      	beq.n	80036ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c0:	f7fe f8f0 	bl	80018a4 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c6:	e00a      	b.n	80036de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036c8:	f7fe f8ec 	bl	80018a4 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e0cb      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036de:	4b49      	ldr	r3, [pc, #292]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80036e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0ee      	beq.n	80036c8 <HAL_RCC_OscConfig+0x334>
 80036ea:	e014      	b.n	8003716 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ec:	f7fe f8da 	bl	80018a4 <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036f2:	e00a      	b.n	800370a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036f4:	f7fe f8d6 	bl	80018a4 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003702:	4293      	cmp	r3, r2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e0b5      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800370a:	4b3e      	ldr	r3, [pc, #248]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 800370c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1ee      	bne.n	80036f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003716:	7dfb      	ldrb	r3, [r7, #23]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d105      	bne.n	8003728 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800371c:	4b39      	ldr	r3, [pc, #228]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 800371e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003720:	4a38      	ldr	r2, [pc, #224]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003722:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003726:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80a1 	beq.w	8003874 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003732:	4b34      	ldr	r3, [pc, #208]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
 800373a:	2b08      	cmp	r3, #8
 800373c:	d05c      	beq.n	80037f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	2b02      	cmp	r3, #2
 8003744:	d141      	bne.n	80037ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003746:	4b31      	ldr	r3, [pc, #196]	; (800380c <HAL_RCC_OscConfig+0x478>)
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374c:	f7fe f8aa 	bl	80018a4 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003754:	f7fe f8a6 	bl	80018a4 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e087      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003766:	4b27      	ldr	r3, [pc, #156]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69da      	ldr	r2, [r3, #28]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003780:	019b      	lsls	r3, r3, #6
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	085b      	lsrs	r3, r3, #1
 800378a:	3b01      	subs	r3, #1
 800378c:	041b      	lsls	r3, r3, #16
 800378e:	431a      	orrs	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	061b      	lsls	r3, r3, #24
 8003796:	491b      	ldr	r1, [pc, #108]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800379c:	4b1b      	ldr	r3, [pc, #108]	; (800380c <HAL_RCC_OscConfig+0x478>)
 800379e:	2201      	movs	r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a2:	f7fe f87f 	bl	80018a4 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a8:	e008      	b.n	80037bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037aa:	f7fe f87b 	bl	80018a4 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e05c      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037bc:	4b11      	ldr	r3, [pc, #68]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_RCC_OscConfig+0x416>
 80037c8:	e054      	b.n	8003874 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <HAL_RCC_OscConfig+0x478>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d0:	f7fe f868 	bl	80018a4 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037d8:	f7fe f864 	bl	80018a4 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e045      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ea:	4b06      	ldr	r3, [pc, #24]	; (8003804 <HAL_RCC_OscConfig+0x470>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f0      	bne.n	80037d8 <HAL_RCC_OscConfig+0x444>
 80037f6:	e03d      	b.n	8003874 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d107      	bne.n	8003810 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e038      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
 8003804:	40023800 	.word	0x40023800
 8003808:	40007000 	.word	0x40007000
 800380c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003810:	4b1b      	ldr	r3, [pc, #108]	; (8003880 <HAL_RCC_OscConfig+0x4ec>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	699b      	ldr	r3, [r3, #24]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d028      	beq.n	8003870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003828:	429a      	cmp	r2, r3
 800382a:	d121      	bne.n	8003870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003836:	429a      	cmp	r2, r3
 8003838:	d11a      	bne.n	8003870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003840:	4013      	ands	r3, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003846:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003848:	4293      	cmp	r3, r2
 800384a:	d111      	bne.n	8003870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003856:	085b      	lsrs	r3, r3, #1
 8003858:	3b01      	subs	r3, #1
 800385a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800385c:	429a      	cmp	r2, r3
 800385e:	d107      	bne.n	8003870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800386c:	429a      	cmp	r2, r3
 800386e:	d001      	beq.n	8003874 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e000      	b.n	8003876 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40023800 	.word	0x40023800

08003884 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0cc      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003898:	4b68      	ldr	r3, [pc, #416]	; (8003a3c <HAL_RCC_ClockConfig+0x1b8>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d90c      	bls.n	80038c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a6:	4b65      	ldr	r3, [pc, #404]	; (8003a3c <HAL_RCC_ClockConfig+0x1b8>)
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	b2d2      	uxtb	r2, r2
 80038ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ae:	4b63      	ldr	r3, [pc, #396]	; (8003a3c <HAL_RCC_ClockConfig+0x1b8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 030f 	and.w	r3, r3, #15
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d001      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e0b8      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d020      	beq.n	800390e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d005      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038d8:	4b59      	ldr	r3, [pc, #356]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	4a58      	ldr	r2, [pc, #352]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80038de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d005      	beq.n	80038fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038f0:	4b53      	ldr	r3, [pc, #332]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	4a52      	ldr	r2, [pc, #328]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80038f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80038fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038fc:	4b50      	ldr	r3, [pc, #320]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	494d      	ldr	r1, [pc, #308]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 800390a:	4313      	orrs	r3, r2
 800390c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d044      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d107      	bne.n	8003932 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003922:	4b47      	ldr	r3, [pc, #284]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d119      	bne.n	8003962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e07f      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b02      	cmp	r3, #2
 8003938:	d003      	beq.n	8003942 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800393e:	2b03      	cmp	r3, #3
 8003940:	d107      	bne.n	8003952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003942:	4b3f      	ldr	r3, [pc, #252]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d109      	bne.n	8003962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e06f      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003952:	4b3b      	ldr	r3, [pc, #236]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e067      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003962:	4b37      	ldr	r3, [pc, #220]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f023 0203 	bic.w	r2, r3, #3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	4934      	ldr	r1, [pc, #208]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003970:	4313      	orrs	r3, r2
 8003972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003974:	f7fd ff96 	bl	80018a4 <HAL_GetTick>
 8003978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397a:	e00a      	b.n	8003992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800397c:	f7fd ff92 	bl	80018a4 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	f241 3288 	movw	r2, #5000	; 0x1388
 800398a:	4293      	cmp	r3, r2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e04f      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003992:	4b2b      	ldr	r3, [pc, #172]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 020c 	and.w	r2, r3, #12
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d1eb      	bne.n	800397c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039a4:	4b25      	ldr	r3, [pc, #148]	; (8003a3c <HAL_RCC_ClockConfig+0x1b8>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 030f 	and.w	r3, r3, #15
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d20c      	bcs.n	80039cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039b2:	4b22      	ldr	r3, [pc, #136]	; (8003a3c <HAL_RCC_ClockConfig+0x1b8>)
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ba:	4b20      	ldr	r3, [pc, #128]	; (8003a3c <HAL_RCC_ClockConfig+0x1b8>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d001      	beq.n	80039cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e032      	b.n	8003a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d008      	beq.n	80039ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039d8:	4b19      	ldr	r3, [pc, #100]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	4916      	ldr	r1, [pc, #88]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0308 	and.w	r3, r3, #8
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d009      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039f6:	4b12      	ldr	r3, [pc, #72]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	490e      	ldr	r1, [pc, #56]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a0a:	f000 f821 	bl	8003a50 <HAL_RCC_GetSysClockFreq>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	4b0b      	ldr	r3, [pc, #44]	; (8003a40 <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	091b      	lsrs	r3, r3, #4
 8003a16:	f003 030f 	and.w	r3, r3, #15
 8003a1a:	490a      	ldr	r1, [pc, #40]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 8003a1c:	5ccb      	ldrb	r3, [r1, r3]
 8003a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a22:	4a09      	ldr	r2, [pc, #36]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a26:	4b09      	ldr	r3, [pc, #36]	; (8003a4c <HAL_RCC_ClockConfig+0x1c8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fd fef6 	bl	800181c <HAL_InitTick>

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40023c00 	.word	0x40023c00
 8003a40:	40023800 	.word	0x40023800
 8003a44:	080074f0 	.word	0x080074f0
 8003a48:	20000008 	.word	0x20000008
 8003a4c:	2000000c 	.word	0x2000000c

08003a50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a54:	b090      	sub	sp, #64	; 0x40
 8003a56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	637b      	str	r3, [r7, #52]	; 0x34
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a60:	2300      	movs	r3, #0
 8003a62:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a68:	4b59      	ldr	r3, [pc, #356]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f003 030c 	and.w	r3, r3, #12
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d00d      	beq.n	8003a90 <HAL_RCC_GetSysClockFreq+0x40>
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	f200 80a1 	bhi.w	8003bbc <HAL_RCC_GetSysClockFreq+0x16c>
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <HAL_RCC_GetSysClockFreq+0x34>
 8003a7e:	2b04      	cmp	r3, #4
 8003a80:	d003      	beq.n	8003a8a <HAL_RCC_GetSysClockFreq+0x3a>
 8003a82:	e09b      	b.n	8003bbc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a84:	4b53      	ldr	r3, [pc, #332]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a86:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003a88:	e09b      	b.n	8003bc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a8a:	4b53      	ldr	r3, [pc, #332]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a8e:	e098      	b.n	8003bc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a90:	4b4f      	ldr	r3, [pc, #316]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a98:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a9a:	4b4d      	ldr	r3, [pc, #308]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d028      	beq.n	8003af8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aa6:	4b4a      	ldr	r3, [pc, #296]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	099b      	lsrs	r3, r3, #6
 8003aac:	2200      	movs	r2, #0
 8003aae:	623b      	str	r3, [r7, #32]
 8003ab0:	627a      	str	r2, [r7, #36]	; 0x24
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ab8:	2100      	movs	r1, #0
 8003aba:	4b47      	ldr	r3, [pc, #284]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003abc:	fb03 f201 	mul.w	r2, r3, r1
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	fb00 f303 	mul.w	r3, r0, r3
 8003ac6:	4413      	add	r3, r2
 8003ac8:	4a43      	ldr	r2, [pc, #268]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003aca:	fba0 1202 	umull	r1, r2, r0, r2
 8003ace:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ad0:	460a      	mov	r2, r1
 8003ad2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003ad4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ad6:	4413      	add	r3, r2
 8003ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003adc:	2200      	movs	r2, #0
 8003ade:	61bb      	str	r3, [r7, #24]
 8003ae0:	61fa      	str	r2, [r7, #28]
 8003ae2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ae6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003aea:	f7fc fbd9 	bl	80002a0 <__aeabi_uldivmod>
 8003aee:	4602      	mov	r2, r0
 8003af0:	460b      	mov	r3, r1
 8003af2:	4613      	mov	r3, r2
 8003af4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003af6:	e053      	b.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003af8:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	099b      	lsrs	r3, r3, #6
 8003afe:	2200      	movs	r2, #0
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	617a      	str	r2, [r7, #20]
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b0a:	f04f 0b00 	mov.w	fp, #0
 8003b0e:	4652      	mov	r2, sl
 8003b10:	465b      	mov	r3, fp
 8003b12:	f04f 0000 	mov.w	r0, #0
 8003b16:	f04f 0100 	mov.w	r1, #0
 8003b1a:	0159      	lsls	r1, r3, #5
 8003b1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b20:	0150      	lsls	r0, r2, #5
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	ebb2 080a 	subs.w	r8, r2, sl
 8003b2a:	eb63 090b 	sbc.w	r9, r3, fp
 8003b2e:	f04f 0200 	mov.w	r2, #0
 8003b32:	f04f 0300 	mov.w	r3, #0
 8003b36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b42:	ebb2 0408 	subs.w	r4, r2, r8
 8003b46:	eb63 0509 	sbc.w	r5, r3, r9
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	00eb      	lsls	r3, r5, #3
 8003b54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b58:	00e2      	lsls	r2, r4, #3
 8003b5a:	4614      	mov	r4, r2
 8003b5c:	461d      	mov	r5, r3
 8003b5e:	eb14 030a 	adds.w	r3, r4, sl
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	eb45 030b 	adc.w	r3, r5, fp
 8003b68:	607b      	str	r3, [r7, #4]
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b76:	4629      	mov	r1, r5
 8003b78:	028b      	lsls	r3, r1, #10
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b80:	4621      	mov	r1, r4
 8003b82:	028a      	lsls	r2, r1, #10
 8003b84:	4610      	mov	r0, r2
 8003b86:	4619      	mov	r1, r3
 8003b88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	60bb      	str	r3, [r7, #8]
 8003b8e:	60fa      	str	r2, [r7, #12]
 8003b90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b94:	f7fc fb84 	bl	80002a0 <__aeabi_uldivmod>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ba0:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	0c1b      	lsrs	r3, r3, #16
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	3301      	adds	r3, #1
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003bb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003bba:	e002      	b.n	8003bc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bbc:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003bbe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3740      	adds	r7, #64	; 0x40
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bce:	bf00      	nop
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	00f42400 	.word	0x00f42400
 8003bd8:	017d7840 	.word	0x017d7840

08003bdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003be0:	4b03      	ldr	r3, [pc, #12]	; (8003bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003be2:	681b      	ldr	r3, [r3, #0]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	20000008 	.word	0x20000008

08003bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003bf8:	f7ff fff0 	bl	8003bdc <HAL_RCC_GetHCLKFreq>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	0a9b      	lsrs	r3, r3, #10
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	4903      	ldr	r1, [pc, #12]	; (8003c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c0a:	5ccb      	ldrb	r3, [r1, r3]
 8003c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40023800 	.word	0x40023800
 8003c18:	08007500 	.word	0x08007500

08003c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c20:	f7ff ffdc 	bl	8003bdc <HAL_RCC_GetHCLKFreq>
 8003c24:	4602      	mov	r2, r0
 8003c26:	4b05      	ldr	r3, [pc, #20]	; (8003c3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	0b5b      	lsrs	r3, r3, #13
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	4903      	ldr	r1, [pc, #12]	; (8003c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c32:	5ccb      	ldrb	r3, [r1, r3]
 8003c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	08007500 	.word	0x08007500

08003c44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10b      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d075      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c78:	4b91      	ldr	r3, [pc, #580]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c7e:	f7fd fe11 	bl	80018a4 <HAL_GetTick>
 8003c82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c84:	e008      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003c86:	f7fd fe0d 	bl	80018a4 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e189      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c98:	4b8a      	ldr	r3, [pc, #552]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1f0      	bne.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d009      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	019a      	lsls	r2, r3, #6
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	071b      	lsls	r3, r3, #28
 8003cbc:	4981      	ldr	r1, [pc, #516]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d01f      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003cd0:	4b7c      	ldr	r3, [pc, #496]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cd6:	0f1b      	lsrs	r3, r3, #28
 8003cd8:	f003 0307 	and.w	r3, r3, #7
 8003cdc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	019a      	lsls	r2, r3, #6
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	061b      	lsls	r3, r3, #24
 8003cea:	431a      	orrs	r2, r3
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	071b      	lsls	r3, r3, #28
 8003cf0:	4974      	ldr	r1, [pc, #464]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003cf8:	4b72      	ldr	r3, [pc, #456]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cfe:	f023 021f 	bic.w	r2, r3, #31
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	496e      	ldr	r1, [pc, #440]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00d      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	019a      	lsls	r2, r3, #6
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	061b      	lsls	r3, r3, #24
 8003d28:	431a      	orrs	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	071b      	lsls	r3, r3, #28
 8003d30:	4964      	ldr	r1, [pc, #400]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d38:	4b61      	ldr	r3, [pc, #388]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d3e:	f7fd fdb1 	bl	80018a4 <HAL_GetTick>
 8003d42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d44:	e008      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003d46:	f7fd fdad 	bl	80018a4 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e129      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d58:	4b5a      	ldr	r3, [pc, #360]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0f0      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d105      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d079      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003d7c:	4b52      	ldr	r3, [pc, #328]	; (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d82:	f7fd fd8f 	bl	80018a4 <HAL_GetTick>
 8003d86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d88:	e008      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003d8a:	f7fd fd8b 	bl	80018a4 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e107      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d9c:	4b49      	ldr	r3, [pc, #292]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003da4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003da8:	d0ef      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d020      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003db6:	4b43      	ldr	r3, [pc, #268]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dbc:	0f1b      	lsrs	r3, r3, #28
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	019a      	lsls	r2, r3, #6
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	061b      	lsls	r3, r3, #24
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	071b      	lsls	r3, r3, #28
 8003dd6:	493b      	ldr	r1, [pc, #236]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003dde:	4b39      	ldr	r3, [pc, #228]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003de4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	3b01      	subs	r3, #1
 8003dee:	021b      	lsls	r3, r3, #8
 8003df0:	4934      	ldr	r1, [pc, #208]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01e      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e04:	4b2f      	ldr	r3, [pc, #188]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e0a:	0e1b      	lsrs	r3, r3, #24
 8003e0c:	f003 030f 	and.w	r3, r3, #15
 8003e10:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	019a      	lsls	r2, r3, #6
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	061b      	lsls	r3, r3, #24
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	071b      	lsls	r3, r3, #28
 8003e24:	4927      	ldr	r1, [pc, #156]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003e2c:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3a:	4922      	ldr	r1, [pc, #136]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003e42:	4b21      	ldr	r3, [pc, #132]	; (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e48:	f7fd fd2c 	bl	80018a4 <HAL_GetTick>
 8003e4c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003e50:	f7fd fd28 	bl	80018a4 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e0a4      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e62:	4b18      	ldr	r3, [pc, #96]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e6e:	d1ef      	bne.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 808b 	beq.w	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e7e:	2300      	movs	r3, #0
 8003e80:	60fb      	str	r3, [r7, #12]
 8003e82:	4b10      	ldr	r3, [pc, #64]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	4a0f      	ldr	r2, [pc, #60]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e8e:	4b0d      	ldr	r3, [pc, #52]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e9a:	4b0c      	ldr	r3, [pc, #48]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a0b      	ldr	r2, [pc, #44]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003ea0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ea6:	f7fd fcfd 	bl	80018a4 <HAL_GetTick>
 8003eaa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003eac:	e010      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003eae:	f7fd fcf9 	bl	80018a4 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d909      	bls.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e075      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003ec0:	42470068 	.word	0x42470068
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	42470070 	.word	0x42470070
 8003ecc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003ed0:	4b38      	ldr	r3, [pc, #224]	; (8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0e8      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003edc:	4b36      	ldr	r3, [pc, #216]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d02f      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d028      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003efa:	4b2f      	ldr	r3, [pc, #188]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f02:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f04:	4b2d      	ldr	r3, [pc, #180]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003f06:	2201      	movs	r2, #1
 8003f08:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f0a:	4b2c      	ldr	r3, [pc, #176]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003f10:	4a29      	ldr	r2, [pc, #164]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f16:	4b28      	ldr	r3, [pc, #160]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d114      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003f22:	f7fd fcbf 	bl	80018a4 <HAL_GetTick>
 8003f26:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f28:	e00a      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f2a:	f7fd fcbb 	bl	80018a4 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e035      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f40:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0ee      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f58:	d10d      	bne.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003f5a:	4b17      	ldr	r3, [pc, #92]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f66:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f6e:	4912      	ldr	r1, [pc, #72]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	608b      	str	r3, [r1, #8]
 8003f74:	e005      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003f76:	4b10      	ldr	r3, [pc, #64]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	4a0f      	ldr	r2, [pc, #60]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f7c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f80:	6093      	str	r3, [r2, #8]
 8003f82:	4b0d      	ldr	r3, [pc, #52]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f8e:	490a      	ldr	r1, [pc, #40]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0310 	and.w	r3, r3, #16
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d004      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8003fa6:	4b06      	ldr	r3, [pc, #24]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003fa8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40007000 	.word	0x40007000
 8003fb8:	40023800 	.word	0x40023800
 8003fbc:	42470e40 	.word	0x42470e40
 8003fc0:	424711e0 	.word	0x424711e0

08003fc4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d101      	bne.n	8003fda <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e066      	b.n	80040a8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	7f5b      	ldrb	r3, [r3, #29]
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d105      	bne.n	8003ff0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7fd f99a 	bl	8001324 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	22ca      	movs	r2, #202	; 0xca
 8003ffc:	625a      	str	r2, [r3, #36]	; 0x24
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2253      	movs	r2, #83	; 0x53
 8004004:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 fa45 	bl	8004496 <RTC_EnterInitMode>
 800400c:	4603      	mov	r3, r0
 800400e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d12c      	bne.n	8004070 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004024:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004028:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	6899      	ldr	r1, [r3, #8]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	431a      	orrs	r2, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	68d2      	ldr	r2, [r2, #12]
 8004050:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6919      	ldr	r1, [r3, #16]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	041a      	lsls	r2, r3, #16
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fa4c 	bl	8004504 <RTC_ExitInitMode>
 800406c:	4603      	mov	r3, r0
 800406e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004070:	7bfb      	ldrb	r3, [r7, #15]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d113      	bne.n	800409e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004084:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	699a      	ldr	r2, [r3, #24]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	430a      	orrs	r2, r1
 8004096:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	22ff      	movs	r2, #255	; 0xff
 80040a4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80040b0:	b590      	push	{r4, r7, lr}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	7f1b      	ldrb	r3, [r3, #28]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d101      	bne.n	80040cc <HAL_RTC_SetTime+0x1c>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e087      	b.n	80041dc <HAL_RTC_SetTime+0x12c>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2201      	movs	r2, #1
 80040d0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2202      	movs	r2, #2
 80040d6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d126      	bne.n	800412c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d102      	bne.n	80040f2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2200      	movs	r2, #0
 80040f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fa29 	bl	800454e <RTC_ByteToBcd2>
 80040fc:	4603      	mov	r3, r0
 80040fe:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	785b      	ldrb	r3, [r3, #1]
 8004104:	4618      	mov	r0, r3
 8004106:	f000 fa22 	bl	800454e <RTC_ByteToBcd2>
 800410a:	4603      	mov	r3, r0
 800410c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800410e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	789b      	ldrb	r3, [r3, #2]
 8004114:	4618      	mov	r0, r3
 8004116:	f000 fa1a 	bl	800454e <RTC_ByteToBcd2>
 800411a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800411c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	78db      	ldrb	r3, [r3, #3]
 8004124:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004126:	4313      	orrs	r3, r2
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	e018      	b.n	800415e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004136:	2b00      	cmp	r3, #0
 8004138:	d102      	bne.n	8004140 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2200      	movs	r2, #0
 800413e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	785b      	ldrb	r3, [r3, #1]
 800414a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800414c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004152:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	78db      	ldrb	r3, [r3, #3]
 8004158:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800415a:	4313      	orrs	r3, r2
 800415c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	22ca      	movs	r2, #202	; 0xca
 8004164:	625a      	str	r2, [r3, #36]	; 0x24
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2253      	movs	r2, #83	; 0x53
 800416c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 f991 	bl	8004496 <RTC_EnterInitMode>
 8004174:	4603      	mov	r3, r0
 8004176:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004178:	7cfb      	ldrb	r3, [r7, #19]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d120      	bne.n	80041c0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004188:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800418c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	689a      	ldr	r2, [r3, #8]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800419c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6899      	ldr	r1, [r3, #8]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	68da      	ldr	r2, [r3, #12]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	431a      	orrs	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 f9a4 	bl	8004504 <RTC_ExitInitMode>
 80041bc:	4603      	mov	r3, r0
 80041be:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80041c0:	7cfb      	ldrb	r3, [r7, #19]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d102      	bne.n	80041cc <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	22ff      	movs	r2, #255	; 0xff
 80041d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	771a      	strb	r2, [r3, #28]

  return status;
 80041da:	7cfb      	ldrb	r3, [r7, #19]
}
 80041dc:	4618      	mov	r0, r3
 80041de:	371c      	adds	r7, #28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd90      	pop	{r4, r7, pc}

080041e4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004216:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800421a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	0c1b      	lsrs	r3, r3, #16
 8004220:	b2db      	uxtb	r3, r3
 8004222:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004226:	b2da      	uxtb	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	0a1b      	lsrs	r3, r3, #8
 8004230:	b2db      	uxtb	r3, r3
 8004232:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004236:	b2da      	uxtb	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	b2db      	uxtb	r3, r3
 8004240:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004244:	b2da      	uxtb	r2, r3
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	0d9b      	lsrs	r3, r3, #22
 800424e:	b2db      	uxtb	r3, r3
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	b2da      	uxtb	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d11a      	bne.n	8004296 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f000 f98f 	bl	8004588 <RTC_Bcd2ToByte>
 800426a:	4603      	mov	r3, r0
 800426c:	461a      	mov	r2, r3
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	785b      	ldrb	r3, [r3, #1]
 8004276:	4618      	mov	r0, r3
 8004278:	f000 f986 	bl	8004588 <RTC_Bcd2ToByte>
 800427c:	4603      	mov	r3, r0
 800427e:	461a      	mov	r2, r3
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	789b      	ldrb	r3, [r3, #2]
 8004288:	4618      	mov	r0, r3
 800428a:	f000 f97d 	bl	8004588 <RTC_Bcd2ToByte>
 800428e:	4603      	mov	r3, r0
 8004290:	461a      	mov	r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3718      	adds	r7, #24
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80042a0:	b590      	push	{r4, r7, lr}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	7f1b      	ldrb	r3, [r3, #28]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d101      	bne.n	80042bc <HAL_RTC_SetDate+0x1c>
 80042b8:	2302      	movs	r3, #2
 80042ba:	e071      	b.n	80043a0 <HAL_RTC_SetDate+0x100>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2201      	movs	r2, #1
 80042c0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2202      	movs	r2, #2
 80042c6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10e      	bne.n	80042ec <HAL_RTC_SetDate+0x4c>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	785b      	ldrb	r3, [r3, #1]
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d008      	beq.n	80042ec <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	785b      	ldrb	r3, [r3, #1]
 80042de:	f023 0310 	bic.w	r3, r3, #16
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	330a      	adds	r3, #10
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d11c      	bne.n	800432c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	78db      	ldrb	r3, [r3, #3]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 f929 	bl	800454e <RTC_ByteToBcd2>
 80042fc:	4603      	mov	r3, r0
 80042fe:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	785b      	ldrb	r3, [r3, #1]
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f922 	bl	800454e <RTC_ByteToBcd2>
 800430a:	4603      	mov	r3, r0
 800430c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800430e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	789b      	ldrb	r3, [r3, #2]
 8004314:	4618      	mov	r0, r3
 8004316:	f000 f91a 	bl	800454e <RTC_ByteToBcd2>
 800431a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800431c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004326:	4313      	orrs	r3, r2
 8004328:	617b      	str	r3, [r7, #20]
 800432a:	e00e      	b.n	800434a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	78db      	ldrb	r3, [r3, #3]
 8004330:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004338:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800433e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004346:	4313      	orrs	r3, r2
 8004348:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	22ca      	movs	r2, #202	; 0xca
 8004350:	625a      	str	r2, [r3, #36]	; 0x24
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2253      	movs	r2, #83	; 0x53
 8004358:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 f89b 	bl	8004496 <RTC_EnterInitMode>
 8004360:	4603      	mov	r3, r0
 8004362:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004364:	7cfb      	ldrb	r3, [r7, #19]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10c      	bne.n	8004384 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004374:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004378:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f8c2 	bl	8004504 <RTC_ExitInitMode>
 8004380:	4603      	mov	r3, r0
 8004382:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d102      	bne.n	8004390 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	22ff      	movs	r2, #255	; 0xff
 8004396:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	771a      	strb	r2, [r3, #28]

  return status;
 800439e:	7cfb      	ldrb	r3, [r7, #19]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	371c      	adds	r7, #28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd90      	pop	{r4, r7, pc}

080043a8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80043c2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80043c6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	0c1b      	lsrs	r3, r3, #16
 80043cc:	b2da      	uxtb	r2, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	0a1b      	lsrs	r3, r3, #8
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	f003 031f 	and.w	r3, r3, #31
 80043dc:	b2da      	uxtb	r2, r3
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043ea:	b2da      	uxtb	r2, r3
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	0b5b      	lsrs	r3, r3, #13
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d11a      	bne.n	800443c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	78db      	ldrb	r3, [r3, #3]
 800440a:	4618      	mov	r0, r3
 800440c:	f000 f8bc 	bl	8004588 <RTC_Bcd2ToByte>
 8004410:	4603      	mov	r3, r0
 8004412:	461a      	mov	r2, r3
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	785b      	ldrb	r3, [r3, #1]
 800441c:	4618      	mov	r0, r3
 800441e:	f000 f8b3 	bl	8004588 <RTC_Bcd2ToByte>
 8004422:	4603      	mov	r3, r0
 8004424:	461a      	mov	r2, r3
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	789b      	ldrb	r3, [r3, #2]
 800442e:	4618      	mov	r0, r3
 8004430:	f000 f8aa 	bl	8004588 <RTC_Bcd2ToByte>
 8004434:	4603      	mov	r3, r0
 8004436:	461a      	mov	r2, r3
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3718      	adds	r7, #24
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b084      	sub	sp, #16
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004460:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004462:	f7fd fa1f 	bl	80018a4 <HAL_GetTick>
 8004466:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004468:	e009      	b.n	800447e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800446a:	f7fd fa1b 	bl	80018a4 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004478:	d901      	bls.n	800447e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e007      	b.n	800448e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	f003 0320 	and.w	r3, r3, #32
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ee      	beq.n	800446a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b084      	sub	sp, #16
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800449e:	2300      	movs	r3, #0
 80044a0:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80044a2:	2300      	movs	r3, #0
 80044a4:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d122      	bne.n	80044fa <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68da      	ldr	r2, [r3, #12]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80044c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80044c4:	f7fd f9ee 	bl	80018a4 <HAL_GetTick>
 80044c8:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80044ca:	e00c      	b.n	80044e6 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044cc:	f7fd f9ea 	bl	80018a4 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044da:	d904      	bls.n	80044e6 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2204      	movs	r2, #4
 80044e0:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d102      	bne.n	80044fa <RTC_EnterInitMode+0x64>
 80044f4:	7bfb      	ldrb	r3, [r7, #15]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d1e8      	bne.n	80044cc <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80044fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800451e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 0320 	and.w	r3, r3, #32
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10a      	bne.n	8004544 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7ff ff89 	bl	8004446 <HAL_RTC_WaitForSynchro>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d004      	beq.n	8004544 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2204      	movs	r2, #4
 800453e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004544:	7bfb      	ldrb	r3, [r7, #15]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800454e:	b480      	push	{r7}
 8004550:	b085      	sub	sp, #20
 8004552:	af00      	add	r7, sp, #0
 8004554:	4603      	mov	r3, r0
 8004556:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800455c:	e005      	b.n	800456a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800455e:	7bfb      	ldrb	r3, [r7, #15]
 8004560:	3301      	adds	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8004564:	79fb      	ldrb	r3, [r7, #7]
 8004566:	3b0a      	subs	r3, #10
 8004568:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800456a:	79fb      	ldrb	r3, [r7, #7]
 800456c:	2b09      	cmp	r3, #9
 800456e:	d8f6      	bhi.n	800455e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	b2da      	uxtb	r2, r3
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	4313      	orrs	r3, r2
 800457a:	b2db      	uxtb	r3, r3
}
 800457c:	4618      	mov	r0, r3
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8004596:	79fb      	ldrb	r3, [r7, #7]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	b2db      	uxtb	r3, r3
 800459c:	461a      	mov	r2, r3
 800459e:	0092      	lsls	r2, r2, #2
 80045a0:	4413      	add	r3, r2
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	f003 030f 	and.w	r3, r3, #15
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	4413      	add	r3, r2
 80045b2:	b2db      	uxtb	r3, r3
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d101      	bne.n	80045d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e041      	b.n	8004656 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d106      	bne.n	80045ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7fd f838 	bl	800165c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2202      	movs	r2, #2
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3304      	adds	r3, #4
 80045fc:	4619      	mov	r1, r3
 80045fe:	4610      	mov	r0, r2
 8004600:	f000 fa96 	bl	8004b30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
	...

08004660 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b01      	cmp	r3, #1
 8004672:	d001      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e04e      	b.n	8004716 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0201 	orr.w	r2, r2, #1
 800468e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a23      	ldr	r2, [pc, #140]	; (8004724 <HAL_TIM_Base_Start_IT+0xc4>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d022      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046a2:	d01d      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a1f      	ldr	r2, [pc, #124]	; (8004728 <HAL_TIM_Base_Start_IT+0xc8>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d018      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a1e      	ldr	r2, [pc, #120]	; (800472c <HAL_TIM_Base_Start_IT+0xcc>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d013      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a1c      	ldr	r2, [pc, #112]	; (8004730 <HAL_TIM_Base_Start_IT+0xd0>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d00e      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a1b      	ldr	r2, [pc, #108]	; (8004734 <HAL_TIM_Base_Start_IT+0xd4>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d009      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a19      	ldr	r2, [pc, #100]	; (8004738 <HAL_TIM_Base_Start_IT+0xd8>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d004      	beq.n	80046e0 <HAL_TIM_Base_Start_IT+0x80>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a18      	ldr	r2, [pc, #96]	; (800473c <HAL_TIM_Base_Start_IT+0xdc>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d111      	bne.n	8004704 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f003 0307 	and.w	r3, r3, #7
 80046ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2b06      	cmp	r3, #6
 80046f0:	d010      	beq.n	8004714 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f042 0201 	orr.w	r2, r2, #1
 8004700:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004702:	e007      	b.n	8004714 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0201 	orr.w	r2, r2, #1
 8004712:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	40010000 	.word	0x40010000
 8004728:	40000400 	.word	0x40000400
 800472c:	40000800 	.word	0x40000800
 8004730:	40000c00 	.word	0x40000c00
 8004734:	40010400 	.word	0x40010400
 8004738:	40014000 	.word	0x40014000
 800473c:	40001800 	.word	0x40001800

08004740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b02      	cmp	r3, #2
 8004754:	d122      	bne.n	800479c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b02      	cmp	r3, #2
 8004762:	d11b      	bne.n	800479c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f06f 0202 	mvn.w	r2, #2
 800476c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	f003 0303 	and.w	r3, r3, #3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f9b5 	bl	8004af2 <HAL_TIM_IC_CaptureCallback>
 8004788:	e005      	b.n	8004796 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 f9a7 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f000 f9b8 	bl	8004b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	f003 0304 	and.w	r3, r3, #4
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d122      	bne.n	80047f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d11b      	bne.n	80047f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f06f 0204 	mvn.w	r2, #4
 80047c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2202      	movs	r2, #2
 80047c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f98b 	bl	8004af2 <HAL_TIM_IC_CaptureCallback>
 80047dc:	e005      	b.n	80047ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f97d 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 f98e 	bl	8004b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	f003 0308 	and.w	r3, r3, #8
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d122      	bne.n	8004844 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	f003 0308 	and.w	r3, r3, #8
 8004808:	2b08      	cmp	r3, #8
 800480a:	d11b      	bne.n	8004844 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f06f 0208 	mvn.w	r2, #8
 8004814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2204      	movs	r2, #4
 800481a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 f961 	bl	8004af2 <HAL_TIM_IC_CaptureCallback>
 8004830:	e005      	b.n	800483e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f953 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 f964 	bl	8004b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	f003 0310 	and.w	r3, r3, #16
 800484e:	2b10      	cmp	r3, #16
 8004850:	d122      	bne.n	8004898 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	f003 0310 	and.w	r3, r3, #16
 800485c:	2b10      	cmp	r3, #16
 800485e:	d11b      	bne.n	8004898 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0210 	mvn.w	r2, #16
 8004868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2208      	movs	r2, #8
 800486e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f937 	bl	8004af2 <HAL_TIM_IC_CaptureCallback>
 8004884:	e005      	b.n	8004892 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f929 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 f93a 	bl	8004b06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d10e      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d107      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0201 	mvn.w	r2, #1
 80048bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f7fc fc4a 	bl	8001158 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ce:	2b80      	cmp	r3, #128	; 0x80
 80048d0:	d10e      	bne.n	80048f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048dc:	2b80      	cmp	r3, #128	; 0x80
 80048de:	d107      	bne.n	80048f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80048e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 fae0 	bl	8004eb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048fa:	2b40      	cmp	r3, #64	; 0x40
 80048fc:	d10e      	bne.n	800491c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004908:	2b40      	cmp	r3, #64	; 0x40
 800490a:	d107      	bne.n	800491c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f8ff 	bl	8004b1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	f003 0320 	and.w	r3, r3, #32
 8004926:	2b20      	cmp	r3, #32
 8004928:	d10e      	bne.n	8004948 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b20      	cmp	r3, #32
 8004936:	d107      	bne.n	8004948 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0220 	mvn.w	r2, #32
 8004940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 faaa 	bl	8004e9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004948:	bf00      	nop
 800494a:	3708      	adds	r7, #8
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_TIM_ConfigClockSource+0x1c>
 8004968:	2302      	movs	r3, #2
 800496a:	e0b4      	b.n	8004ad6 <HAL_TIM_ConfigClockSource+0x186>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800498a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004992:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049a4:	d03e      	beq.n	8004a24 <HAL_TIM_ConfigClockSource+0xd4>
 80049a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049aa:	f200 8087 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b2:	f000 8086 	beq.w	8004ac2 <HAL_TIM_ConfigClockSource+0x172>
 80049b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ba:	d87f      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049bc:	2b70      	cmp	r3, #112	; 0x70
 80049be:	d01a      	beq.n	80049f6 <HAL_TIM_ConfigClockSource+0xa6>
 80049c0:	2b70      	cmp	r3, #112	; 0x70
 80049c2:	d87b      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049c4:	2b60      	cmp	r3, #96	; 0x60
 80049c6:	d050      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x11a>
 80049c8:	2b60      	cmp	r3, #96	; 0x60
 80049ca:	d877      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049cc:	2b50      	cmp	r3, #80	; 0x50
 80049ce:	d03c      	beq.n	8004a4a <HAL_TIM_ConfigClockSource+0xfa>
 80049d0:	2b50      	cmp	r3, #80	; 0x50
 80049d2:	d873      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049d4:	2b40      	cmp	r3, #64	; 0x40
 80049d6:	d058      	beq.n	8004a8a <HAL_TIM_ConfigClockSource+0x13a>
 80049d8:	2b40      	cmp	r3, #64	; 0x40
 80049da:	d86f      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049dc:	2b30      	cmp	r3, #48	; 0x30
 80049de:	d064      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049e0:	2b30      	cmp	r3, #48	; 0x30
 80049e2:	d86b      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049e4:	2b20      	cmp	r3, #32
 80049e6:	d060      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d867      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d05c      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049f0:	2b10      	cmp	r3, #16
 80049f2:	d05a      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049f4:	e062      	b.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	6899      	ldr	r1, [r3, #8]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f000 f9ad 	bl	8004d64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	609a      	str	r2, [r3, #8]
      break;
 8004a22:	e04f      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6818      	ldr	r0, [r3, #0]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	6899      	ldr	r1, [r3, #8]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	f000 f996 	bl	8004d64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a46:	609a      	str	r2, [r3, #8]
      break;
 8004a48:	e03c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6818      	ldr	r0, [r3, #0]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	6859      	ldr	r1, [r3, #4]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	461a      	mov	r2, r3
 8004a58:	f000 f90a 	bl	8004c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2150      	movs	r1, #80	; 0x50
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 f963 	bl	8004d2e <TIM_ITRx_SetConfig>
      break;
 8004a68:	e02c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6818      	ldr	r0, [r3, #0]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	6859      	ldr	r1, [r3, #4]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	461a      	mov	r2, r3
 8004a78:	f000 f929 	bl	8004cce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2160      	movs	r1, #96	; 0x60
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f953 	bl	8004d2e <TIM_ITRx_SetConfig>
      break;
 8004a88:	e01c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6818      	ldr	r0, [r3, #0]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	6859      	ldr	r1, [r3, #4]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	461a      	mov	r2, r3
 8004a98:	f000 f8ea 	bl	8004c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2140      	movs	r1, #64	; 0x40
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 f943 	bl	8004d2e <TIM_ITRx_SetConfig>
      break;
 8004aa8:	e00c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	f000 f93a 	bl	8004d2e <TIM_ITRx_SetConfig>
      break;
 8004aba:	e003      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	73fb      	strb	r3, [r7, #15]
      break;
 8004ac0:	e000      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b083      	sub	sp, #12
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr

08004b1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b083      	sub	sp, #12
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
	...

08004b30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a40      	ldr	r2, [pc, #256]	; (8004c44 <TIM_Base_SetConfig+0x114>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d013      	beq.n	8004b70 <TIM_Base_SetConfig+0x40>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b4e:	d00f      	beq.n	8004b70 <TIM_Base_SetConfig+0x40>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a3d      	ldr	r2, [pc, #244]	; (8004c48 <TIM_Base_SetConfig+0x118>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00b      	beq.n	8004b70 <TIM_Base_SetConfig+0x40>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a3c      	ldr	r2, [pc, #240]	; (8004c4c <TIM_Base_SetConfig+0x11c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d007      	beq.n	8004b70 <TIM_Base_SetConfig+0x40>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a3b      	ldr	r2, [pc, #236]	; (8004c50 <TIM_Base_SetConfig+0x120>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d003      	beq.n	8004b70 <TIM_Base_SetConfig+0x40>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a3a      	ldr	r2, [pc, #232]	; (8004c54 <TIM_Base_SetConfig+0x124>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d108      	bne.n	8004b82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a2f      	ldr	r2, [pc, #188]	; (8004c44 <TIM_Base_SetConfig+0x114>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d02b      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b90:	d027      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a2c      	ldr	r2, [pc, #176]	; (8004c48 <TIM_Base_SetConfig+0x118>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d023      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a2b      	ldr	r2, [pc, #172]	; (8004c4c <TIM_Base_SetConfig+0x11c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d01f      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a2a      	ldr	r2, [pc, #168]	; (8004c50 <TIM_Base_SetConfig+0x120>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d01b      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a29      	ldr	r2, [pc, #164]	; (8004c54 <TIM_Base_SetConfig+0x124>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d017      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a28      	ldr	r2, [pc, #160]	; (8004c58 <TIM_Base_SetConfig+0x128>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d013      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a27      	ldr	r2, [pc, #156]	; (8004c5c <TIM_Base_SetConfig+0x12c>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d00f      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a26      	ldr	r2, [pc, #152]	; (8004c60 <TIM_Base_SetConfig+0x130>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00b      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a25      	ldr	r2, [pc, #148]	; (8004c64 <TIM_Base_SetConfig+0x134>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d007      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a24      	ldr	r2, [pc, #144]	; (8004c68 <TIM_Base_SetConfig+0x138>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d003      	beq.n	8004be2 <TIM_Base_SetConfig+0xb2>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a23      	ldr	r2, [pc, #140]	; (8004c6c <TIM_Base_SetConfig+0x13c>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d108      	bne.n	8004bf4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a0a      	ldr	r2, [pc, #40]	; (8004c44 <TIM_Base_SetConfig+0x114>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d003      	beq.n	8004c28 <TIM_Base_SetConfig+0xf8>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a0c      	ldr	r2, [pc, #48]	; (8004c54 <TIM_Base_SetConfig+0x124>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d103      	bne.n	8004c30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	691a      	ldr	r2, [r3, #16]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	615a      	str	r2, [r3, #20]
}
 8004c36:	bf00      	nop
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	40010000 	.word	0x40010000
 8004c48:	40000400 	.word	0x40000400
 8004c4c:	40000800 	.word	0x40000800
 8004c50:	40000c00 	.word	0x40000c00
 8004c54:	40010400 	.word	0x40010400
 8004c58:	40014000 	.word	0x40014000
 8004c5c:	40014400 	.word	0x40014400
 8004c60:	40014800 	.word	0x40014800
 8004c64:	40001800 	.word	0x40001800
 8004c68:	40001c00 	.word	0x40001c00
 8004c6c:	40002000 	.word	0x40002000

08004c70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	f023 0201 	bic.w	r2, r3, #1
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	011b      	lsls	r3, r3, #4
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f023 030a 	bic.w	r3, r3, #10
 8004cac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	621a      	str	r2, [r3, #32]
}
 8004cc2:	bf00      	nop
 8004cc4:	371c      	adds	r7, #28
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b087      	sub	sp, #28
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	f023 0210 	bic.w	r2, r3, #16
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	031b      	lsls	r3, r3, #12
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	621a      	str	r2, [r3, #32]
}
 8004d22:	bf00      	nop
 8004d24:	371c      	adds	r7, #28
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr

08004d2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b085      	sub	sp, #20
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
 8004d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	f043 0307 	orr.w	r3, r3, #7
 8004d50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	609a      	str	r2, [r3, #8]
}
 8004d58:	bf00      	nop
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
 8004d70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	021a      	lsls	r2, r3, #8
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	431a      	orrs	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	609a      	str	r2, [r3, #8]
}
 8004d98:	bf00      	nop
 8004d9a:	371c      	adds	r7, #28
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e05a      	b.n	8004e72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a21      	ldr	r2, [pc, #132]	; (8004e80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d022      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e08:	d01d      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a1d      	ldr	r2, [pc, #116]	; (8004e84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d018      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a1b      	ldr	r2, [pc, #108]	; (8004e88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a1a      	ldr	r2, [pc, #104]	; (8004e8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d00e      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a18      	ldr	r2, [pc, #96]	; (8004e90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d009      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a17      	ldr	r2, [pc, #92]	; (8004e94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d004      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a15      	ldr	r2, [pc, #84]	; (8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d10c      	bne.n	8004e60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40010000 	.word	0x40010000
 8004e84:	40000400 	.word	0x40000400
 8004e88:	40000800 	.word	0x40000800
 8004e8c:	40000c00 	.word	0x40000c00
 8004e90:	40010400 	.word	0x40010400
 8004e94:	40014000 	.word	0x40014000
 8004e98:	40001800 	.word	0x40001800

08004e9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e03f      	b.n	8004f56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d106      	bne.n	8004ef0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f7fc fc02 	bl	80016f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2224      	movs	r2, #36	; 0x24
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 fd7b 	bl	8005a04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695a      	ldr	r2, [r3, #20]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68da      	ldr	r2, [r3, #12]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b08a      	sub	sp, #40	; 0x28
 8004f62:	af02      	add	r7, sp, #8
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	603b      	str	r3, [r7, #0]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b20      	cmp	r3, #32
 8004f7c:	d17c      	bne.n	8005078 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d002      	beq.n	8004f8a <HAL_UART_Transmit+0x2c>
 8004f84:	88fb      	ldrh	r3, [r7, #6]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e075      	b.n	800507a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_UART_Transmit+0x3e>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e06e      	b.n	800507a <HAL_UART_Transmit+0x11c>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2221      	movs	r2, #33	; 0x21
 8004fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fb2:	f7fc fc77 	bl	80018a4 <HAL_GetTick>
 8004fb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	88fa      	ldrh	r2, [r7, #6]
 8004fbc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	88fa      	ldrh	r2, [r7, #6]
 8004fc2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fcc:	d108      	bne.n	8004fe0 <HAL_UART_Transmit+0x82>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d104      	bne.n	8004fe0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	61bb      	str	r3, [r7, #24]
 8004fde:	e003      	b.n	8004fe8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004ff0:	e02a      	b.n	8005048 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	9300      	str	r3, [sp, #0]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	2180      	movs	r1, #128	; 0x80
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 faf9 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d001      	beq.n	800500c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e036      	b.n	800507a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10b      	bne.n	800502a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	461a      	mov	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005020:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	3302      	adds	r3, #2
 8005026:	61bb      	str	r3, [r7, #24]
 8005028:	e007      	b.n	800503a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	781a      	ldrb	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	3301      	adds	r3, #1
 8005038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800503e:	b29b      	uxth	r3, r3
 8005040:	3b01      	subs	r3, #1
 8005042:	b29a      	uxth	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1cf      	bne.n	8004ff2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	2200      	movs	r2, #0
 800505a:	2140      	movs	r1, #64	; 0x40
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 fac9 	bl	80055f4 <UART_WaitOnFlagUntilTimeout>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d001      	beq.n	800506c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e006      	b.n	800507a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2220      	movs	r2, #32
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	e000      	b.n	800507a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005078:	2302      	movs	r3, #2
  }
}
 800507a:	4618      	mov	r0, r3
 800507c:	3720      	adds	r7, #32
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
	...

08005084 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b0ba      	sub	sp, #232	; 0xe8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ba:	f003 030f 	and.w	r3, r3, #15
 80050be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80050c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10f      	bne.n	80050ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ce:	f003 0320 	and.w	r3, r3, #32
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d009      	beq.n	80050ea <HAL_UART_IRQHandler+0x66>
 80050d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 fbd3 	bl	800588e <UART_Receive_IT>
      return;
 80050e8:	e256      	b.n	8005598 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f000 80de 	beq.w	80052b0 <HAL_UART_IRQHandler+0x22c>
 80050f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d106      	bne.n	800510e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005104:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 80d1 	beq.w	80052b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800510e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00b      	beq.n	8005132 <HAL_UART_IRQHandler+0xae>
 800511a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800511e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005122:	2b00      	cmp	r3, #0
 8005124:	d005      	beq.n	8005132 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512a:	f043 0201 	orr.w	r2, r3, #1
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005136:	f003 0304 	and.w	r3, r3, #4
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00b      	beq.n	8005156 <HAL_UART_IRQHandler+0xd2>
 800513e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d005      	beq.n	8005156 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	f043 0202 	orr.w	r2, r3, #2
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00b      	beq.n	800517a <HAL_UART_IRQHandler+0xf6>
 8005162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d005      	beq.n	800517a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005172:	f043 0204 	orr.w	r2, r3, #4
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800517a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	2b00      	cmp	r3, #0
 8005184:	d011      	beq.n	80051aa <HAL_UART_IRQHandler+0x126>
 8005186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800518a:	f003 0320 	and.w	r3, r3, #32
 800518e:	2b00      	cmp	r3, #0
 8005190:	d105      	bne.n	800519e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d005      	beq.n	80051aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	f043 0208 	orr.w	r2, r3, #8
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 81ed 	beq.w	800558e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051b8:	f003 0320 	and.w	r3, r3, #32
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d008      	beq.n	80051d2 <HAL_UART_IRQHandler+0x14e>
 80051c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051c4:	f003 0320 	and.w	r3, r3, #32
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 fb5e 	bl	800588e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051dc:	2b40      	cmp	r3, #64	; 0x40
 80051de:	bf0c      	ite	eq
 80051e0:	2301      	moveq	r3, #1
 80051e2:	2300      	movne	r3, #0
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d103      	bne.n	80051fe <HAL_UART_IRQHandler+0x17a>
 80051f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d04f      	beq.n	800529e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fa66 	bl	80056d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520e:	2b40      	cmp	r3, #64	; 0x40
 8005210:	d141      	bne.n	8005296 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	3314      	adds	r3, #20
 8005218:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005220:	e853 3f00 	ldrex	r3, [r3]
 8005224:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005228:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800522c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005230:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3314      	adds	r3, #20
 800523a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800523e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005242:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005246:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800524a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800524e:	e841 2300 	strex	r3, r2, [r1]
 8005252:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005256:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1d9      	bne.n	8005212 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005262:	2b00      	cmp	r3, #0
 8005264:	d013      	beq.n	800528e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526a:	4a7d      	ldr	r2, [pc, #500]	; (8005460 <HAL_UART_IRQHandler+0x3dc>)
 800526c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005272:	4618      	mov	r0, r3
 8005274:	f7fd f84b 	bl	800230e <HAL_DMA_Abort_IT>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d016      	beq.n	80052ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005288:	4610      	mov	r0, r2
 800528a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800528c:	e00e      	b.n	80052ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f99a 	bl	80055c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005294:	e00a      	b.n	80052ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 f996 	bl	80055c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800529c:	e006      	b.n	80052ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 f992 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80052aa:	e170      	b.n	800558e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ac:	bf00      	nop
    return;
 80052ae:	e16e      	b.n	800558e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	f040 814a 	bne.w	800554e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052be:	f003 0310 	and.w	r3, r3, #16
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8143 	beq.w	800554e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 813c 	beq.w	800554e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052d6:	2300      	movs	r3, #0
 80052d8:	60bb      	str	r3, [r7, #8]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	60bb      	str	r3, [r7, #8]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	60bb      	str	r3, [r7, #8]
 80052ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f6:	2b40      	cmp	r3, #64	; 0x40
 80052f8:	f040 80b4 	bne.w	8005464 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005308:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800530c:	2b00      	cmp	r3, #0
 800530e:	f000 8140 	beq.w	8005592 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005316:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800531a:	429a      	cmp	r2, r3
 800531c:	f080 8139 	bcs.w	8005592 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005326:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005332:	f000 8088 	beq.w	8005446 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	330c      	adds	r3, #12
 800533c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005340:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800534c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005354:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	330c      	adds	r3, #12
 800535e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005362:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005366:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800536e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800537a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1d9      	bne.n	8005336 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3314      	adds	r3, #20
 8005388:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800538c:	e853 3f00 	ldrex	r3, [r3]
 8005390:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005392:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3314      	adds	r3, #20
 80053a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80053aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80053ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80053b2:	e841 2300 	strex	r3, r2, [r1]
 80053b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1e1      	bne.n	8005382 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	3314      	adds	r3, #20
 80053c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053c8:	e853 3f00 	ldrex	r3, [r3]
 80053cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3314      	adds	r3, #20
 80053de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80053e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80053e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80053e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80053ea:	e841 2300 	strex	r3, r2, [r1]
 80053ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80053f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1e3      	bne.n	80053be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	330c      	adds	r3, #12
 800540a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800540e:	e853 3f00 	ldrex	r3, [r3]
 8005412:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005416:	f023 0310 	bic.w	r3, r3, #16
 800541a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	330c      	adds	r3, #12
 8005424:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005428:	65ba      	str	r2, [r7, #88]	; 0x58
 800542a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800542e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005430:	e841 2300 	strex	r3, r2, [r1]
 8005434:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1e3      	bne.n	8005404 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005440:	4618      	mov	r0, r3
 8005442:	f7fc fef4 	bl	800222e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800544e:	b29b      	uxth	r3, r3
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	b29b      	uxth	r3, r3
 8005454:	4619      	mov	r1, r3
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f8c0 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800545c:	e099      	b.n	8005592 <HAL_UART_IRQHandler+0x50e>
 800545e:	bf00      	nop
 8005460:	08005797 	.word	0x08005797
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800546c:	b29b      	uxth	r3, r3
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 808b 	beq.w	8005596 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005480:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8086 	beq.w	8005596 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	330c      	adds	r3, #12
 8005490:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005494:	e853 3f00 	ldrex	r3, [r3]
 8005498:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800549a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800549c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	330c      	adds	r3, #12
 80054aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80054ae:	647a      	str	r2, [r7, #68]	; 0x44
 80054b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054b6:	e841 2300 	strex	r3, r2, [r1]
 80054ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1e3      	bne.n	800548a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	3314      	adds	r3, #20
 80054c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	623b      	str	r3, [r7, #32]
   return(result);
 80054d2:	6a3b      	ldr	r3, [r7, #32]
 80054d4:	f023 0301 	bic.w	r3, r3, #1
 80054d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	3314      	adds	r3, #20
 80054e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80054e6:	633a      	str	r2, [r7, #48]	; 0x30
 80054e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054ee:	e841 2300 	strex	r3, r2, [r1]
 80054f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1e3      	bne.n	80054c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2220      	movs	r2, #32
 80054fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	330c      	adds	r3, #12
 800550e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	e853 3f00 	ldrex	r3, [r3]
 8005516:	60fb      	str	r3, [r7, #12]
   return(result);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f023 0310 	bic.w	r3, r3, #16
 800551e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	330c      	adds	r3, #12
 8005528:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800552c:	61fa      	str	r2, [r7, #28]
 800552e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005530:	69b9      	ldr	r1, [r7, #24]
 8005532:	69fa      	ldr	r2, [r7, #28]
 8005534:	e841 2300 	strex	r3, r2, [r1]
 8005538:	617b      	str	r3, [r7, #20]
   return(result);
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1e3      	bne.n	8005508 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005544:	4619      	mov	r1, r3
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f848 	bl	80055dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800554c:	e023      	b.n	8005596 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800554e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d009      	beq.n	800556e <HAL_UART_IRQHandler+0x4ea>
 800555a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800555e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f929 	bl	80057be <UART_Transmit_IT>
    return;
 800556c:	e014      	b.n	8005598 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800556e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00e      	beq.n	8005598 <HAL_UART_IRQHandler+0x514>
 800557a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800557e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005582:	2b00      	cmp	r3, #0
 8005584:	d008      	beq.n	8005598 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 f969 	bl	800585e <UART_EndTransmit_IT>
    return;
 800558c:	e004      	b.n	8005598 <HAL_UART_IRQHandler+0x514>
    return;
 800558e:	bf00      	nop
 8005590:	e002      	b.n	8005598 <HAL_UART_IRQHandler+0x514>
      return;
 8005592:	bf00      	nop
 8005594:	e000      	b.n	8005598 <HAL_UART_IRQHandler+0x514>
      return;
 8005596:	bf00      	nop
  }
}
 8005598:	37e8      	adds	r7, #232	; 0xe8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop

080055a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b090      	sub	sp, #64	; 0x40
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	4613      	mov	r3, r2
 8005602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005604:	e050      	b.n	80056a8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005606:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d04c      	beq.n	80056a8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800560e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005610:	2b00      	cmp	r3, #0
 8005612:	d007      	beq.n	8005624 <UART_WaitOnFlagUntilTimeout+0x30>
 8005614:	f7fc f946 	bl	80018a4 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005620:	429a      	cmp	r2, r3
 8005622:	d241      	bcs.n	80056a8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	330c      	adds	r3, #12
 800562a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800562e:	e853 3f00 	ldrex	r3, [r3]
 8005632:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005636:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800563a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	330c      	adds	r3, #12
 8005642:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005644:	637a      	str	r2, [r7, #52]	; 0x34
 8005646:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005648:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800564a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800564c:	e841 2300 	strex	r3, r2, [r1]
 8005650:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1e5      	bne.n	8005624 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	3314      	adds	r3, #20
 800565e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	613b      	str	r3, [r7, #16]
   return(result);
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	f023 0301 	bic.w	r3, r3, #1
 800566e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3314      	adds	r3, #20
 8005676:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005678:	623a      	str	r2, [r7, #32]
 800567a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	69f9      	ldr	r1, [r7, #28]
 800567e:	6a3a      	ldr	r2, [r7, #32]
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	61bb      	str	r3, [r7, #24]
   return(result);
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e5      	bne.n	8005658 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e00f      	b.n	80056c8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	4013      	ands	r3, r2
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	bf0c      	ite	eq
 80056b8:	2301      	moveq	r3, #1
 80056ba:	2300      	movne	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	461a      	mov	r2, r3
 80056c0:	79fb      	ldrb	r3, [r7, #7]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d09f      	beq.n	8005606 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3740      	adds	r7, #64	; 0x40
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b095      	sub	sp, #84	; 0x54
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	330c      	adds	r3, #12
 80056de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056e2:	e853 3f00 	ldrex	r3, [r3]
 80056e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	330c      	adds	r3, #12
 80056f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056f8:	643a      	str	r2, [r7, #64]	; 0x40
 80056fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005700:	e841 2300 	strex	r3, r2, [r1]
 8005704:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005708:	2b00      	cmp	r3, #0
 800570a:	d1e5      	bne.n	80056d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3314      	adds	r3, #20
 8005712:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	e853 3f00 	ldrex	r3, [r3]
 800571a:	61fb      	str	r3, [r7, #28]
   return(result);
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f023 0301 	bic.w	r3, r3, #1
 8005722:	64bb      	str	r3, [r7, #72]	; 0x48
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	3314      	adds	r3, #20
 800572a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800572c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800572e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005730:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005732:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005734:	e841 2300 	strex	r3, r2, [r1]
 8005738:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800573a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1e5      	bne.n	800570c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005744:	2b01      	cmp	r3, #1
 8005746:	d119      	bne.n	800577c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	330c      	adds	r3, #12
 800574e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	e853 3f00 	ldrex	r3, [r3]
 8005756:	60bb      	str	r3, [r7, #8]
   return(result);
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	f023 0310 	bic.w	r3, r3, #16
 800575e:	647b      	str	r3, [r7, #68]	; 0x44
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	330c      	adds	r3, #12
 8005766:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005768:	61ba      	str	r2, [r7, #24]
 800576a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576c:	6979      	ldr	r1, [r7, #20]
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	e841 2300 	strex	r3, r2, [r1]
 8005774:	613b      	str	r3, [r7, #16]
   return(result);
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1e5      	bne.n	8005748 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2220      	movs	r2, #32
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
}
 800578a:	bf00      	nop
 800578c:	3754      	adds	r7, #84	; 0x54
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b084      	sub	sp, #16
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2200      	movs	r2, #0
 80057a8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f7ff ff09 	bl	80055c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057b6:	bf00      	nop
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057be:	b480      	push	{r7}
 80057c0:	b085      	sub	sp, #20
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b21      	cmp	r3, #33	; 0x21
 80057d0:	d13e      	bne.n	8005850 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057da:	d114      	bne.n	8005806 <UART_Transmit_IT+0x48>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d110      	bne.n	8005806 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	881b      	ldrh	r3, [r3, #0]
 80057ee:	461a      	mov	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057f8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	1c9a      	adds	r2, r3, #2
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	621a      	str	r2, [r3, #32]
 8005804:	e008      	b.n	8005818 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	1c59      	adds	r1, r3, #1
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6211      	str	r1, [r2, #32]
 8005810:	781a      	ldrb	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29b      	uxth	r3, r3
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	4619      	mov	r1, r3
 8005826:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10f      	bne.n	800584c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800583a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68da      	ldr	r2, [r3, #12]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800584a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800584c:	2300      	movs	r3, #0
 800584e:	e000      	b.n	8005852 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005850:	2302      	movs	r3, #2
  }
}
 8005852:	4618      	mov	r0, r3
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b082      	sub	sp, #8
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68da      	ldr	r2, [r3, #12]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005874:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2220      	movs	r2, #32
 800587a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7ff fe8e 	bl	80055a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3708      	adds	r7, #8
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b08c      	sub	sp, #48	; 0x30
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b22      	cmp	r3, #34	; 0x22
 80058a0:	f040 80ab 	bne.w	80059fa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ac:	d117      	bne.n	80058de <UART_Receive_IT+0x50>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d113      	bne.n	80058de <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058b6:	2300      	movs	r3, #0
 80058b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058be:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058cc:	b29a      	uxth	r2, r3
 80058ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d6:	1c9a      	adds	r2, r3, #2
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	629a      	str	r2, [r3, #40]	; 0x28
 80058dc:	e026      	b.n	800592c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f0:	d007      	beq.n	8005902 <UART_Receive_IT+0x74>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10a      	bne.n	8005910 <UART_Receive_IT+0x82>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d106      	bne.n	8005910 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	b2da      	uxtb	r2, r3
 800590a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590c:	701a      	strb	r2, [r3, #0]
 800590e:	e008      	b.n	8005922 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	b2db      	uxtb	r3, r3
 8005918:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800591c:	b2da      	uxtb	r2, r3
 800591e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005920:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005926:	1c5a      	adds	r2, r3, #1
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005930:	b29b      	uxth	r3, r3
 8005932:	3b01      	subs	r3, #1
 8005934:	b29b      	uxth	r3, r3
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	4619      	mov	r1, r3
 800593a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800593c:	2b00      	cmp	r3, #0
 800593e:	d15a      	bne.n	80059f6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 0220 	bic.w	r2, r2, #32
 800594e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800595e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695a      	ldr	r2, [r3, #20]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f022 0201 	bic.w	r2, r2, #1
 800596e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800597c:	2b01      	cmp	r3, #1
 800597e:	d135      	bne.n	80059ec <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	e853 3f00 	ldrex	r3, [r3]
 8005994:	613b      	str	r3, [r7, #16]
   return(result);
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	f023 0310 	bic.w	r3, r3, #16
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	330c      	adds	r3, #12
 80059a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a6:	623a      	str	r2, [r7, #32]
 80059a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059aa:	69f9      	ldr	r1, [r7, #28]
 80059ac:	6a3a      	ldr	r2, [r7, #32]
 80059ae:	e841 2300 	strex	r3, r2, [r1]
 80059b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1e5      	bne.n	8005986 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0310 	and.w	r3, r3, #16
 80059c4:	2b10      	cmp	r3, #16
 80059c6:	d10a      	bne.n	80059de <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059c8:	2300      	movs	r3, #0
 80059ca:	60fb      	str	r3, [r7, #12]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60fb      	str	r3, [r7, #12]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059e2:	4619      	mov	r1, r3
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f7ff fdf9 	bl	80055dc <HAL_UARTEx_RxEventCallback>
 80059ea:	e002      	b.n	80059f2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f7ff fde1 	bl	80055b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80059f2:	2300      	movs	r3, #0
 80059f4:	e002      	b.n	80059fc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80059f6:	2300      	movs	r3, #0
 80059f8:	e000      	b.n	80059fc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80059fa:	2302      	movs	r3, #2
  }
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3730      	adds	r7, #48	; 0x30
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a08:	b0c0      	sub	sp, #256	; 0x100
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a20:	68d9      	ldr	r1, [r3, #12]
 8005a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	ea40 0301 	orr.w	r3, r0, r1
 8005a2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	431a      	orrs	r2, r3
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a5c:	f021 010c 	bic.w	r1, r1, #12
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a6a:	430b      	orrs	r3, r1
 8005a6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a7e:	6999      	ldr	r1, [r3, #24]
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	ea40 0301 	orr.w	r3, r0, r1
 8005a8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	4b8f      	ldr	r3, [pc, #572]	; (8005cd0 <UART_SetConfig+0x2cc>)
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d005      	beq.n	8005aa4 <UART_SetConfig+0xa0>
 8005a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	4b8d      	ldr	r3, [pc, #564]	; (8005cd4 <UART_SetConfig+0x2d0>)
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d104      	bne.n	8005aae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005aa4:	f7fe f8ba 	bl	8003c1c <HAL_RCC_GetPCLK2Freq>
 8005aa8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005aac:	e003      	b.n	8005ab6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005aae:	f7fe f8a1 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 8005ab2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aba:	69db      	ldr	r3, [r3, #28]
 8005abc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ac0:	f040 810c 	bne.w	8005cdc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ac4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ace:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ad2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ad6:	4622      	mov	r2, r4
 8005ad8:	462b      	mov	r3, r5
 8005ada:	1891      	adds	r1, r2, r2
 8005adc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ade:	415b      	adcs	r3, r3
 8005ae0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ae2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	eb12 0801 	adds.w	r8, r2, r1
 8005aec:	4629      	mov	r1, r5
 8005aee:	eb43 0901 	adc.w	r9, r3, r1
 8005af2:	f04f 0200 	mov.w	r2, #0
 8005af6:	f04f 0300 	mov.w	r3, #0
 8005afa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005afe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b06:	4690      	mov	r8, r2
 8005b08:	4699      	mov	r9, r3
 8005b0a:	4623      	mov	r3, r4
 8005b0c:	eb18 0303 	adds.w	r3, r8, r3
 8005b10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b14:	462b      	mov	r3, r5
 8005b16:	eb49 0303 	adc.w	r3, r9, r3
 8005b1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b32:	460b      	mov	r3, r1
 8005b34:	18db      	adds	r3, r3, r3
 8005b36:	653b      	str	r3, [r7, #80]	; 0x50
 8005b38:	4613      	mov	r3, r2
 8005b3a:	eb42 0303 	adc.w	r3, r2, r3
 8005b3e:	657b      	str	r3, [r7, #84]	; 0x54
 8005b40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b48:	f7fa fbaa 	bl	80002a0 <__aeabi_uldivmod>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4b61      	ldr	r3, [pc, #388]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005b52:	fba3 2302 	umull	r2, r3, r3, r2
 8005b56:	095b      	lsrs	r3, r3, #5
 8005b58:	011c      	lsls	r4, r3, #4
 8005b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	464b      	mov	r3, r9
 8005b70:	1891      	adds	r1, r2, r2
 8005b72:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b74:	415b      	adcs	r3, r3
 8005b76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b7c:	4641      	mov	r1, r8
 8005b7e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b82:	4649      	mov	r1, r9
 8005b84:	eb43 0b01 	adc.w	fp, r3, r1
 8005b88:	f04f 0200 	mov.w	r2, #0
 8005b8c:	f04f 0300 	mov.w	r3, #0
 8005b90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b9c:	4692      	mov	sl, r2
 8005b9e:	469b      	mov	fp, r3
 8005ba0:	4643      	mov	r3, r8
 8005ba2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ba6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005baa:	464b      	mov	r3, r9
 8005bac:	eb4b 0303 	adc.w	r3, fp, r3
 8005bb0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005bc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	18db      	adds	r3, r3, r3
 8005bcc:	643b      	str	r3, [r7, #64]	; 0x40
 8005bce:	4613      	mov	r3, r2
 8005bd0:	eb42 0303 	adc.w	r3, r2, r3
 8005bd4:	647b      	str	r3, [r7, #68]	; 0x44
 8005bd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bde:	f7fa fb5f 	bl	80002a0 <__aeabi_uldivmod>
 8005be2:	4602      	mov	r2, r0
 8005be4:	460b      	mov	r3, r1
 8005be6:	4611      	mov	r1, r2
 8005be8:	4b3b      	ldr	r3, [pc, #236]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005bea:	fba3 2301 	umull	r2, r3, r3, r1
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	2264      	movs	r2, #100	; 0x64
 8005bf2:	fb02 f303 	mul.w	r3, r2, r3
 8005bf6:	1acb      	subs	r3, r1, r3
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005bfe:	4b36      	ldr	r3, [pc, #216]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005c00:	fba3 2302 	umull	r2, r3, r3, r2
 8005c04:	095b      	lsrs	r3, r3, #5
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c0c:	441c      	add	r4, r3
 8005c0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c12:	2200      	movs	r2, #0
 8005c14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c20:	4642      	mov	r2, r8
 8005c22:	464b      	mov	r3, r9
 8005c24:	1891      	adds	r1, r2, r2
 8005c26:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c28:	415b      	adcs	r3, r3
 8005c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c30:	4641      	mov	r1, r8
 8005c32:	1851      	adds	r1, r2, r1
 8005c34:	6339      	str	r1, [r7, #48]	; 0x30
 8005c36:	4649      	mov	r1, r9
 8005c38:	414b      	adcs	r3, r1
 8005c3a:	637b      	str	r3, [r7, #52]	; 0x34
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	f04f 0300 	mov.w	r3, #0
 8005c44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c48:	4659      	mov	r1, fp
 8005c4a:	00cb      	lsls	r3, r1, #3
 8005c4c:	4651      	mov	r1, sl
 8005c4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c52:	4651      	mov	r1, sl
 8005c54:	00ca      	lsls	r2, r1, #3
 8005c56:	4610      	mov	r0, r2
 8005c58:	4619      	mov	r1, r3
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	189b      	adds	r3, r3, r2
 8005c60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c64:	464b      	mov	r3, r9
 8005c66:	460a      	mov	r2, r1
 8005c68:	eb42 0303 	adc.w	r3, r2, r3
 8005c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c84:	460b      	mov	r3, r1
 8005c86:	18db      	adds	r3, r3, r3
 8005c88:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	eb42 0303 	adc.w	r3, r2, r3
 8005c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c9a:	f7fa fb01 	bl	80002a0 <__aeabi_uldivmod>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	4b0d      	ldr	r3, [pc, #52]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005ca4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ca8:	095b      	lsrs	r3, r3, #5
 8005caa:	2164      	movs	r1, #100	; 0x64
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	3332      	adds	r3, #50	; 0x32
 8005cb6:	4a08      	ldr	r2, [pc, #32]	; (8005cd8 <UART_SetConfig+0x2d4>)
 8005cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbc:	095b      	lsrs	r3, r3, #5
 8005cbe:	f003 0207 	and.w	r2, r3, #7
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4422      	add	r2, r4
 8005cca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ccc:	e105      	b.n	8005eda <UART_SetConfig+0x4d6>
 8005cce:	bf00      	nop
 8005cd0:	40011000 	.word	0x40011000
 8005cd4:	40011400 	.word	0x40011400
 8005cd8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005ce6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005cea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005cee:	4642      	mov	r2, r8
 8005cf0:	464b      	mov	r3, r9
 8005cf2:	1891      	adds	r1, r2, r2
 8005cf4:	6239      	str	r1, [r7, #32]
 8005cf6:	415b      	adcs	r3, r3
 8005cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cfa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cfe:	4641      	mov	r1, r8
 8005d00:	1854      	adds	r4, r2, r1
 8005d02:	4649      	mov	r1, r9
 8005d04:	eb43 0501 	adc.w	r5, r3, r1
 8005d08:	f04f 0200 	mov.w	r2, #0
 8005d0c:	f04f 0300 	mov.w	r3, #0
 8005d10:	00eb      	lsls	r3, r5, #3
 8005d12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d16:	00e2      	lsls	r2, r4, #3
 8005d18:	4614      	mov	r4, r2
 8005d1a:	461d      	mov	r5, r3
 8005d1c:	4643      	mov	r3, r8
 8005d1e:	18e3      	adds	r3, r4, r3
 8005d20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d24:	464b      	mov	r3, r9
 8005d26:	eb45 0303 	adc.w	r3, r5, r3
 8005d2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d3e:	f04f 0200 	mov.w	r2, #0
 8005d42:	f04f 0300 	mov.w	r3, #0
 8005d46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	008b      	lsls	r3, r1, #2
 8005d4e:	4621      	mov	r1, r4
 8005d50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d54:	4621      	mov	r1, r4
 8005d56:	008a      	lsls	r2, r1, #2
 8005d58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d5c:	f7fa faa0 	bl	80002a0 <__aeabi_uldivmod>
 8005d60:	4602      	mov	r2, r0
 8005d62:	460b      	mov	r3, r1
 8005d64:	4b60      	ldr	r3, [pc, #384]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005d66:	fba3 2302 	umull	r2, r3, r3, r2
 8005d6a:	095b      	lsrs	r3, r3, #5
 8005d6c:	011c      	lsls	r4, r3, #4
 8005d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d72:	2200      	movs	r2, #0
 8005d74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d80:	4642      	mov	r2, r8
 8005d82:	464b      	mov	r3, r9
 8005d84:	1891      	adds	r1, r2, r2
 8005d86:	61b9      	str	r1, [r7, #24]
 8005d88:	415b      	adcs	r3, r3
 8005d8a:	61fb      	str	r3, [r7, #28]
 8005d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d90:	4641      	mov	r1, r8
 8005d92:	1851      	adds	r1, r2, r1
 8005d94:	6139      	str	r1, [r7, #16]
 8005d96:	4649      	mov	r1, r9
 8005d98:	414b      	adcs	r3, r1
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	f04f 0200 	mov.w	r2, #0
 8005da0:	f04f 0300 	mov.w	r3, #0
 8005da4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005da8:	4659      	mov	r1, fp
 8005daa:	00cb      	lsls	r3, r1, #3
 8005dac:	4651      	mov	r1, sl
 8005dae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005db2:	4651      	mov	r1, sl
 8005db4:	00ca      	lsls	r2, r1, #3
 8005db6:	4610      	mov	r0, r2
 8005db8:	4619      	mov	r1, r3
 8005dba:	4603      	mov	r3, r0
 8005dbc:	4642      	mov	r2, r8
 8005dbe:	189b      	adds	r3, r3, r2
 8005dc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005dc4:	464b      	mov	r3, r9
 8005dc6:	460a      	mov	r2, r1
 8005dc8:	eb42 0303 	adc.w	r3, r2, r3
 8005dcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ddc:	f04f 0200 	mov.w	r2, #0
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005de8:	4649      	mov	r1, r9
 8005dea:	008b      	lsls	r3, r1, #2
 8005dec:	4641      	mov	r1, r8
 8005dee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005df2:	4641      	mov	r1, r8
 8005df4:	008a      	lsls	r2, r1, #2
 8005df6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005dfa:	f7fa fa51 	bl	80002a0 <__aeabi_uldivmod>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4b39      	ldr	r3, [pc, #228]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005e04:	fba3 1302 	umull	r1, r3, r3, r2
 8005e08:	095b      	lsrs	r3, r3, #5
 8005e0a:	2164      	movs	r1, #100	; 0x64
 8005e0c:	fb01 f303 	mul.w	r3, r1, r3
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	011b      	lsls	r3, r3, #4
 8005e14:	3332      	adds	r3, #50	; 0x32
 8005e16:	4a34      	ldr	r2, [pc, #208]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005e18:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1c:	095b      	lsrs	r3, r3, #5
 8005e1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e22:	441c      	add	r4, r3
 8005e24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e28:	2200      	movs	r2, #0
 8005e2a:	673b      	str	r3, [r7, #112]	; 0x70
 8005e2c:	677a      	str	r2, [r7, #116]	; 0x74
 8005e2e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e32:	4642      	mov	r2, r8
 8005e34:	464b      	mov	r3, r9
 8005e36:	1891      	adds	r1, r2, r2
 8005e38:	60b9      	str	r1, [r7, #8]
 8005e3a:	415b      	adcs	r3, r3
 8005e3c:	60fb      	str	r3, [r7, #12]
 8005e3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e42:	4641      	mov	r1, r8
 8005e44:	1851      	adds	r1, r2, r1
 8005e46:	6039      	str	r1, [r7, #0]
 8005e48:	4649      	mov	r1, r9
 8005e4a:	414b      	adcs	r3, r1
 8005e4c:	607b      	str	r3, [r7, #4]
 8005e4e:	f04f 0200 	mov.w	r2, #0
 8005e52:	f04f 0300 	mov.w	r3, #0
 8005e56:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e5a:	4659      	mov	r1, fp
 8005e5c:	00cb      	lsls	r3, r1, #3
 8005e5e:	4651      	mov	r1, sl
 8005e60:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e64:	4651      	mov	r1, sl
 8005e66:	00ca      	lsls	r2, r1, #3
 8005e68:	4610      	mov	r0, r2
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	4642      	mov	r2, r8
 8005e70:	189b      	adds	r3, r3, r2
 8005e72:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e74:	464b      	mov	r3, r9
 8005e76:	460a      	mov	r2, r1
 8005e78:	eb42 0303 	adc.w	r3, r2, r3
 8005e7c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	663b      	str	r3, [r7, #96]	; 0x60
 8005e88:	667a      	str	r2, [r7, #100]	; 0x64
 8005e8a:	f04f 0200 	mov.w	r2, #0
 8005e8e:	f04f 0300 	mov.w	r3, #0
 8005e92:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e96:	4649      	mov	r1, r9
 8005e98:	008b      	lsls	r3, r1, #2
 8005e9a:	4641      	mov	r1, r8
 8005e9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ea0:	4641      	mov	r1, r8
 8005ea2:	008a      	lsls	r2, r1, #2
 8005ea4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ea8:	f7fa f9fa 	bl	80002a0 <__aeabi_uldivmod>
 8005eac:	4602      	mov	r2, r0
 8005eae:	460b      	mov	r3, r1
 8005eb0:	4b0d      	ldr	r3, [pc, #52]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005eb2:	fba3 1302 	umull	r1, r3, r3, r2
 8005eb6:	095b      	lsrs	r3, r3, #5
 8005eb8:	2164      	movs	r1, #100	; 0x64
 8005eba:	fb01 f303 	mul.w	r3, r1, r3
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	011b      	lsls	r3, r3, #4
 8005ec2:	3332      	adds	r3, #50	; 0x32
 8005ec4:	4a08      	ldr	r2, [pc, #32]	; (8005ee8 <UART_SetConfig+0x4e4>)
 8005ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	f003 020f 	and.w	r2, r3, #15
 8005ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4422      	add	r2, r4
 8005ed8:	609a      	str	r2, [r3, #8]
}
 8005eda:	bf00      	nop
 8005edc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ee6:	bf00      	nop
 8005ee8:	51eb851f 	.word	0x51eb851f

08005eec <__errno>:
 8005eec:	4b01      	ldr	r3, [pc, #4]	; (8005ef4 <__errno+0x8>)
 8005eee:	6818      	ldr	r0, [r3, #0]
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	20000014 	.word	0x20000014

08005ef8 <__libc_init_array>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	4d0d      	ldr	r5, [pc, #52]	; (8005f30 <__libc_init_array+0x38>)
 8005efc:	4c0d      	ldr	r4, [pc, #52]	; (8005f34 <__libc_init_array+0x3c>)
 8005efe:	1b64      	subs	r4, r4, r5
 8005f00:	10a4      	asrs	r4, r4, #2
 8005f02:	2600      	movs	r6, #0
 8005f04:	42a6      	cmp	r6, r4
 8005f06:	d109      	bne.n	8005f1c <__libc_init_array+0x24>
 8005f08:	4d0b      	ldr	r5, [pc, #44]	; (8005f38 <__libc_init_array+0x40>)
 8005f0a:	4c0c      	ldr	r4, [pc, #48]	; (8005f3c <__libc_init_array+0x44>)
 8005f0c:	f001 fa34 	bl	8007378 <_init>
 8005f10:	1b64      	subs	r4, r4, r5
 8005f12:	10a4      	asrs	r4, r4, #2
 8005f14:	2600      	movs	r6, #0
 8005f16:	42a6      	cmp	r6, r4
 8005f18:	d105      	bne.n	8005f26 <__libc_init_array+0x2e>
 8005f1a:	bd70      	pop	{r4, r5, r6, pc}
 8005f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f20:	4798      	blx	r3
 8005f22:	3601      	adds	r6, #1
 8005f24:	e7ee      	b.n	8005f04 <__libc_init_array+0xc>
 8005f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f2a:	4798      	blx	r3
 8005f2c:	3601      	adds	r6, #1
 8005f2e:	e7f2      	b.n	8005f16 <__libc_init_array+0x1e>
 8005f30:	080075a8 	.word	0x080075a8
 8005f34:	080075a8 	.word	0x080075a8
 8005f38:	080075a8 	.word	0x080075a8
 8005f3c:	080075ac 	.word	0x080075ac

08005f40 <memset>:
 8005f40:	4402      	add	r2, r0
 8005f42:	4603      	mov	r3, r0
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d100      	bne.n	8005f4a <memset+0xa>
 8005f48:	4770      	bx	lr
 8005f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4e:	e7f9      	b.n	8005f44 <memset+0x4>

08005f50 <iprintf>:
 8005f50:	b40f      	push	{r0, r1, r2, r3}
 8005f52:	4b0a      	ldr	r3, [pc, #40]	; (8005f7c <iprintf+0x2c>)
 8005f54:	b513      	push	{r0, r1, r4, lr}
 8005f56:	681c      	ldr	r4, [r3, #0]
 8005f58:	b124      	cbz	r4, 8005f64 <iprintf+0x14>
 8005f5a:	69a3      	ldr	r3, [r4, #24]
 8005f5c:	b913      	cbnz	r3, 8005f64 <iprintf+0x14>
 8005f5e:	4620      	mov	r0, r4
 8005f60:	f000 fab2 	bl	80064c8 <__sinit>
 8005f64:	ab05      	add	r3, sp, #20
 8005f66:	9a04      	ldr	r2, [sp, #16]
 8005f68:	68a1      	ldr	r1, [r4, #8]
 8005f6a:	9301      	str	r3, [sp, #4]
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f000 fe17 	bl	8006ba0 <_vfiprintf_r>
 8005f72:	b002      	add	sp, #8
 8005f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f78:	b004      	add	sp, #16
 8005f7a:	4770      	bx	lr
 8005f7c:	20000014 	.word	0x20000014

08005f80 <_puts_r>:
 8005f80:	b570      	push	{r4, r5, r6, lr}
 8005f82:	460e      	mov	r6, r1
 8005f84:	4605      	mov	r5, r0
 8005f86:	b118      	cbz	r0, 8005f90 <_puts_r+0x10>
 8005f88:	6983      	ldr	r3, [r0, #24]
 8005f8a:	b90b      	cbnz	r3, 8005f90 <_puts_r+0x10>
 8005f8c:	f000 fa9c 	bl	80064c8 <__sinit>
 8005f90:	69ab      	ldr	r3, [r5, #24]
 8005f92:	68ac      	ldr	r4, [r5, #8]
 8005f94:	b913      	cbnz	r3, 8005f9c <_puts_r+0x1c>
 8005f96:	4628      	mov	r0, r5
 8005f98:	f000 fa96 	bl	80064c8 <__sinit>
 8005f9c:	4b2c      	ldr	r3, [pc, #176]	; (8006050 <_puts_r+0xd0>)
 8005f9e:	429c      	cmp	r4, r3
 8005fa0:	d120      	bne.n	8005fe4 <_puts_r+0x64>
 8005fa2:	686c      	ldr	r4, [r5, #4]
 8005fa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fa6:	07db      	lsls	r3, r3, #31
 8005fa8:	d405      	bmi.n	8005fb6 <_puts_r+0x36>
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	0598      	lsls	r0, r3, #22
 8005fae:	d402      	bmi.n	8005fb6 <_puts_r+0x36>
 8005fb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fb2:	f000 fb27 	bl	8006604 <__retarget_lock_acquire_recursive>
 8005fb6:	89a3      	ldrh	r3, [r4, #12]
 8005fb8:	0719      	lsls	r1, r3, #28
 8005fba:	d51d      	bpl.n	8005ff8 <_puts_r+0x78>
 8005fbc:	6923      	ldr	r3, [r4, #16]
 8005fbe:	b1db      	cbz	r3, 8005ff8 <_puts_r+0x78>
 8005fc0:	3e01      	subs	r6, #1
 8005fc2:	68a3      	ldr	r3, [r4, #8]
 8005fc4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	60a3      	str	r3, [r4, #8]
 8005fcc:	bb39      	cbnz	r1, 800601e <_puts_r+0x9e>
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	da38      	bge.n	8006044 <_puts_r+0xc4>
 8005fd2:	4622      	mov	r2, r4
 8005fd4:	210a      	movs	r1, #10
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f000 f89c 	bl	8006114 <__swbuf_r>
 8005fdc:	3001      	adds	r0, #1
 8005fde:	d011      	beq.n	8006004 <_puts_r+0x84>
 8005fe0:	250a      	movs	r5, #10
 8005fe2:	e011      	b.n	8006008 <_puts_r+0x88>
 8005fe4:	4b1b      	ldr	r3, [pc, #108]	; (8006054 <_puts_r+0xd4>)
 8005fe6:	429c      	cmp	r4, r3
 8005fe8:	d101      	bne.n	8005fee <_puts_r+0x6e>
 8005fea:	68ac      	ldr	r4, [r5, #8]
 8005fec:	e7da      	b.n	8005fa4 <_puts_r+0x24>
 8005fee:	4b1a      	ldr	r3, [pc, #104]	; (8006058 <_puts_r+0xd8>)
 8005ff0:	429c      	cmp	r4, r3
 8005ff2:	bf08      	it	eq
 8005ff4:	68ec      	ldreq	r4, [r5, #12]
 8005ff6:	e7d5      	b.n	8005fa4 <_puts_r+0x24>
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	f000 f8dc 	bl	80061b8 <__swsetup_r>
 8006000:	2800      	cmp	r0, #0
 8006002:	d0dd      	beq.n	8005fc0 <_puts_r+0x40>
 8006004:	f04f 35ff 	mov.w	r5, #4294967295
 8006008:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800600a:	07da      	lsls	r2, r3, #31
 800600c:	d405      	bmi.n	800601a <_puts_r+0x9a>
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	059b      	lsls	r3, r3, #22
 8006012:	d402      	bmi.n	800601a <_puts_r+0x9a>
 8006014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006016:	f000 faf6 	bl	8006606 <__retarget_lock_release_recursive>
 800601a:	4628      	mov	r0, r5
 800601c:	bd70      	pop	{r4, r5, r6, pc}
 800601e:	2b00      	cmp	r3, #0
 8006020:	da04      	bge.n	800602c <_puts_r+0xac>
 8006022:	69a2      	ldr	r2, [r4, #24]
 8006024:	429a      	cmp	r2, r3
 8006026:	dc06      	bgt.n	8006036 <_puts_r+0xb6>
 8006028:	290a      	cmp	r1, #10
 800602a:	d004      	beq.n	8006036 <_puts_r+0xb6>
 800602c:	6823      	ldr	r3, [r4, #0]
 800602e:	1c5a      	adds	r2, r3, #1
 8006030:	6022      	str	r2, [r4, #0]
 8006032:	7019      	strb	r1, [r3, #0]
 8006034:	e7c5      	b.n	8005fc2 <_puts_r+0x42>
 8006036:	4622      	mov	r2, r4
 8006038:	4628      	mov	r0, r5
 800603a:	f000 f86b 	bl	8006114 <__swbuf_r>
 800603e:	3001      	adds	r0, #1
 8006040:	d1bf      	bne.n	8005fc2 <_puts_r+0x42>
 8006042:	e7df      	b.n	8006004 <_puts_r+0x84>
 8006044:	6823      	ldr	r3, [r4, #0]
 8006046:	250a      	movs	r5, #10
 8006048:	1c5a      	adds	r2, r3, #1
 800604a:	6022      	str	r2, [r4, #0]
 800604c:	701d      	strb	r5, [r3, #0]
 800604e:	e7db      	b.n	8006008 <_puts_r+0x88>
 8006050:	0800752c 	.word	0x0800752c
 8006054:	0800754c 	.word	0x0800754c
 8006058:	0800750c 	.word	0x0800750c

0800605c <puts>:
 800605c:	4b02      	ldr	r3, [pc, #8]	; (8006068 <puts+0xc>)
 800605e:	4601      	mov	r1, r0
 8006060:	6818      	ldr	r0, [r3, #0]
 8006062:	f7ff bf8d 	b.w	8005f80 <_puts_r>
 8006066:	bf00      	nop
 8006068:	20000014 	.word	0x20000014

0800606c <sniprintf>:
 800606c:	b40c      	push	{r2, r3}
 800606e:	b530      	push	{r4, r5, lr}
 8006070:	4b17      	ldr	r3, [pc, #92]	; (80060d0 <sniprintf+0x64>)
 8006072:	1e0c      	subs	r4, r1, #0
 8006074:	681d      	ldr	r5, [r3, #0]
 8006076:	b09d      	sub	sp, #116	; 0x74
 8006078:	da08      	bge.n	800608c <sniprintf+0x20>
 800607a:	238b      	movs	r3, #139	; 0x8b
 800607c:	602b      	str	r3, [r5, #0]
 800607e:	f04f 30ff 	mov.w	r0, #4294967295
 8006082:	b01d      	add	sp, #116	; 0x74
 8006084:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006088:	b002      	add	sp, #8
 800608a:	4770      	bx	lr
 800608c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006090:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006094:	bf14      	ite	ne
 8006096:	f104 33ff 	addne.w	r3, r4, #4294967295
 800609a:	4623      	moveq	r3, r4
 800609c:	9304      	str	r3, [sp, #16]
 800609e:	9307      	str	r3, [sp, #28]
 80060a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80060a4:	9002      	str	r0, [sp, #8]
 80060a6:	9006      	str	r0, [sp, #24]
 80060a8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80060ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80060ae:	ab21      	add	r3, sp, #132	; 0x84
 80060b0:	a902      	add	r1, sp, #8
 80060b2:	4628      	mov	r0, r5
 80060b4:	9301      	str	r3, [sp, #4]
 80060b6:	f000 fc49 	bl	800694c <_svfiprintf_r>
 80060ba:	1c43      	adds	r3, r0, #1
 80060bc:	bfbc      	itt	lt
 80060be:	238b      	movlt	r3, #139	; 0x8b
 80060c0:	602b      	strlt	r3, [r5, #0]
 80060c2:	2c00      	cmp	r4, #0
 80060c4:	d0dd      	beq.n	8006082 <sniprintf+0x16>
 80060c6:	9b02      	ldr	r3, [sp, #8]
 80060c8:	2200      	movs	r2, #0
 80060ca:	701a      	strb	r2, [r3, #0]
 80060cc:	e7d9      	b.n	8006082 <sniprintf+0x16>
 80060ce:	bf00      	nop
 80060d0:	20000014 	.word	0x20000014

080060d4 <siprintf>:
 80060d4:	b40e      	push	{r1, r2, r3}
 80060d6:	b500      	push	{lr}
 80060d8:	b09c      	sub	sp, #112	; 0x70
 80060da:	ab1d      	add	r3, sp, #116	; 0x74
 80060dc:	9002      	str	r0, [sp, #8]
 80060de:	9006      	str	r0, [sp, #24]
 80060e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80060e4:	4809      	ldr	r0, [pc, #36]	; (800610c <siprintf+0x38>)
 80060e6:	9107      	str	r1, [sp, #28]
 80060e8:	9104      	str	r1, [sp, #16]
 80060ea:	4909      	ldr	r1, [pc, #36]	; (8006110 <siprintf+0x3c>)
 80060ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80060f0:	9105      	str	r1, [sp, #20]
 80060f2:	6800      	ldr	r0, [r0, #0]
 80060f4:	9301      	str	r3, [sp, #4]
 80060f6:	a902      	add	r1, sp, #8
 80060f8:	f000 fc28 	bl	800694c <_svfiprintf_r>
 80060fc:	9b02      	ldr	r3, [sp, #8]
 80060fe:	2200      	movs	r2, #0
 8006100:	701a      	strb	r2, [r3, #0]
 8006102:	b01c      	add	sp, #112	; 0x70
 8006104:	f85d eb04 	ldr.w	lr, [sp], #4
 8006108:	b003      	add	sp, #12
 800610a:	4770      	bx	lr
 800610c:	20000014 	.word	0x20000014
 8006110:	ffff0208 	.word	0xffff0208

08006114 <__swbuf_r>:
 8006114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006116:	460e      	mov	r6, r1
 8006118:	4614      	mov	r4, r2
 800611a:	4605      	mov	r5, r0
 800611c:	b118      	cbz	r0, 8006126 <__swbuf_r+0x12>
 800611e:	6983      	ldr	r3, [r0, #24]
 8006120:	b90b      	cbnz	r3, 8006126 <__swbuf_r+0x12>
 8006122:	f000 f9d1 	bl	80064c8 <__sinit>
 8006126:	4b21      	ldr	r3, [pc, #132]	; (80061ac <__swbuf_r+0x98>)
 8006128:	429c      	cmp	r4, r3
 800612a:	d12b      	bne.n	8006184 <__swbuf_r+0x70>
 800612c:	686c      	ldr	r4, [r5, #4]
 800612e:	69a3      	ldr	r3, [r4, #24]
 8006130:	60a3      	str	r3, [r4, #8]
 8006132:	89a3      	ldrh	r3, [r4, #12]
 8006134:	071a      	lsls	r2, r3, #28
 8006136:	d52f      	bpl.n	8006198 <__swbuf_r+0x84>
 8006138:	6923      	ldr	r3, [r4, #16]
 800613a:	b36b      	cbz	r3, 8006198 <__swbuf_r+0x84>
 800613c:	6923      	ldr	r3, [r4, #16]
 800613e:	6820      	ldr	r0, [r4, #0]
 8006140:	1ac0      	subs	r0, r0, r3
 8006142:	6963      	ldr	r3, [r4, #20]
 8006144:	b2f6      	uxtb	r6, r6
 8006146:	4283      	cmp	r3, r0
 8006148:	4637      	mov	r7, r6
 800614a:	dc04      	bgt.n	8006156 <__swbuf_r+0x42>
 800614c:	4621      	mov	r1, r4
 800614e:	4628      	mov	r0, r5
 8006150:	f000 f926 	bl	80063a0 <_fflush_r>
 8006154:	bb30      	cbnz	r0, 80061a4 <__swbuf_r+0x90>
 8006156:	68a3      	ldr	r3, [r4, #8]
 8006158:	3b01      	subs	r3, #1
 800615a:	60a3      	str	r3, [r4, #8]
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	1c5a      	adds	r2, r3, #1
 8006160:	6022      	str	r2, [r4, #0]
 8006162:	701e      	strb	r6, [r3, #0]
 8006164:	6963      	ldr	r3, [r4, #20]
 8006166:	3001      	adds	r0, #1
 8006168:	4283      	cmp	r3, r0
 800616a:	d004      	beq.n	8006176 <__swbuf_r+0x62>
 800616c:	89a3      	ldrh	r3, [r4, #12]
 800616e:	07db      	lsls	r3, r3, #31
 8006170:	d506      	bpl.n	8006180 <__swbuf_r+0x6c>
 8006172:	2e0a      	cmp	r6, #10
 8006174:	d104      	bne.n	8006180 <__swbuf_r+0x6c>
 8006176:	4621      	mov	r1, r4
 8006178:	4628      	mov	r0, r5
 800617a:	f000 f911 	bl	80063a0 <_fflush_r>
 800617e:	b988      	cbnz	r0, 80061a4 <__swbuf_r+0x90>
 8006180:	4638      	mov	r0, r7
 8006182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006184:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <__swbuf_r+0x9c>)
 8006186:	429c      	cmp	r4, r3
 8006188:	d101      	bne.n	800618e <__swbuf_r+0x7a>
 800618a:	68ac      	ldr	r4, [r5, #8]
 800618c:	e7cf      	b.n	800612e <__swbuf_r+0x1a>
 800618e:	4b09      	ldr	r3, [pc, #36]	; (80061b4 <__swbuf_r+0xa0>)
 8006190:	429c      	cmp	r4, r3
 8006192:	bf08      	it	eq
 8006194:	68ec      	ldreq	r4, [r5, #12]
 8006196:	e7ca      	b.n	800612e <__swbuf_r+0x1a>
 8006198:	4621      	mov	r1, r4
 800619a:	4628      	mov	r0, r5
 800619c:	f000 f80c 	bl	80061b8 <__swsetup_r>
 80061a0:	2800      	cmp	r0, #0
 80061a2:	d0cb      	beq.n	800613c <__swbuf_r+0x28>
 80061a4:	f04f 37ff 	mov.w	r7, #4294967295
 80061a8:	e7ea      	b.n	8006180 <__swbuf_r+0x6c>
 80061aa:	bf00      	nop
 80061ac:	0800752c 	.word	0x0800752c
 80061b0:	0800754c 	.word	0x0800754c
 80061b4:	0800750c 	.word	0x0800750c

080061b8 <__swsetup_r>:
 80061b8:	4b32      	ldr	r3, [pc, #200]	; (8006284 <__swsetup_r+0xcc>)
 80061ba:	b570      	push	{r4, r5, r6, lr}
 80061bc:	681d      	ldr	r5, [r3, #0]
 80061be:	4606      	mov	r6, r0
 80061c0:	460c      	mov	r4, r1
 80061c2:	b125      	cbz	r5, 80061ce <__swsetup_r+0x16>
 80061c4:	69ab      	ldr	r3, [r5, #24]
 80061c6:	b913      	cbnz	r3, 80061ce <__swsetup_r+0x16>
 80061c8:	4628      	mov	r0, r5
 80061ca:	f000 f97d 	bl	80064c8 <__sinit>
 80061ce:	4b2e      	ldr	r3, [pc, #184]	; (8006288 <__swsetup_r+0xd0>)
 80061d0:	429c      	cmp	r4, r3
 80061d2:	d10f      	bne.n	80061f4 <__swsetup_r+0x3c>
 80061d4:	686c      	ldr	r4, [r5, #4]
 80061d6:	89a3      	ldrh	r3, [r4, #12]
 80061d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80061dc:	0719      	lsls	r1, r3, #28
 80061de:	d42c      	bmi.n	800623a <__swsetup_r+0x82>
 80061e0:	06dd      	lsls	r5, r3, #27
 80061e2:	d411      	bmi.n	8006208 <__swsetup_r+0x50>
 80061e4:	2309      	movs	r3, #9
 80061e6:	6033      	str	r3, [r6, #0]
 80061e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80061ec:	81a3      	strh	r3, [r4, #12]
 80061ee:	f04f 30ff 	mov.w	r0, #4294967295
 80061f2:	e03e      	b.n	8006272 <__swsetup_r+0xba>
 80061f4:	4b25      	ldr	r3, [pc, #148]	; (800628c <__swsetup_r+0xd4>)
 80061f6:	429c      	cmp	r4, r3
 80061f8:	d101      	bne.n	80061fe <__swsetup_r+0x46>
 80061fa:	68ac      	ldr	r4, [r5, #8]
 80061fc:	e7eb      	b.n	80061d6 <__swsetup_r+0x1e>
 80061fe:	4b24      	ldr	r3, [pc, #144]	; (8006290 <__swsetup_r+0xd8>)
 8006200:	429c      	cmp	r4, r3
 8006202:	bf08      	it	eq
 8006204:	68ec      	ldreq	r4, [r5, #12]
 8006206:	e7e6      	b.n	80061d6 <__swsetup_r+0x1e>
 8006208:	0758      	lsls	r0, r3, #29
 800620a:	d512      	bpl.n	8006232 <__swsetup_r+0x7a>
 800620c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800620e:	b141      	cbz	r1, 8006222 <__swsetup_r+0x6a>
 8006210:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006214:	4299      	cmp	r1, r3
 8006216:	d002      	beq.n	800621e <__swsetup_r+0x66>
 8006218:	4630      	mov	r0, r6
 800621a:	f000 fa5b 	bl	80066d4 <_free_r>
 800621e:	2300      	movs	r3, #0
 8006220:	6363      	str	r3, [r4, #52]	; 0x34
 8006222:	89a3      	ldrh	r3, [r4, #12]
 8006224:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006228:	81a3      	strh	r3, [r4, #12]
 800622a:	2300      	movs	r3, #0
 800622c:	6063      	str	r3, [r4, #4]
 800622e:	6923      	ldr	r3, [r4, #16]
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	89a3      	ldrh	r3, [r4, #12]
 8006234:	f043 0308 	orr.w	r3, r3, #8
 8006238:	81a3      	strh	r3, [r4, #12]
 800623a:	6923      	ldr	r3, [r4, #16]
 800623c:	b94b      	cbnz	r3, 8006252 <__swsetup_r+0x9a>
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006244:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006248:	d003      	beq.n	8006252 <__swsetup_r+0x9a>
 800624a:	4621      	mov	r1, r4
 800624c:	4630      	mov	r0, r6
 800624e:	f000 fa01 	bl	8006654 <__smakebuf_r>
 8006252:	89a0      	ldrh	r0, [r4, #12]
 8006254:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006258:	f010 0301 	ands.w	r3, r0, #1
 800625c:	d00a      	beq.n	8006274 <__swsetup_r+0xbc>
 800625e:	2300      	movs	r3, #0
 8006260:	60a3      	str	r3, [r4, #8]
 8006262:	6963      	ldr	r3, [r4, #20]
 8006264:	425b      	negs	r3, r3
 8006266:	61a3      	str	r3, [r4, #24]
 8006268:	6923      	ldr	r3, [r4, #16]
 800626a:	b943      	cbnz	r3, 800627e <__swsetup_r+0xc6>
 800626c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006270:	d1ba      	bne.n	80061e8 <__swsetup_r+0x30>
 8006272:	bd70      	pop	{r4, r5, r6, pc}
 8006274:	0781      	lsls	r1, r0, #30
 8006276:	bf58      	it	pl
 8006278:	6963      	ldrpl	r3, [r4, #20]
 800627a:	60a3      	str	r3, [r4, #8]
 800627c:	e7f4      	b.n	8006268 <__swsetup_r+0xb0>
 800627e:	2000      	movs	r0, #0
 8006280:	e7f7      	b.n	8006272 <__swsetup_r+0xba>
 8006282:	bf00      	nop
 8006284:	20000014 	.word	0x20000014
 8006288:	0800752c 	.word	0x0800752c
 800628c:	0800754c 	.word	0x0800754c
 8006290:	0800750c 	.word	0x0800750c

08006294 <__sflush_r>:
 8006294:	898a      	ldrh	r2, [r1, #12]
 8006296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800629a:	4605      	mov	r5, r0
 800629c:	0710      	lsls	r0, r2, #28
 800629e:	460c      	mov	r4, r1
 80062a0:	d458      	bmi.n	8006354 <__sflush_r+0xc0>
 80062a2:	684b      	ldr	r3, [r1, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	dc05      	bgt.n	80062b4 <__sflush_r+0x20>
 80062a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	dc02      	bgt.n	80062b4 <__sflush_r+0x20>
 80062ae:	2000      	movs	r0, #0
 80062b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80062b6:	2e00      	cmp	r6, #0
 80062b8:	d0f9      	beq.n	80062ae <__sflush_r+0x1a>
 80062ba:	2300      	movs	r3, #0
 80062bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80062c0:	682f      	ldr	r7, [r5, #0]
 80062c2:	602b      	str	r3, [r5, #0]
 80062c4:	d032      	beq.n	800632c <__sflush_r+0x98>
 80062c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	075a      	lsls	r2, r3, #29
 80062cc:	d505      	bpl.n	80062da <__sflush_r+0x46>
 80062ce:	6863      	ldr	r3, [r4, #4]
 80062d0:	1ac0      	subs	r0, r0, r3
 80062d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80062d4:	b10b      	cbz	r3, 80062da <__sflush_r+0x46>
 80062d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80062d8:	1ac0      	subs	r0, r0, r3
 80062da:	2300      	movs	r3, #0
 80062dc:	4602      	mov	r2, r0
 80062de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80062e0:	6a21      	ldr	r1, [r4, #32]
 80062e2:	4628      	mov	r0, r5
 80062e4:	47b0      	blx	r6
 80062e6:	1c43      	adds	r3, r0, #1
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	d106      	bne.n	80062fa <__sflush_r+0x66>
 80062ec:	6829      	ldr	r1, [r5, #0]
 80062ee:	291d      	cmp	r1, #29
 80062f0:	d82c      	bhi.n	800634c <__sflush_r+0xb8>
 80062f2:	4a2a      	ldr	r2, [pc, #168]	; (800639c <__sflush_r+0x108>)
 80062f4:	40ca      	lsrs	r2, r1
 80062f6:	07d6      	lsls	r6, r2, #31
 80062f8:	d528      	bpl.n	800634c <__sflush_r+0xb8>
 80062fa:	2200      	movs	r2, #0
 80062fc:	6062      	str	r2, [r4, #4]
 80062fe:	04d9      	lsls	r1, r3, #19
 8006300:	6922      	ldr	r2, [r4, #16]
 8006302:	6022      	str	r2, [r4, #0]
 8006304:	d504      	bpl.n	8006310 <__sflush_r+0x7c>
 8006306:	1c42      	adds	r2, r0, #1
 8006308:	d101      	bne.n	800630e <__sflush_r+0x7a>
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	b903      	cbnz	r3, 8006310 <__sflush_r+0x7c>
 800630e:	6560      	str	r0, [r4, #84]	; 0x54
 8006310:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006312:	602f      	str	r7, [r5, #0]
 8006314:	2900      	cmp	r1, #0
 8006316:	d0ca      	beq.n	80062ae <__sflush_r+0x1a>
 8006318:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800631c:	4299      	cmp	r1, r3
 800631e:	d002      	beq.n	8006326 <__sflush_r+0x92>
 8006320:	4628      	mov	r0, r5
 8006322:	f000 f9d7 	bl	80066d4 <_free_r>
 8006326:	2000      	movs	r0, #0
 8006328:	6360      	str	r0, [r4, #52]	; 0x34
 800632a:	e7c1      	b.n	80062b0 <__sflush_r+0x1c>
 800632c:	6a21      	ldr	r1, [r4, #32]
 800632e:	2301      	movs	r3, #1
 8006330:	4628      	mov	r0, r5
 8006332:	47b0      	blx	r6
 8006334:	1c41      	adds	r1, r0, #1
 8006336:	d1c7      	bne.n	80062c8 <__sflush_r+0x34>
 8006338:	682b      	ldr	r3, [r5, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d0c4      	beq.n	80062c8 <__sflush_r+0x34>
 800633e:	2b1d      	cmp	r3, #29
 8006340:	d001      	beq.n	8006346 <__sflush_r+0xb2>
 8006342:	2b16      	cmp	r3, #22
 8006344:	d101      	bne.n	800634a <__sflush_r+0xb6>
 8006346:	602f      	str	r7, [r5, #0]
 8006348:	e7b1      	b.n	80062ae <__sflush_r+0x1a>
 800634a:	89a3      	ldrh	r3, [r4, #12]
 800634c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006350:	81a3      	strh	r3, [r4, #12]
 8006352:	e7ad      	b.n	80062b0 <__sflush_r+0x1c>
 8006354:	690f      	ldr	r7, [r1, #16]
 8006356:	2f00      	cmp	r7, #0
 8006358:	d0a9      	beq.n	80062ae <__sflush_r+0x1a>
 800635a:	0793      	lsls	r3, r2, #30
 800635c:	680e      	ldr	r6, [r1, #0]
 800635e:	bf08      	it	eq
 8006360:	694b      	ldreq	r3, [r1, #20]
 8006362:	600f      	str	r7, [r1, #0]
 8006364:	bf18      	it	ne
 8006366:	2300      	movne	r3, #0
 8006368:	eba6 0807 	sub.w	r8, r6, r7
 800636c:	608b      	str	r3, [r1, #8]
 800636e:	f1b8 0f00 	cmp.w	r8, #0
 8006372:	dd9c      	ble.n	80062ae <__sflush_r+0x1a>
 8006374:	6a21      	ldr	r1, [r4, #32]
 8006376:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006378:	4643      	mov	r3, r8
 800637a:	463a      	mov	r2, r7
 800637c:	4628      	mov	r0, r5
 800637e:	47b0      	blx	r6
 8006380:	2800      	cmp	r0, #0
 8006382:	dc06      	bgt.n	8006392 <__sflush_r+0xfe>
 8006384:	89a3      	ldrh	r3, [r4, #12]
 8006386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800638a:	81a3      	strh	r3, [r4, #12]
 800638c:	f04f 30ff 	mov.w	r0, #4294967295
 8006390:	e78e      	b.n	80062b0 <__sflush_r+0x1c>
 8006392:	4407      	add	r7, r0
 8006394:	eba8 0800 	sub.w	r8, r8, r0
 8006398:	e7e9      	b.n	800636e <__sflush_r+0xda>
 800639a:	bf00      	nop
 800639c:	20400001 	.word	0x20400001

080063a0 <_fflush_r>:
 80063a0:	b538      	push	{r3, r4, r5, lr}
 80063a2:	690b      	ldr	r3, [r1, #16]
 80063a4:	4605      	mov	r5, r0
 80063a6:	460c      	mov	r4, r1
 80063a8:	b913      	cbnz	r3, 80063b0 <_fflush_r+0x10>
 80063aa:	2500      	movs	r5, #0
 80063ac:	4628      	mov	r0, r5
 80063ae:	bd38      	pop	{r3, r4, r5, pc}
 80063b0:	b118      	cbz	r0, 80063ba <_fflush_r+0x1a>
 80063b2:	6983      	ldr	r3, [r0, #24]
 80063b4:	b90b      	cbnz	r3, 80063ba <_fflush_r+0x1a>
 80063b6:	f000 f887 	bl	80064c8 <__sinit>
 80063ba:	4b14      	ldr	r3, [pc, #80]	; (800640c <_fflush_r+0x6c>)
 80063bc:	429c      	cmp	r4, r3
 80063be:	d11b      	bne.n	80063f8 <_fflush_r+0x58>
 80063c0:	686c      	ldr	r4, [r5, #4]
 80063c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d0ef      	beq.n	80063aa <_fflush_r+0xa>
 80063ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80063cc:	07d0      	lsls	r0, r2, #31
 80063ce:	d404      	bmi.n	80063da <_fflush_r+0x3a>
 80063d0:	0599      	lsls	r1, r3, #22
 80063d2:	d402      	bmi.n	80063da <_fflush_r+0x3a>
 80063d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063d6:	f000 f915 	bl	8006604 <__retarget_lock_acquire_recursive>
 80063da:	4628      	mov	r0, r5
 80063dc:	4621      	mov	r1, r4
 80063de:	f7ff ff59 	bl	8006294 <__sflush_r>
 80063e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80063e4:	07da      	lsls	r2, r3, #31
 80063e6:	4605      	mov	r5, r0
 80063e8:	d4e0      	bmi.n	80063ac <_fflush_r+0xc>
 80063ea:	89a3      	ldrh	r3, [r4, #12]
 80063ec:	059b      	lsls	r3, r3, #22
 80063ee:	d4dd      	bmi.n	80063ac <_fflush_r+0xc>
 80063f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063f2:	f000 f908 	bl	8006606 <__retarget_lock_release_recursive>
 80063f6:	e7d9      	b.n	80063ac <_fflush_r+0xc>
 80063f8:	4b05      	ldr	r3, [pc, #20]	; (8006410 <_fflush_r+0x70>)
 80063fa:	429c      	cmp	r4, r3
 80063fc:	d101      	bne.n	8006402 <_fflush_r+0x62>
 80063fe:	68ac      	ldr	r4, [r5, #8]
 8006400:	e7df      	b.n	80063c2 <_fflush_r+0x22>
 8006402:	4b04      	ldr	r3, [pc, #16]	; (8006414 <_fflush_r+0x74>)
 8006404:	429c      	cmp	r4, r3
 8006406:	bf08      	it	eq
 8006408:	68ec      	ldreq	r4, [r5, #12]
 800640a:	e7da      	b.n	80063c2 <_fflush_r+0x22>
 800640c:	0800752c 	.word	0x0800752c
 8006410:	0800754c 	.word	0x0800754c
 8006414:	0800750c 	.word	0x0800750c

08006418 <std>:
 8006418:	2300      	movs	r3, #0
 800641a:	b510      	push	{r4, lr}
 800641c:	4604      	mov	r4, r0
 800641e:	e9c0 3300 	strd	r3, r3, [r0]
 8006422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006426:	6083      	str	r3, [r0, #8]
 8006428:	8181      	strh	r1, [r0, #12]
 800642a:	6643      	str	r3, [r0, #100]	; 0x64
 800642c:	81c2      	strh	r2, [r0, #14]
 800642e:	6183      	str	r3, [r0, #24]
 8006430:	4619      	mov	r1, r3
 8006432:	2208      	movs	r2, #8
 8006434:	305c      	adds	r0, #92	; 0x5c
 8006436:	f7ff fd83 	bl	8005f40 <memset>
 800643a:	4b05      	ldr	r3, [pc, #20]	; (8006450 <std+0x38>)
 800643c:	6263      	str	r3, [r4, #36]	; 0x24
 800643e:	4b05      	ldr	r3, [pc, #20]	; (8006454 <std+0x3c>)
 8006440:	62a3      	str	r3, [r4, #40]	; 0x28
 8006442:	4b05      	ldr	r3, [pc, #20]	; (8006458 <std+0x40>)
 8006444:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006446:	4b05      	ldr	r3, [pc, #20]	; (800645c <std+0x44>)
 8006448:	6224      	str	r4, [r4, #32]
 800644a:	6323      	str	r3, [r4, #48]	; 0x30
 800644c:	bd10      	pop	{r4, pc}
 800644e:	bf00      	nop
 8006450:	08007149 	.word	0x08007149
 8006454:	0800716b 	.word	0x0800716b
 8006458:	080071a3 	.word	0x080071a3
 800645c:	080071c7 	.word	0x080071c7

08006460 <_cleanup_r>:
 8006460:	4901      	ldr	r1, [pc, #4]	; (8006468 <_cleanup_r+0x8>)
 8006462:	f000 b8af 	b.w	80065c4 <_fwalk_reent>
 8006466:	bf00      	nop
 8006468:	080063a1 	.word	0x080063a1

0800646c <__sfmoreglue>:
 800646c:	b570      	push	{r4, r5, r6, lr}
 800646e:	2268      	movs	r2, #104	; 0x68
 8006470:	1e4d      	subs	r5, r1, #1
 8006472:	4355      	muls	r5, r2
 8006474:	460e      	mov	r6, r1
 8006476:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800647a:	f000 f997 	bl	80067ac <_malloc_r>
 800647e:	4604      	mov	r4, r0
 8006480:	b140      	cbz	r0, 8006494 <__sfmoreglue+0x28>
 8006482:	2100      	movs	r1, #0
 8006484:	e9c0 1600 	strd	r1, r6, [r0]
 8006488:	300c      	adds	r0, #12
 800648a:	60a0      	str	r0, [r4, #8]
 800648c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006490:	f7ff fd56 	bl	8005f40 <memset>
 8006494:	4620      	mov	r0, r4
 8006496:	bd70      	pop	{r4, r5, r6, pc}

08006498 <__sfp_lock_acquire>:
 8006498:	4801      	ldr	r0, [pc, #4]	; (80064a0 <__sfp_lock_acquire+0x8>)
 800649a:	f000 b8b3 	b.w	8006604 <__retarget_lock_acquire_recursive>
 800649e:	bf00      	nop
 80064a0:	20000295 	.word	0x20000295

080064a4 <__sfp_lock_release>:
 80064a4:	4801      	ldr	r0, [pc, #4]	; (80064ac <__sfp_lock_release+0x8>)
 80064a6:	f000 b8ae 	b.w	8006606 <__retarget_lock_release_recursive>
 80064aa:	bf00      	nop
 80064ac:	20000295 	.word	0x20000295

080064b0 <__sinit_lock_acquire>:
 80064b0:	4801      	ldr	r0, [pc, #4]	; (80064b8 <__sinit_lock_acquire+0x8>)
 80064b2:	f000 b8a7 	b.w	8006604 <__retarget_lock_acquire_recursive>
 80064b6:	bf00      	nop
 80064b8:	20000296 	.word	0x20000296

080064bc <__sinit_lock_release>:
 80064bc:	4801      	ldr	r0, [pc, #4]	; (80064c4 <__sinit_lock_release+0x8>)
 80064be:	f000 b8a2 	b.w	8006606 <__retarget_lock_release_recursive>
 80064c2:	bf00      	nop
 80064c4:	20000296 	.word	0x20000296

080064c8 <__sinit>:
 80064c8:	b510      	push	{r4, lr}
 80064ca:	4604      	mov	r4, r0
 80064cc:	f7ff fff0 	bl	80064b0 <__sinit_lock_acquire>
 80064d0:	69a3      	ldr	r3, [r4, #24]
 80064d2:	b11b      	cbz	r3, 80064dc <__sinit+0x14>
 80064d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064d8:	f7ff bff0 	b.w	80064bc <__sinit_lock_release>
 80064dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80064e0:	6523      	str	r3, [r4, #80]	; 0x50
 80064e2:	4b13      	ldr	r3, [pc, #76]	; (8006530 <__sinit+0x68>)
 80064e4:	4a13      	ldr	r2, [pc, #76]	; (8006534 <__sinit+0x6c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80064ea:	42a3      	cmp	r3, r4
 80064ec:	bf04      	itt	eq
 80064ee:	2301      	moveq	r3, #1
 80064f0:	61a3      	streq	r3, [r4, #24]
 80064f2:	4620      	mov	r0, r4
 80064f4:	f000 f820 	bl	8006538 <__sfp>
 80064f8:	6060      	str	r0, [r4, #4]
 80064fa:	4620      	mov	r0, r4
 80064fc:	f000 f81c 	bl	8006538 <__sfp>
 8006500:	60a0      	str	r0, [r4, #8]
 8006502:	4620      	mov	r0, r4
 8006504:	f000 f818 	bl	8006538 <__sfp>
 8006508:	2200      	movs	r2, #0
 800650a:	60e0      	str	r0, [r4, #12]
 800650c:	2104      	movs	r1, #4
 800650e:	6860      	ldr	r0, [r4, #4]
 8006510:	f7ff ff82 	bl	8006418 <std>
 8006514:	68a0      	ldr	r0, [r4, #8]
 8006516:	2201      	movs	r2, #1
 8006518:	2109      	movs	r1, #9
 800651a:	f7ff ff7d 	bl	8006418 <std>
 800651e:	68e0      	ldr	r0, [r4, #12]
 8006520:	2202      	movs	r2, #2
 8006522:	2112      	movs	r1, #18
 8006524:	f7ff ff78 	bl	8006418 <std>
 8006528:	2301      	movs	r3, #1
 800652a:	61a3      	str	r3, [r4, #24]
 800652c:	e7d2      	b.n	80064d4 <__sinit+0xc>
 800652e:	bf00      	nop
 8006530:	08007508 	.word	0x08007508
 8006534:	08006461 	.word	0x08006461

08006538 <__sfp>:
 8006538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653a:	4607      	mov	r7, r0
 800653c:	f7ff ffac 	bl	8006498 <__sfp_lock_acquire>
 8006540:	4b1e      	ldr	r3, [pc, #120]	; (80065bc <__sfp+0x84>)
 8006542:	681e      	ldr	r6, [r3, #0]
 8006544:	69b3      	ldr	r3, [r6, #24]
 8006546:	b913      	cbnz	r3, 800654e <__sfp+0x16>
 8006548:	4630      	mov	r0, r6
 800654a:	f7ff ffbd 	bl	80064c8 <__sinit>
 800654e:	3648      	adds	r6, #72	; 0x48
 8006550:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006554:	3b01      	subs	r3, #1
 8006556:	d503      	bpl.n	8006560 <__sfp+0x28>
 8006558:	6833      	ldr	r3, [r6, #0]
 800655a:	b30b      	cbz	r3, 80065a0 <__sfp+0x68>
 800655c:	6836      	ldr	r6, [r6, #0]
 800655e:	e7f7      	b.n	8006550 <__sfp+0x18>
 8006560:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006564:	b9d5      	cbnz	r5, 800659c <__sfp+0x64>
 8006566:	4b16      	ldr	r3, [pc, #88]	; (80065c0 <__sfp+0x88>)
 8006568:	60e3      	str	r3, [r4, #12]
 800656a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800656e:	6665      	str	r5, [r4, #100]	; 0x64
 8006570:	f000 f847 	bl	8006602 <__retarget_lock_init_recursive>
 8006574:	f7ff ff96 	bl	80064a4 <__sfp_lock_release>
 8006578:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800657c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006580:	6025      	str	r5, [r4, #0]
 8006582:	61a5      	str	r5, [r4, #24]
 8006584:	2208      	movs	r2, #8
 8006586:	4629      	mov	r1, r5
 8006588:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800658c:	f7ff fcd8 	bl	8005f40 <memset>
 8006590:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006594:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006598:	4620      	mov	r0, r4
 800659a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800659c:	3468      	adds	r4, #104	; 0x68
 800659e:	e7d9      	b.n	8006554 <__sfp+0x1c>
 80065a0:	2104      	movs	r1, #4
 80065a2:	4638      	mov	r0, r7
 80065a4:	f7ff ff62 	bl	800646c <__sfmoreglue>
 80065a8:	4604      	mov	r4, r0
 80065aa:	6030      	str	r0, [r6, #0]
 80065ac:	2800      	cmp	r0, #0
 80065ae:	d1d5      	bne.n	800655c <__sfp+0x24>
 80065b0:	f7ff ff78 	bl	80064a4 <__sfp_lock_release>
 80065b4:	230c      	movs	r3, #12
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	e7ee      	b.n	8006598 <__sfp+0x60>
 80065ba:	bf00      	nop
 80065bc:	08007508 	.word	0x08007508
 80065c0:	ffff0001 	.word	0xffff0001

080065c4 <_fwalk_reent>:
 80065c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065c8:	4606      	mov	r6, r0
 80065ca:	4688      	mov	r8, r1
 80065cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80065d0:	2700      	movs	r7, #0
 80065d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065d6:	f1b9 0901 	subs.w	r9, r9, #1
 80065da:	d505      	bpl.n	80065e8 <_fwalk_reent+0x24>
 80065dc:	6824      	ldr	r4, [r4, #0]
 80065de:	2c00      	cmp	r4, #0
 80065e0:	d1f7      	bne.n	80065d2 <_fwalk_reent+0xe>
 80065e2:	4638      	mov	r0, r7
 80065e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065e8:	89ab      	ldrh	r3, [r5, #12]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d907      	bls.n	80065fe <_fwalk_reent+0x3a>
 80065ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80065f2:	3301      	adds	r3, #1
 80065f4:	d003      	beq.n	80065fe <_fwalk_reent+0x3a>
 80065f6:	4629      	mov	r1, r5
 80065f8:	4630      	mov	r0, r6
 80065fa:	47c0      	blx	r8
 80065fc:	4307      	orrs	r7, r0
 80065fe:	3568      	adds	r5, #104	; 0x68
 8006600:	e7e9      	b.n	80065d6 <_fwalk_reent+0x12>

08006602 <__retarget_lock_init_recursive>:
 8006602:	4770      	bx	lr

08006604 <__retarget_lock_acquire_recursive>:
 8006604:	4770      	bx	lr

08006606 <__retarget_lock_release_recursive>:
 8006606:	4770      	bx	lr

08006608 <__swhatbuf_r>:
 8006608:	b570      	push	{r4, r5, r6, lr}
 800660a:	460e      	mov	r6, r1
 800660c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006610:	2900      	cmp	r1, #0
 8006612:	b096      	sub	sp, #88	; 0x58
 8006614:	4614      	mov	r4, r2
 8006616:	461d      	mov	r5, r3
 8006618:	da08      	bge.n	800662c <__swhatbuf_r+0x24>
 800661a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	602a      	str	r2, [r5, #0]
 8006622:	061a      	lsls	r2, r3, #24
 8006624:	d410      	bmi.n	8006648 <__swhatbuf_r+0x40>
 8006626:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800662a:	e00e      	b.n	800664a <__swhatbuf_r+0x42>
 800662c:	466a      	mov	r2, sp
 800662e:	f000 fdf1 	bl	8007214 <_fstat_r>
 8006632:	2800      	cmp	r0, #0
 8006634:	dbf1      	blt.n	800661a <__swhatbuf_r+0x12>
 8006636:	9a01      	ldr	r2, [sp, #4]
 8006638:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800663c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006640:	425a      	negs	r2, r3
 8006642:	415a      	adcs	r2, r3
 8006644:	602a      	str	r2, [r5, #0]
 8006646:	e7ee      	b.n	8006626 <__swhatbuf_r+0x1e>
 8006648:	2340      	movs	r3, #64	; 0x40
 800664a:	2000      	movs	r0, #0
 800664c:	6023      	str	r3, [r4, #0]
 800664e:	b016      	add	sp, #88	; 0x58
 8006650:	bd70      	pop	{r4, r5, r6, pc}
	...

08006654 <__smakebuf_r>:
 8006654:	898b      	ldrh	r3, [r1, #12]
 8006656:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006658:	079d      	lsls	r5, r3, #30
 800665a:	4606      	mov	r6, r0
 800665c:	460c      	mov	r4, r1
 800665e:	d507      	bpl.n	8006670 <__smakebuf_r+0x1c>
 8006660:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	6123      	str	r3, [r4, #16]
 8006668:	2301      	movs	r3, #1
 800666a:	6163      	str	r3, [r4, #20]
 800666c:	b002      	add	sp, #8
 800666e:	bd70      	pop	{r4, r5, r6, pc}
 8006670:	ab01      	add	r3, sp, #4
 8006672:	466a      	mov	r2, sp
 8006674:	f7ff ffc8 	bl	8006608 <__swhatbuf_r>
 8006678:	9900      	ldr	r1, [sp, #0]
 800667a:	4605      	mov	r5, r0
 800667c:	4630      	mov	r0, r6
 800667e:	f000 f895 	bl	80067ac <_malloc_r>
 8006682:	b948      	cbnz	r0, 8006698 <__smakebuf_r+0x44>
 8006684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006688:	059a      	lsls	r2, r3, #22
 800668a:	d4ef      	bmi.n	800666c <__smakebuf_r+0x18>
 800668c:	f023 0303 	bic.w	r3, r3, #3
 8006690:	f043 0302 	orr.w	r3, r3, #2
 8006694:	81a3      	strh	r3, [r4, #12]
 8006696:	e7e3      	b.n	8006660 <__smakebuf_r+0xc>
 8006698:	4b0d      	ldr	r3, [pc, #52]	; (80066d0 <__smakebuf_r+0x7c>)
 800669a:	62b3      	str	r3, [r6, #40]	; 0x28
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	6020      	str	r0, [r4, #0]
 80066a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a4:	81a3      	strh	r3, [r4, #12]
 80066a6:	9b00      	ldr	r3, [sp, #0]
 80066a8:	6163      	str	r3, [r4, #20]
 80066aa:	9b01      	ldr	r3, [sp, #4]
 80066ac:	6120      	str	r0, [r4, #16]
 80066ae:	b15b      	cbz	r3, 80066c8 <__smakebuf_r+0x74>
 80066b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066b4:	4630      	mov	r0, r6
 80066b6:	f000 fdbf 	bl	8007238 <_isatty_r>
 80066ba:	b128      	cbz	r0, 80066c8 <__smakebuf_r+0x74>
 80066bc:	89a3      	ldrh	r3, [r4, #12]
 80066be:	f023 0303 	bic.w	r3, r3, #3
 80066c2:	f043 0301 	orr.w	r3, r3, #1
 80066c6:	81a3      	strh	r3, [r4, #12]
 80066c8:	89a0      	ldrh	r0, [r4, #12]
 80066ca:	4305      	orrs	r5, r0
 80066cc:	81a5      	strh	r5, [r4, #12]
 80066ce:	e7cd      	b.n	800666c <__smakebuf_r+0x18>
 80066d0:	08006461 	.word	0x08006461

080066d4 <_free_r>:
 80066d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066d6:	2900      	cmp	r1, #0
 80066d8:	d044      	beq.n	8006764 <_free_r+0x90>
 80066da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066de:	9001      	str	r0, [sp, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f1a1 0404 	sub.w	r4, r1, #4
 80066e6:	bfb8      	it	lt
 80066e8:	18e4      	addlt	r4, r4, r3
 80066ea:	f000 fdef 	bl	80072cc <__malloc_lock>
 80066ee:	4a1e      	ldr	r2, [pc, #120]	; (8006768 <_free_r+0x94>)
 80066f0:	9801      	ldr	r0, [sp, #4]
 80066f2:	6813      	ldr	r3, [r2, #0]
 80066f4:	b933      	cbnz	r3, 8006704 <_free_r+0x30>
 80066f6:	6063      	str	r3, [r4, #4]
 80066f8:	6014      	str	r4, [r2, #0]
 80066fa:	b003      	add	sp, #12
 80066fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006700:	f000 bdea 	b.w	80072d8 <__malloc_unlock>
 8006704:	42a3      	cmp	r3, r4
 8006706:	d908      	bls.n	800671a <_free_r+0x46>
 8006708:	6825      	ldr	r5, [r4, #0]
 800670a:	1961      	adds	r1, r4, r5
 800670c:	428b      	cmp	r3, r1
 800670e:	bf01      	itttt	eq
 8006710:	6819      	ldreq	r1, [r3, #0]
 8006712:	685b      	ldreq	r3, [r3, #4]
 8006714:	1949      	addeq	r1, r1, r5
 8006716:	6021      	streq	r1, [r4, #0]
 8006718:	e7ed      	b.n	80066f6 <_free_r+0x22>
 800671a:	461a      	mov	r2, r3
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	b10b      	cbz	r3, 8006724 <_free_r+0x50>
 8006720:	42a3      	cmp	r3, r4
 8006722:	d9fa      	bls.n	800671a <_free_r+0x46>
 8006724:	6811      	ldr	r1, [r2, #0]
 8006726:	1855      	adds	r5, r2, r1
 8006728:	42a5      	cmp	r5, r4
 800672a:	d10b      	bne.n	8006744 <_free_r+0x70>
 800672c:	6824      	ldr	r4, [r4, #0]
 800672e:	4421      	add	r1, r4
 8006730:	1854      	adds	r4, r2, r1
 8006732:	42a3      	cmp	r3, r4
 8006734:	6011      	str	r1, [r2, #0]
 8006736:	d1e0      	bne.n	80066fa <_free_r+0x26>
 8006738:	681c      	ldr	r4, [r3, #0]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	6053      	str	r3, [r2, #4]
 800673e:	4421      	add	r1, r4
 8006740:	6011      	str	r1, [r2, #0]
 8006742:	e7da      	b.n	80066fa <_free_r+0x26>
 8006744:	d902      	bls.n	800674c <_free_r+0x78>
 8006746:	230c      	movs	r3, #12
 8006748:	6003      	str	r3, [r0, #0]
 800674a:	e7d6      	b.n	80066fa <_free_r+0x26>
 800674c:	6825      	ldr	r5, [r4, #0]
 800674e:	1961      	adds	r1, r4, r5
 8006750:	428b      	cmp	r3, r1
 8006752:	bf04      	itt	eq
 8006754:	6819      	ldreq	r1, [r3, #0]
 8006756:	685b      	ldreq	r3, [r3, #4]
 8006758:	6063      	str	r3, [r4, #4]
 800675a:	bf04      	itt	eq
 800675c:	1949      	addeq	r1, r1, r5
 800675e:	6021      	streq	r1, [r4, #0]
 8006760:	6054      	str	r4, [r2, #4]
 8006762:	e7ca      	b.n	80066fa <_free_r+0x26>
 8006764:	b003      	add	sp, #12
 8006766:	bd30      	pop	{r4, r5, pc}
 8006768:	20000298 	.word	0x20000298

0800676c <sbrk_aligned>:
 800676c:	b570      	push	{r4, r5, r6, lr}
 800676e:	4e0e      	ldr	r6, [pc, #56]	; (80067a8 <sbrk_aligned+0x3c>)
 8006770:	460c      	mov	r4, r1
 8006772:	6831      	ldr	r1, [r6, #0]
 8006774:	4605      	mov	r5, r0
 8006776:	b911      	cbnz	r1, 800677e <sbrk_aligned+0x12>
 8006778:	f000 fcd6 	bl	8007128 <_sbrk_r>
 800677c:	6030      	str	r0, [r6, #0]
 800677e:	4621      	mov	r1, r4
 8006780:	4628      	mov	r0, r5
 8006782:	f000 fcd1 	bl	8007128 <_sbrk_r>
 8006786:	1c43      	adds	r3, r0, #1
 8006788:	d00a      	beq.n	80067a0 <sbrk_aligned+0x34>
 800678a:	1cc4      	adds	r4, r0, #3
 800678c:	f024 0403 	bic.w	r4, r4, #3
 8006790:	42a0      	cmp	r0, r4
 8006792:	d007      	beq.n	80067a4 <sbrk_aligned+0x38>
 8006794:	1a21      	subs	r1, r4, r0
 8006796:	4628      	mov	r0, r5
 8006798:	f000 fcc6 	bl	8007128 <_sbrk_r>
 800679c:	3001      	adds	r0, #1
 800679e:	d101      	bne.n	80067a4 <sbrk_aligned+0x38>
 80067a0:	f04f 34ff 	mov.w	r4, #4294967295
 80067a4:	4620      	mov	r0, r4
 80067a6:	bd70      	pop	{r4, r5, r6, pc}
 80067a8:	2000029c 	.word	0x2000029c

080067ac <_malloc_r>:
 80067ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067b0:	1ccd      	adds	r5, r1, #3
 80067b2:	f025 0503 	bic.w	r5, r5, #3
 80067b6:	3508      	adds	r5, #8
 80067b8:	2d0c      	cmp	r5, #12
 80067ba:	bf38      	it	cc
 80067bc:	250c      	movcc	r5, #12
 80067be:	2d00      	cmp	r5, #0
 80067c0:	4607      	mov	r7, r0
 80067c2:	db01      	blt.n	80067c8 <_malloc_r+0x1c>
 80067c4:	42a9      	cmp	r1, r5
 80067c6:	d905      	bls.n	80067d4 <_malloc_r+0x28>
 80067c8:	230c      	movs	r3, #12
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	2600      	movs	r6, #0
 80067ce:	4630      	mov	r0, r6
 80067d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067d4:	4e2e      	ldr	r6, [pc, #184]	; (8006890 <_malloc_r+0xe4>)
 80067d6:	f000 fd79 	bl	80072cc <__malloc_lock>
 80067da:	6833      	ldr	r3, [r6, #0]
 80067dc:	461c      	mov	r4, r3
 80067de:	bb34      	cbnz	r4, 800682e <_malloc_r+0x82>
 80067e0:	4629      	mov	r1, r5
 80067e2:	4638      	mov	r0, r7
 80067e4:	f7ff ffc2 	bl	800676c <sbrk_aligned>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	4604      	mov	r4, r0
 80067ec:	d14d      	bne.n	800688a <_malloc_r+0xde>
 80067ee:	6834      	ldr	r4, [r6, #0]
 80067f0:	4626      	mov	r6, r4
 80067f2:	2e00      	cmp	r6, #0
 80067f4:	d140      	bne.n	8006878 <_malloc_r+0xcc>
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	4631      	mov	r1, r6
 80067fa:	4638      	mov	r0, r7
 80067fc:	eb04 0803 	add.w	r8, r4, r3
 8006800:	f000 fc92 	bl	8007128 <_sbrk_r>
 8006804:	4580      	cmp	r8, r0
 8006806:	d13a      	bne.n	800687e <_malloc_r+0xd2>
 8006808:	6821      	ldr	r1, [r4, #0]
 800680a:	3503      	adds	r5, #3
 800680c:	1a6d      	subs	r5, r5, r1
 800680e:	f025 0503 	bic.w	r5, r5, #3
 8006812:	3508      	adds	r5, #8
 8006814:	2d0c      	cmp	r5, #12
 8006816:	bf38      	it	cc
 8006818:	250c      	movcc	r5, #12
 800681a:	4629      	mov	r1, r5
 800681c:	4638      	mov	r0, r7
 800681e:	f7ff ffa5 	bl	800676c <sbrk_aligned>
 8006822:	3001      	adds	r0, #1
 8006824:	d02b      	beq.n	800687e <_malloc_r+0xd2>
 8006826:	6823      	ldr	r3, [r4, #0]
 8006828:	442b      	add	r3, r5
 800682a:	6023      	str	r3, [r4, #0]
 800682c:	e00e      	b.n	800684c <_malloc_r+0xa0>
 800682e:	6822      	ldr	r2, [r4, #0]
 8006830:	1b52      	subs	r2, r2, r5
 8006832:	d41e      	bmi.n	8006872 <_malloc_r+0xc6>
 8006834:	2a0b      	cmp	r2, #11
 8006836:	d916      	bls.n	8006866 <_malloc_r+0xba>
 8006838:	1961      	adds	r1, r4, r5
 800683a:	42a3      	cmp	r3, r4
 800683c:	6025      	str	r5, [r4, #0]
 800683e:	bf18      	it	ne
 8006840:	6059      	strne	r1, [r3, #4]
 8006842:	6863      	ldr	r3, [r4, #4]
 8006844:	bf08      	it	eq
 8006846:	6031      	streq	r1, [r6, #0]
 8006848:	5162      	str	r2, [r4, r5]
 800684a:	604b      	str	r3, [r1, #4]
 800684c:	4638      	mov	r0, r7
 800684e:	f104 060b 	add.w	r6, r4, #11
 8006852:	f000 fd41 	bl	80072d8 <__malloc_unlock>
 8006856:	f026 0607 	bic.w	r6, r6, #7
 800685a:	1d23      	adds	r3, r4, #4
 800685c:	1af2      	subs	r2, r6, r3
 800685e:	d0b6      	beq.n	80067ce <_malloc_r+0x22>
 8006860:	1b9b      	subs	r3, r3, r6
 8006862:	50a3      	str	r3, [r4, r2]
 8006864:	e7b3      	b.n	80067ce <_malloc_r+0x22>
 8006866:	6862      	ldr	r2, [r4, #4]
 8006868:	42a3      	cmp	r3, r4
 800686a:	bf0c      	ite	eq
 800686c:	6032      	streq	r2, [r6, #0]
 800686e:	605a      	strne	r2, [r3, #4]
 8006870:	e7ec      	b.n	800684c <_malloc_r+0xa0>
 8006872:	4623      	mov	r3, r4
 8006874:	6864      	ldr	r4, [r4, #4]
 8006876:	e7b2      	b.n	80067de <_malloc_r+0x32>
 8006878:	4634      	mov	r4, r6
 800687a:	6876      	ldr	r6, [r6, #4]
 800687c:	e7b9      	b.n	80067f2 <_malloc_r+0x46>
 800687e:	230c      	movs	r3, #12
 8006880:	603b      	str	r3, [r7, #0]
 8006882:	4638      	mov	r0, r7
 8006884:	f000 fd28 	bl	80072d8 <__malloc_unlock>
 8006888:	e7a1      	b.n	80067ce <_malloc_r+0x22>
 800688a:	6025      	str	r5, [r4, #0]
 800688c:	e7de      	b.n	800684c <_malloc_r+0xa0>
 800688e:	bf00      	nop
 8006890:	20000298 	.word	0x20000298

08006894 <__ssputs_r>:
 8006894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006898:	688e      	ldr	r6, [r1, #8]
 800689a:	429e      	cmp	r6, r3
 800689c:	4682      	mov	sl, r0
 800689e:	460c      	mov	r4, r1
 80068a0:	4690      	mov	r8, r2
 80068a2:	461f      	mov	r7, r3
 80068a4:	d838      	bhi.n	8006918 <__ssputs_r+0x84>
 80068a6:	898a      	ldrh	r2, [r1, #12]
 80068a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80068ac:	d032      	beq.n	8006914 <__ssputs_r+0x80>
 80068ae:	6825      	ldr	r5, [r4, #0]
 80068b0:	6909      	ldr	r1, [r1, #16]
 80068b2:	eba5 0901 	sub.w	r9, r5, r1
 80068b6:	6965      	ldr	r5, [r4, #20]
 80068b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068c0:	3301      	adds	r3, #1
 80068c2:	444b      	add	r3, r9
 80068c4:	106d      	asrs	r5, r5, #1
 80068c6:	429d      	cmp	r5, r3
 80068c8:	bf38      	it	cc
 80068ca:	461d      	movcc	r5, r3
 80068cc:	0553      	lsls	r3, r2, #21
 80068ce:	d531      	bpl.n	8006934 <__ssputs_r+0xa0>
 80068d0:	4629      	mov	r1, r5
 80068d2:	f7ff ff6b 	bl	80067ac <_malloc_r>
 80068d6:	4606      	mov	r6, r0
 80068d8:	b950      	cbnz	r0, 80068f0 <__ssputs_r+0x5c>
 80068da:	230c      	movs	r3, #12
 80068dc:	f8ca 3000 	str.w	r3, [sl]
 80068e0:	89a3      	ldrh	r3, [r4, #12]
 80068e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068e6:	81a3      	strh	r3, [r4, #12]
 80068e8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f0:	6921      	ldr	r1, [r4, #16]
 80068f2:	464a      	mov	r2, r9
 80068f4:	f000 fcc2 	bl	800727c <memcpy>
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80068fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006902:	81a3      	strh	r3, [r4, #12]
 8006904:	6126      	str	r6, [r4, #16]
 8006906:	6165      	str	r5, [r4, #20]
 8006908:	444e      	add	r6, r9
 800690a:	eba5 0509 	sub.w	r5, r5, r9
 800690e:	6026      	str	r6, [r4, #0]
 8006910:	60a5      	str	r5, [r4, #8]
 8006912:	463e      	mov	r6, r7
 8006914:	42be      	cmp	r6, r7
 8006916:	d900      	bls.n	800691a <__ssputs_r+0x86>
 8006918:	463e      	mov	r6, r7
 800691a:	6820      	ldr	r0, [r4, #0]
 800691c:	4632      	mov	r2, r6
 800691e:	4641      	mov	r1, r8
 8006920:	f000 fcba 	bl	8007298 <memmove>
 8006924:	68a3      	ldr	r3, [r4, #8]
 8006926:	1b9b      	subs	r3, r3, r6
 8006928:	60a3      	str	r3, [r4, #8]
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	4433      	add	r3, r6
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	2000      	movs	r0, #0
 8006932:	e7db      	b.n	80068ec <__ssputs_r+0x58>
 8006934:	462a      	mov	r2, r5
 8006936:	f000 fcd5 	bl	80072e4 <_realloc_r>
 800693a:	4606      	mov	r6, r0
 800693c:	2800      	cmp	r0, #0
 800693e:	d1e1      	bne.n	8006904 <__ssputs_r+0x70>
 8006940:	6921      	ldr	r1, [r4, #16]
 8006942:	4650      	mov	r0, sl
 8006944:	f7ff fec6 	bl	80066d4 <_free_r>
 8006948:	e7c7      	b.n	80068da <__ssputs_r+0x46>
	...

0800694c <_svfiprintf_r>:
 800694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006950:	4698      	mov	r8, r3
 8006952:	898b      	ldrh	r3, [r1, #12]
 8006954:	061b      	lsls	r3, r3, #24
 8006956:	b09d      	sub	sp, #116	; 0x74
 8006958:	4607      	mov	r7, r0
 800695a:	460d      	mov	r5, r1
 800695c:	4614      	mov	r4, r2
 800695e:	d50e      	bpl.n	800697e <_svfiprintf_r+0x32>
 8006960:	690b      	ldr	r3, [r1, #16]
 8006962:	b963      	cbnz	r3, 800697e <_svfiprintf_r+0x32>
 8006964:	2140      	movs	r1, #64	; 0x40
 8006966:	f7ff ff21 	bl	80067ac <_malloc_r>
 800696a:	6028      	str	r0, [r5, #0]
 800696c:	6128      	str	r0, [r5, #16]
 800696e:	b920      	cbnz	r0, 800697a <_svfiprintf_r+0x2e>
 8006970:	230c      	movs	r3, #12
 8006972:	603b      	str	r3, [r7, #0]
 8006974:	f04f 30ff 	mov.w	r0, #4294967295
 8006978:	e0d1      	b.n	8006b1e <_svfiprintf_r+0x1d2>
 800697a:	2340      	movs	r3, #64	; 0x40
 800697c:	616b      	str	r3, [r5, #20]
 800697e:	2300      	movs	r3, #0
 8006980:	9309      	str	r3, [sp, #36]	; 0x24
 8006982:	2320      	movs	r3, #32
 8006984:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006988:	f8cd 800c 	str.w	r8, [sp, #12]
 800698c:	2330      	movs	r3, #48	; 0x30
 800698e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006b38 <_svfiprintf_r+0x1ec>
 8006992:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006996:	f04f 0901 	mov.w	r9, #1
 800699a:	4623      	mov	r3, r4
 800699c:	469a      	mov	sl, r3
 800699e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069a2:	b10a      	cbz	r2, 80069a8 <_svfiprintf_r+0x5c>
 80069a4:	2a25      	cmp	r2, #37	; 0x25
 80069a6:	d1f9      	bne.n	800699c <_svfiprintf_r+0x50>
 80069a8:	ebba 0b04 	subs.w	fp, sl, r4
 80069ac:	d00b      	beq.n	80069c6 <_svfiprintf_r+0x7a>
 80069ae:	465b      	mov	r3, fp
 80069b0:	4622      	mov	r2, r4
 80069b2:	4629      	mov	r1, r5
 80069b4:	4638      	mov	r0, r7
 80069b6:	f7ff ff6d 	bl	8006894 <__ssputs_r>
 80069ba:	3001      	adds	r0, #1
 80069bc:	f000 80aa 	beq.w	8006b14 <_svfiprintf_r+0x1c8>
 80069c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069c2:	445a      	add	r2, fp
 80069c4:	9209      	str	r2, [sp, #36]	; 0x24
 80069c6:	f89a 3000 	ldrb.w	r3, [sl]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f000 80a2 	beq.w	8006b14 <_svfiprintf_r+0x1c8>
 80069d0:	2300      	movs	r3, #0
 80069d2:	f04f 32ff 	mov.w	r2, #4294967295
 80069d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069da:	f10a 0a01 	add.w	sl, sl, #1
 80069de:	9304      	str	r3, [sp, #16]
 80069e0:	9307      	str	r3, [sp, #28]
 80069e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069e6:	931a      	str	r3, [sp, #104]	; 0x68
 80069e8:	4654      	mov	r4, sl
 80069ea:	2205      	movs	r2, #5
 80069ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069f0:	4851      	ldr	r0, [pc, #324]	; (8006b38 <_svfiprintf_r+0x1ec>)
 80069f2:	f7f9 fc05 	bl	8000200 <memchr>
 80069f6:	9a04      	ldr	r2, [sp, #16]
 80069f8:	b9d8      	cbnz	r0, 8006a32 <_svfiprintf_r+0xe6>
 80069fa:	06d0      	lsls	r0, r2, #27
 80069fc:	bf44      	itt	mi
 80069fe:	2320      	movmi	r3, #32
 8006a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a04:	0711      	lsls	r1, r2, #28
 8006a06:	bf44      	itt	mi
 8006a08:	232b      	movmi	r3, #43	; 0x2b
 8006a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8006a12:	2b2a      	cmp	r3, #42	; 0x2a
 8006a14:	d015      	beq.n	8006a42 <_svfiprintf_r+0xf6>
 8006a16:	9a07      	ldr	r2, [sp, #28]
 8006a18:	4654      	mov	r4, sl
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	f04f 0c0a 	mov.w	ip, #10
 8006a20:	4621      	mov	r1, r4
 8006a22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a26:	3b30      	subs	r3, #48	; 0x30
 8006a28:	2b09      	cmp	r3, #9
 8006a2a:	d94e      	bls.n	8006aca <_svfiprintf_r+0x17e>
 8006a2c:	b1b0      	cbz	r0, 8006a5c <_svfiprintf_r+0x110>
 8006a2e:	9207      	str	r2, [sp, #28]
 8006a30:	e014      	b.n	8006a5c <_svfiprintf_r+0x110>
 8006a32:	eba0 0308 	sub.w	r3, r0, r8
 8006a36:	fa09 f303 	lsl.w	r3, r9, r3
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	9304      	str	r3, [sp, #16]
 8006a3e:	46a2      	mov	sl, r4
 8006a40:	e7d2      	b.n	80069e8 <_svfiprintf_r+0x9c>
 8006a42:	9b03      	ldr	r3, [sp, #12]
 8006a44:	1d19      	adds	r1, r3, #4
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	9103      	str	r1, [sp, #12]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	bfbb      	ittet	lt
 8006a4e:	425b      	neglt	r3, r3
 8006a50:	f042 0202 	orrlt.w	r2, r2, #2
 8006a54:	9307      	strge	r3, [sp, #28]
 8006a56:	9307      	strlt	r3, [sp, #28]
 8006a58:	bfb8      	it	lt
 8006a5a:	9204      	strlt	r2, [sp, #16]
 8006a5c:	7823      	ldrb	r3, [r4, #0]
 8006a5e:	2b2e      	cmp	r3, #46	; 0x2e
 8006a60:	d10c      	bne.n	8006a7c <_svfiprintf_r+0x130>
 8006a62:	7863      	ldrb	r3, [r4, #1]
 8006a64:	2b2a      	cmp	r3, #42	; 0x2a
 8006a66:	d135      	bne.n	8006ad4 <_svfiprintf_r+0x188>
 8006a68:	9b03      	ldr	r3, [sp, #12]
 8006a6a:	1d1a      	adds	r2, r3, #4
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	9203      	str	r2, [sp, #12]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	bfb8      	it	lt
 8006a74:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a78:	3402      	adds	r4, #2
 8006a7a:	9305      	str	r3, [sp, #20]
 8006a7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006b48 <_svfiprintf_r+0x1fc>
 8006a80:	7821      	ldrb	r1, [r4, #0]
 8006a82:	2203      	movs	r2, #3
 8006a84:	4650      	mov	r0, sl
 8006a86:	f7f9 fbbb 	bl	8000200 <memchr>
 8006a8a:	b140      	cbz	r0, 8006a9e <_svfiprintf_r+0x152>
 8006a8c:	2340      	movs	r3, #64	; 0x40
 8006a8e:	eba0 000a 	sub.w	r0, r0, sl
 8006a92:	fa03 f000 	lsl.w	r0, r3, r0
 8006a96:	9b04      	ldr	r3, [sp, #16]
 8006a98:	4303      	orrs	r3, r0
 8006a9a:	3401      	adds	r4, #1
 8006a9c:	9304      	str	r3, [sp, #16]
 8006a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa2:	4826      	ldr	r0, [pc, #152]	; (8006b3c <_svfiprintf_r+0x1f0>)
 8006aa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aa8:	2206      	movs	r2, #6
 8006aaa:	f7f9 fba9 	bl	8000200 <memchr>
 8006aae:	2800      	cmp	r0, #0
 8006ab0:	d038      	beq.n	8006b24 <_svfiprintf_r+0x1d8>
 8006ab2:	4b23      	ldr	r3, [pc, #140]	; (8006b40 <_svfiprintf_r+0x1f4>)
 8006ab4:	bb1b      	cbnz	r3, 8006afe <_svfiprintf_r+0x1b2>
 8006ab6:	9b03      	ldr	r3, [sp, #12]
 8006ab8:	3307      	adds	r3, #7
 8006aba:	f023 0307 	bic.w	r3, r3, #7
 8006abe:	3308      	adds	r3, #8
 8006ac0:	9303      	str	r3, [sp, #12]
 8006ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac4:	4433      	add	r3, r6
 8006ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ac8:	e767      	b.n	800699a <_svfiprintf_r+0x4e>
 8006aca:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ace:	460c      	mov	r4, r1
 8006ad0:	2001      	movs	r0, #1
 8006ad2:	e7a5      	b.n	8006a20 <_svfiprintf_r+0xd4>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	3401      	adds	r4, #1
 8006ad8:	9305      	str	r3, [sp, #20]
 8006ada:	4619      	mov	r1, r3
 8006adc:	f04f 0c0a 	mov.w	ip, #10
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ae6:	3a30      	subs	r2, #48	; 0x30
 8006ae8:	2a09      	cmp	r2, #9
 8006aea:	d903      	bls.n	8006af4 <_svfiprintf_r+0x1a8>
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d0c5      	beq.n	8006a7c <_svfiprintf_r+0x130>
 8006af0:	9105      	str	r1, [sp, #20]
 8006af2:	e7c3      	b.n	8006a7c <_svfiprintf_r+0x130>
 8006af4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006af8:	4604      	mov	r4, r0
 8006afa:	2301      	movs	r3, #1
 8006afc:	e7f0      	b.n	8006ae0 <_svfiprintf_r+0x194>
 8006afe:	ab03      	add	r3, sp, #12
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	462a      	mov	r2, r5
 8006b04:	4b0f      	ldr	r3, [pc, #60]	; (8006b44 <_svfiprintf_r+0x1f8>)
 8006b06:	a904      	add	r1, sp, #16
 8006b08:	4638      	mov	r0, r7
 8006b0a:	f3af 8000 	nop.w
 8006b0e:	1c42      	adds	r2, r0, #1
 8006b10:	4606      	mov	r6, r0
 8006b12:	d1d6      	bne.n	8006ac2 <_svfiprintf_r+0x176>
 8006b14:	89ab      	ldrh	r3, [r5, #12]
 8006b16:	065b      	lsls	r3, r3, #25
 8006b18:	f53f af2c 	bmi.w	8006974 <_svfiprintf_r+0x28>
 8006b1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b1e:	b01d      	add	sp, #116	; 0x74
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b24:	ab03      	add	r3, sp, #12
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	462a      	mov	r2, r5
 8006b2a:	4b06      	ldr	r3, [pc, #24]	; (8006b44 <_svfiprintf_r+0x1f8>)
 8006b2c:	a904      	add	r1, sp, #16
 8006b2e:	4638      	mov	r0, r7
 8006b30:	f000 f9d4 	bl	8006edc <_printf_i>
 8006b34:	e7eb      	b.n	8006b0e <_svfiprintf_r+0x1c2>
 8006b36:	bf00      	nop
 8006b38:	0800756c 	.word	0x0800756c
 8006b3c:	08007576 	.word	0x08007576
 8006b40:	00000000 	.word	0x00000000
 8006b44:	08006895 	.word	0x08006895
 8006b48:	08007572 	.word	0x08007572

08006b4c <__sfputc_r>:
 8006b4c:	6893      	ldr	r3, [r2, #8]
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	b410      	push	{r4}
 8006b54:	6093      	str	r3, [r2, #8]
 8006b56:	da08      	bge.n	8006b6a <__sfputc_r+0x1e>
 8006b58:	6994      	ldr	r4, [r2, #24]
 8006b5a:	42a3      	cmp	r3, r4
 8006b5c:	db01      	blt.n	8006b62 <__sfputc_r+0x16>
 8006b5e:	290a      	cmp	r1, #10
 8006b60:	d103      	bne.n	8006b6a <__sfputc_r+0x1e>
 8006b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b66:	f7ff bad5 	b.w	8006114 <__swbuf_r>
 8006b6a:	6813      	ldr	r3, [r2, #0]
 8006b6c:	1c58      	adds	r0, r3, #1
 8006b6e:	6010      	str	r0, [r2, #0]
 8006b70:	7019      	strb	r1, [r3, #0]
 8006b72:	4608      	mov	r0, r1
 8006b74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <__sfputs_r>:
 8006b7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7c:	4606      	mov	r6, r0
 8006b7e:	460f      	mov	r7, r1
 8006b80:	4614      	mov	r4, r2
 8006b82:	18d5      	adds	r5, r2, r3
 8006b84:	42ac      	cmp	r4, r5
 8006b86:	d101      	bne.n	8006b8c <__sfputs_r+0x12>
 8006b88:	2000      	movs	r0, #0
 8006b8a:	e007      	b.n	8006b9c <__sfputs_r+0x22>
 8006b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b90:	463a      	mov	r2, r7
 8006b92:	4630      	mov	r0, r6
 8006b94:	f7ff ffda 	bl	8006b4c <__sfputc_r>
 8006b98:	1c43      	adds	r3, r0, #1
 8006b9a:	d1f3      	bne.n	8006b84 <__sfputs_r+0xa>
 8006b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ba0 <_vfiprintf_r>:
 8006ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba4:	460d      	mov	r5, r1
 8006ba6:	b09d      	sub	sp, #116	; 0x74
 8006ba8:	4614      	mov	r4, r2
 8006baa:	4698      	mov	r8, r3
 8006bac:	4606      	mov	r6, r0
 8006bae:	b118      	cbz	r0, 8006bb8 <_vfiprintf_r+0x18>
 8006bb0:	6983      	ldr	r3, [r0, #24]
 8006bb2:	b90b      	cbnz	r3, 8006bb8 <_vfiprintf_r+0x18>
 8006bb4:	f7ff fc88 	bl	80064c8 <__sinit>
 8006bb8:	4b89      	ldr	r3, [pc, #548]	; (8006de0 <_vfiprintf_r+0x240>)
 8006bba:	429d      	cmp	r5, r3
 8006bbc:	d11b      	bne.n	8006bf6 <_vfiprintf_r+0x56>
 8006bbe:	6875      	ldr	r5, [r6, #4]
 8006bc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bc2:	07d9      	lsls	r1, r3, #31
 8006bc4:	d405      	bmi.n	8006bd2 <_vfiprintf_r+0x32>
 8006bc6:	89ab      	ldrh	r3, [r5, #12]
 8006bc8:	059a      	lsls	r2, r3, #22
 8006bca:	d402      	bmi.n	8006bd2 <_vfiprintf_r+0x32>
 8006bcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bce:	f7ff fd19 	bl	8006604 <__retarget_lock_acquire_recursive>
 8006bd2:	89ab      	ldrh	r3, [r5, #12]
 8006bd4:	071b      	lsls	r3, r3, #28
 8006bd6:	d501      	bpl.n	8006bdc <_vfiprintf_r+0x3c>
 8006bd8:	692b      	ldr	r3, [r5, #16]
 8006bda:	b9eb      	cbnz	r3, 8006c18 <_vfiprintf_r+0x78>
 8006bdc:	4629      	mov	r1, r5
 8006bde:	4630      	mov	r0, r6
 8006be0:	f7ff faea 	bl	80061b8 <__swsetup_r>
 8006be4:	b1c0      	cbz	r0, 8006c18 <_vfiprintf_r+0x78>
 8006be6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006be8:	07dc      	lsls	r4, r3, #31
 8006bea:	d50e      	bpl.n	8006c0a <_vfiprintf_r+0x6a>
 8006bec:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf0:	b01d      	add	sp, #116	; 0x74
 8006bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf6:	4b7b      	ldr	r3, [pc, #492]	; (8006de4 <_vfiprintf_r+0x244>)
 8006bf8:	429d      	cmp	r5, r3
 8006bfa:	d101      	bne.n	8006c00 <_vfiprintf_r+0x60>
 8006bfc:	68b5      	ldr	r5, [r6, #8]
 8006bfe:	e7df      	b.n	8006bc0 <_vfiprintf_r+0x20>
 8006c00:	4b79      	ldr	r3, [pc, #484]	; (8006de8 <_vfiprintf_r+0x248>)
 8006c02:	429d      	cmp	r5, r3
 8006c04:	bf08      	it	eq
 8006c06:	68f5      	ldreq	r5, [r6, #12]
 8006c08:	e7da      	b.n	8006bc0 <_vfiprintf_r+0x20>
 8006c0a:	89ab      	ldrh	r3, [r5, #12]
 8006c0c:	0598      	lsls	r0, r3, #22
 8006c0e:	d4ed      	bmi.n	8006bec <_vfiprintf_r+0x4c>
 8006c10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c12:	f7ff fcf8 	bl	8006606 <__retarget_lock_release_recursive>
 8006c16:	e7e9      	b.n	8006bec <_vfiprintf_r+0x4c>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c22:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c26:	2330      	movs	r3, #48	; 0x30
 8006c28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006dec <_vfiprintf_r+0x24c>
 8006c2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c30:	f04f 0901 	mov.w	r9, #1
 8006c34:	4623      	mov	r3, r4
 8006c36:	469a      	mov	sl, r3
 8006c38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c3c:	b10a      	cbz	r2, 8006c42 <_vfiprintf_r+0xa2>
 8006c3e:	2a25      	cmp	r2, #37	; 0x25
 8006c40:	d1f9      	bne.n	8006c36 <_vfiprintf_r+0x96>
 8006c42:	ebba 0b04 	subs.w	fp, sl, r4
 8006c46:	d00b      	beq.n	8006c60 <_vfiprintf_r+0xc0>
 8006c48:	465b      	mov	r3, fp
 8006c4a:	4622      	mov	r2, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	4630      	mov	r0, r6
 8006c50:	f7ff ff93 	bl	8006b7a <__sfputs_r>
 8006c54:	3001      	adds	r0, #1
 8006c56:	f000 80aa 	beq.w	8006dae <_vfiprintf_r+0x20e>
 8006c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c5c:	445a      	add	r2, fp
 8006c5e:	9209      	str	r2, [sp, #36]	; 0x24
 8006c60:	f89a 3000 	ldrb.w	r3, [sl]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 80a2 	beq.w	8006dae <_vfiprintf_r+0x20e>
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c74:	f10a 0a01 	add.w	sl, sl, #1
 8006c78:	9304      	str	r3, [sp, #16]
 8006c7a:	9307      	str	r3, [sp, #28]
 8006c7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c80:	931a      	str	r3, [sp, #104]	; 0x68
 8006c82:	4654      	mov	r4, sl
 8006c84:	2205      	movs	r2, #5
 8006c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c8a:	4858      	ldr	r0, [pc, #352]	; (8006dec <_vfiprintf_r+0x24c>)
 8006c8c:	f7f9 fab8 	bl	8000200 <memchr>
 8006c90:	9a04      	ldr	r2, [sp, #16]
 8006c92:	b9d8      	cbnz	r0, 8006ccc <_vfiprintf_r+0x12c>
 8006c94:	06d1      	lsls	r1, r2, #27
 8006c96:	bf44      	itt	mi
 8006c98:	2320      	movmi	r3, #32
 8006c9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c9e:	0713      	lsls	r3, r2, #28
 8006ca0:	bf44      	itt	mi
 8006ca2:	232b      	movmi	r3, #43	; 0x2b
 8006ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8006cac:	2b2a      	cmp	r3, #42	; 0x2a
 8006cae:	d015      	beq.n	8006cdc <_vfiprintf_r+0x13c>
 8006cb0:	9a07      	ldr	r2, [sp, #28]
 8006cb2:	4654      	mov	r4, sl
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	f04f 0c0a 	mov.w	ip, #10
 8006cba:	4621      	mov	r1, r4
 8006cbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cc0:	3b30      	subs	r3, #48	; 0x30
 8006cc2:	2b09      	cmp	r3, #9
 8006cc4:	d94e      	bls.n	8006d64 <_vfiprintf_r+0x1c4>
 8006cc6:	b1b0      	cbz	r0, 8006cf6 <_vfiprintf_r+0x156>
 8006cc8:	9207      	str	r2, [sp, #28]
 8006cca:	e014      	b.n	8006cf6 <_vfiprintf_r+0x156>
 8006ccc:	eba0 0308 	sub.w	r3, r0, r8
 8006cd0:	fa09 f303 	lsl.w	r3, r9, r3
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	9304      	str	r3, [sp, #16]
 8006cd8:	46a2      	mov	sl, r4
 8006cda:	e7d2      	b.n	8006c82 <_vfiprintf_r+0xe2>
 8006cdc:	9b03      	ldr	r3, [sp, #12]
 8006cde:	1d19      	adds	r1, r3, #4
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	9103      	str	r1, [sp, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	bfbb      	ittet	lt
 8006ce8:	425b      	neglt	r3, r3
 8006cea:	f042 0202 	orrlt.w	r2, r2, #2
 8006cee:	9307      	strge	r3, [sp, #28]
 8006cf0:	9307      	strlt	r3, [sp, #28]
 8006cf2:	bfb8      	it	lt
 8006cf4:	9204      	strlt	r2, [sp, #16]
 8006cf6:	7823      	ldrb	r3, [r4, #0]
 8006cf8:	2b2e      	cmp	r3, #46	; 0x2e
 8006cfa:	d10c      	bne.n	8006d16 <_vfiprintf_r+0x176>
 8006cfc:	7863      	ldrb	r3, [r4, #1]
 8006cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8006d00:	d135      	bne.n	8006d6e <_vfiprintf_r+0x1ce>
 8006d02:	9b03      	ldr	r3, [sp, #12]
 8006d04:	1d1a      	adds	r2, r3, #4
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	9203      	str	r2, [sp, #12]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	bfb8      	it	lt
 8006d0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d12:	3402      	adds	r4, #2
 8006d14:	9305      	str	r3, [sp, #20]
 8006d16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006dfc <_vfiprintf_r+0x25c>
 8006d1a:	7821      	ldrb	r1, [r4, #0]
 8006d1c:	2203      	movs	r2, #3
 8006d1e:	4650      	mov	r0, sl
 8006d20:	f7f9 fa6e 	bl	8000200 <memchr>
 8006d24:	b140      	cbz	r0, 8006d38 <_vfiprintf_r+0x198>
 8006d26:	2340      	movs	r3, #64	; 0x40
 8006d28:	eba0 000a 	sub.w	r0, r0, sl
 8006d2c:	fa03 f000 	lsl.w	r0, r3, r0
 8006d30:	9b04      	ldr	r3, [sp, #16]
 8006d32:	4303      	orrs	r3, r0
 8006d34:	3401      	adds	r4, #1
 8006d36:	9304      	str	r3, [sp, #16]
 8006d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d3c:	482c      	ldr	r0, [pc, #176]	; (8006df0 <_vfiprintf_r+0x250>)
 8006d3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d42:	2206      	movs	r2, #6
 8006d44:	f7f9 fa5c 	bl	8000200 <memchr>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	d03f      	beq.n	8006dcc <_vfiprintf_r+0x22c>
 8006d4c:	4b29      	ldr	r3, [pc, #164]	; (8006df4 <_vfiprintf_r+0x254>)
 8006d4e:	bb1b      	cbnz	r3, 8006d98 <_vfiprintf_r+0x1f8>
 8006d50:	9b03      	ldr	r3, [sp, #12]
 8006d52:	3307      	adds	r3, #7
 8006d54:	f023 0307 	bic.w	r3, r3, #7
 8006d58:	3308      	adds	r3, #8
 8006d5a:	9303      	str	r3, [sp, #12]
 8006d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d5e:	443b      	add	r3, r7
 8006d60:	9309      	str	r3, [sp, #36]	; 0x24
 8006d62:	e767      	b.n	8006c34 <_vfiprintf_r+0x94>
 8006d64:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d68:	460c      	mov	r4, r1
 8006d6a:	2001      	movs	r0, #1
 8006d6c:	e7a5      	b.n	8006cba <_vfiprintf_r+0x11a>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	3401      	adds	r4, #1
 8006d72:	9305      	str	r3, [sp, #20]
 8006d74:	4619      	mov	r1, r3
 8006d76:	f04f 0c0a 	mov.w	ip, #10
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d80:	3a30      	subs	r2, #48	; 0x30
 8006d82:	2a09      	cmp	r2, #9
 8006d84:	d903      	bls.n	8006d8e <_vfiprintf_r+0x1ee>
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0c5      	beq.n	8006d16 <_vfiprintf_r+0x176>
 8006d8a:	9105      	str	r1, [sp, #20]
 8006d8c:	e7c3      	b.n	8006d16 <_vfiprintf_r+0x176>
 8006d8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d92:	4604      	mov	r4, r0
 8006d94:	2301      	movs	r3, #1
 8006d96:	e7f0      	b.n	8006d7a <_vfiprintf_r+0x1da>
 8006d98:	ab03      	add	r3, sp, #12
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	462a      	mov	r2, r5
 8006d9e:	4b16      	ldr	r3, [pc, #88]	; (8006df8 <_vfiprintf_r+0x258>)
 8006da0:	a904      	add	r1, sp, #16
 8006da2:	4630      	mov	r0, r6
 8006da4:	f3af 8000 	nop.w
 8006da8:	4607      	mov	r7, r0
 8006daa:	1c78      	adds	r0, r7, #1
 8006dac:	d1d6      	bne.n	8006d5c <_vfiprintf_r+0x1bc>
 8006dae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006db0:	07d9      	lsls	r1, r3, #31
 8006db2:	d405      	bmi.n	8006dc0 <_vfiprintf_r+0x220>
 8006db4:	89ab      	ldrh	r3, [r5, #12]
 8006db6:	059a      	lsls	r2, r3, #22
 8006db8:	d402      	bmi.n	8006dc0 <_vfiprintf_r+0x220>
 8006dba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dbc:	f7ff fc23 	bl	8006606 <__retarget_lock_release_recursive>
 8006dc0:	89ab      	ldrh	r3, [r5, #12]
 8006dc2:	065b      	lsls	r3, r3, #25
 8006dc4:	f53f af12 	bmi.w	8006bec <_vfiprintf_r+0x4c>
 8006dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dca:	e711      	b.n	8006bf0 <_vfiprintf_r+0x50>
 8006dcc:	ab03      	add	r3, sp, #12
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	462a      	mov	r2, r5
 8006dd2:	4b09      	ldr	r3, [pc, #36]	; (8006df8 <_vfiprintf_r+0x258>)
 8006dd4:	a904      	add	r1, sp, #16
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f000 f880 	bl	8006edc <_printf_i>
 8006ddc:	e7e4      	b.n	8006da8 <_vfiprintf_r+0x208>
 8006dde:	bf00      	nop
 8006de0:	0800752c 	.word	0x0800752c
 8006de4:	0800754c 	.word	0x0800754c
 8006de8:	0800750c 	.word	0x0800750c
 8006dec:	0800756c 	.word	0x0800756c
 8006df0:	08007576 	.word	0x08007576
 8006df4:	00000000 	.word	0x00000000
 8006df8:	08006b7b 	.word	0x08006b7b
 8006dfc:	08007572 	.word	0x08007572

08006e00 <_printf_common>:
 8006e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e04:	4616      	mov	r6, r2
 8006e06:	4699      	mov	r9, r3
 8006e08:	688a      	ldr	r2, [r1, #8]
 8006e0a:	690b      	ldr	r3, [r1, #16]
 8006e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e10:	4293      	cmp	r3, r2
 8006e12:	bfb8      	it	lt
 8006e14:	4613      	movlt	r3, r2
 8006e16:	6033      	str	r3, [r6, #0]
 8006e18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e1c:	4607      	mov	r7, r0
 8006e1e:	460c      	mov	r4, r1
 8006e20:	b10a      	cbz	r2, 8006e26 <_printf_common+0x26>
 8006e22:	3301      	adds	r3, #1
 8006e24:	6033      	str	r3, [r6, #0]
 8006e26:	6823      	ldr	r3, [r4, #0]
 8006e28:	0699      	lsls	r1, r3, #26
 8006e2a:	bf42      	ittt	mi
 8006e2c:	6833      	ldrmi	r3, [r6, #0]
 8006e2e:	3302      	addmi	r3, #2
 8006e30:	6033      	strmi	r3, [r6, #0]
 8006e32:	6825      	ldr	r5, [r4, #0]
 8006e34:	f015 0506 	ands.w	r5, r5, #6
 8006e38:	d106      	bne.n	8006e48 <_printf_common+0x48>
 8006e3a:	f104 0a19 	add.w	sl, r4, #25
 8006e3e:	68e3      	ldr	r3, [r4, #12]
 8006e40:	6832      	ldr	r2, [r6, #0]
 8006e42:	1a9b      	subs	r3, r3, r2
 8006e44:	42ab      	cmp	r3, r5
 8006e46:	dc26      	bgt.n	8006e96 <_printf_common+0x96>
 8006e48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e4c:	1e13      	subs	r3, r2, #0
 8006e4e:	6822      	ldr	r2, [r4, #0]
 8006e50:	bf18      	it	ne
 8006e52:	2301      	movne	r3, #1
 8006e54:	0692      	lsls	r2, r2, #26
 8006e56:	d42b      	bmi.n	8006eb0 <_printf_common+0xb0>
 8006e58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e5c:	4649      	mov	r1, r9
 8006e5e:	4638      	mov	r0, r7
 8006e60:	47c0      	blx	r8
 8006e62:	3001      	adds	r0, #1
 8006e64:	d01e      	beq.n	8006ea4 <_printf_common+0xa4>
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	68e5      	ldr	r5, [r4, #12]
 8006e6a:	6832      	ldr	r2, [r6, #0]
 8006e6c:	f003 0306 	and.w	r3, r3, #6
 8006e70:	2b04      	cmp	r3, #4
 8006e72:	bf08      	it	eq
 8006e74:	1aad      	subeq	r5, r5, r2
 8006e76:	68a3      	ldr	r3, [r4, #8]
 8006e78:	6922      	ldr	r2, [r4, #16]
 8006e7a:	bf0c      	ite	eq
 8006e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e80:	2500      	movne	r5, #0
 8006e82:	4293      	cmp	r3, r2
 8006e84:	bfc4      	itt	gt
 8006e86:	1a9b      	subgt	r3, r3, r2
 8006e88:	18ed      	addgt	r5, r5, r3
 8006e8a:	2600      	movs	r6, #0
 8006e8c:	341a      	adds	r4, #26
 8006e8e:	42b5      	cmp	r5, r6
 8006e90:	d11a      	bne.n	8006ec8 <_printf_common+0xc8>
 8006e92:	2000      	movs	r0, #0
 8006e94:	e008      	b.n	8006ea8 <_printf_common+0xa8>
 8006e96:	2301      	movs	r3, #1
 8006e98:	4652      	mov	r2, sl
 8006e9a:	4649      	mov	r1, r9
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	47c0      	blx	r8
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	d103      	bne.n	8006eac <_printf_common+0xac>
 8006ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eac:	3501      	adds	r5, #1
 8006eae:	e7c6      	b.n	8006e3e <_printf_common+0x3e>
 8006eb0:	18e1      	adds	r1, r4, r3
 8006eb2:	1c5a      	adds	r2, r3, #1
 8006eb4:	2030      	movs	r0, #48	; 0x30
 8006eb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006eba:	4422      	add	r2, r4
 8006ebc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ec0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ec4:	3302      	adds	r3, #2
 8006ec6:	e7c7      	b.n	8006e58 <_printf_common+0x58>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	4622      	mov	r2, r4
 8006ecc:	4649      	mov	r1, r9
 8006ece:	4638      	mov	r0, r7
 8006ed0:	47c0      	blx	r8
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	d0e6      	beq.n	8006ea4 <_printf_common+0xa4>
 8006ed6:	3601      	adds	r6, #1
 8006ed8:	e7d9      	b.n	8006e8e <_printf_common+0x8e>
	...

08006edc <_printf_i>:
 8006edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ee0:	7e0f      	ldrb	r7, [r1, #24]
 8006ee2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006ee4:	2f78      	cmp	r7, #120	; 0x78
 8006ee6:	4691      	mov	r9, r2
 8006ee8:	4680      	mov	r8, r0
 8006eea:	460c      	mov	r4, r1
 8006eec:	469a      	mov	sl, r3
 8006eee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ef2:	d807      	bhi.n	8006f04 <_printf_i+0x28>
 8006ef4:	2f62      	cmp	r7, #98	; 0x62
 8006ef6:	d80a      	bhi.n	8006f0e <_printf_i+0x32>
 8006ef8:	2f00      	cmp	r7, #0
 8006efa:	f000 80d8 	beq.w	80070ae <_printf_i+0x1d2>
 8006efe:	2f58      	cmp	r7, #88	; 0x58
 8006f00:	f000 80a3 	beq.w	800704a <_printf_i+0x16e>
 8006f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f0c:	e03a      	b.n	8006f84 <_printf_i+0xa8>
 8006f0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f12:	2b15      	cmp	r3, #21
 8006f14:	d8f6      	bhi.n	8006f04 <_printf_i+0x28>
 8006f16:	a101      	add	r1, pc, #4	; (adr r1, 8006f1c <_printf_i+0x40>)
 8006f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f1c:	08006f75 	.word	0x08006f75
 8006f20:	08006f89 	.word	0x08006f89
 8006f24:	08006f05 	.word	0x08006f05
 8006f28:	08006f05 	.word	0x08006f05
 8006f2c:	08006f05 	.word	0x08006f05
 8006f30:	08006f05 	.word	0x08006f05
 8006f34:	08006f89 	.word	0x08006f89
 8006f38:	08006f05 	.word	0x08006f05
 8006f3c:	08006f05 	.word	0x08006f05
 8006f40:	08006f05 	.word	0x08006f05
 8006f44:	08006f05 	.word	0x08006f05
 8006f48:	08007095 	.word	0x08007095
 8006f4c:	08006fb9 	.word	0x08006fb9
 8006f50:	08007077 	.word	0x08007077
 8006f54:	08006f05 	.word	0x08006f05
 8006f58:	08006f05 	.word	0x08006f05
 8006f5c:	080070b7 	.word	0x080070b7
 8006f60:	08006f05 	.word	0x08006f05
 8006f64:	08006fb9 	.word	0x08006fb9
 8006f68:	08006f05 	.word	0x08006f05
 8006f6c:	08006f05 	.word	0x08006f05
 8006f70:	0800707f 	.word	0x0800707f
 8006f74:	682b      	ldr	r3, [r5, #0]
 8006f76:	1d1a      	adds	r2, r3, #4
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	602a      	str	r2, [r5, #0]
 8006f7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f84:	2301      	movs	r3, #1
 8006f86:	e0a3      	b.n	80070d0 <_printf_i+0x1f4>
 8006f88:	6820      	ldr	r0, [r4, #0]
 8006f8a:	6829      	ldr	r1, [r5, #0]
 8006f8c:	0606      	lsls	r6, r0, #24
 8006f8e:	f101 0304 	add.w	r3, r1, #4
 8006f92:	d50a      	bpl.n	8006faa <_printf_i+0xce>
 8006f94:	680e      	ldr	r6, [r1, #0]
 8006f96:	602b      	str	r3, [r5, #0]
 8006f98:	2e00      	cmp	r6, #0
 8006f9a:	da03      	bge.n	8006fa4 <_printf_i+0xc8>
 8006f9c:	232d      	movs	r3, #45	; 0x2d
 8006f9e:	4276      	negs	r6, r6
 8006fa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fa4:	485e      	ldr	r0, [pc, #376]	; (8007120 <_printf_i+0x244>)
 8006fa6:	230a      	movs	r3, #10
 8006fa8:	e019      	b.n	8006fde <_printf_i+0x102>
 8006faa:	680e      	ldr	r6, [r1, #0]
 8006fac:	602b      	str	r3, [r5, #0]
 8006fae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fb2:	bf18      	it	ne
 8006fb4:	b236      	sxthne	r6, r6
 8006fb6:	e7ef      	b.n	8006f98 <_printf_i+0xbc>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	6820      	ldr	r0, [r4, #0]
 8006fbc:	1d19      	adds	r1, r3, #4
 8006fbe:	6029      	str	r1, [r5, #0]
 8006fc0:	0601      	lsls	r1, r0, #24
 8006fc2:	d501      	bpl.n	8006fc8 <_printf_i+0xec>
 8006fc4:	681e      	ldr	r6, [r3, #0]
 8006fc6:	e002      	b.n	8006fce <_printf_i+0xf2>
 8006fc8:	0646      	lsls	r6, r0, #25
 8006fca:	d5fb      	bpl.n	8006fc4 <_printf_i+0xe8>
 8006fcc:	881e      	ldrh	r6, [r3, #0]
 8006fce:	4854      	ldr	r0, [pc, #336]	; (8007120 <_printf_i+0x244>)
 8006fd0:	2f6f      	cmp	r7, #111	; 0x6f
 8006fd2:	bf0c      	ite	eq
 8006fd4:	2308      	moveq	r3, #8
 8006fd6:	230a      	movne	r3, #10
 8006fd8:	2100      	movs	r1, #0
 8006fda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006fde:	6865      	ldr	r5, [r4, #4]
 8006fe0:	60a5      	str	r5, [r4, #8]
 8006fe2:	2d00      	cmp	r5, #0
 8006fe4:	bfa2      	ittt	ge
 8006fe6:	6821      	ldrge	r1, [r4, #0]
 8006fe8:	f021 0104 	bicge.w	r1, r1, #4
 8006fec:	6021      	strge	r1, [r4, #0]
 8006fee:	b90e      	cbnz	r6, 8006ff4 <_printf_i+0x118>
 8006ff0:	2d00      	cmp	r5, #0
 8006ff2:	d04d      	beq.n	8007090 <_printf_i+0x1b4>
 8006ff4:	4615      	mov	r5, r2
 8006ff6:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ffa:	fb03 6711 	mls	r7, r3, r1, r6
 8006ffe:	5dc7      	ldrb	r7, [r0, r7]
 8007000:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007004:	4637      	mov	r7, r6
 8007006:	42bb      	cmp	r3, r7
 8007008:	460e      	mov	r6, r1
 800700a:	d9f4      	bls.n	8006ff6 <_printf_i+0x11a>
 800700c:	2b08      	cmp	r3, #8
 800700e:	d10b      	bne.n	8007028 <_printf_i+0x14c>
 8007010:	6823      	ldr	r3, [r4, #0]
 8007012:	07de      	lsls	r6, r3, #31
 8007014:	d508      	bpl.n	8007028 <_printf_i+0x14c>
 8007016:	6923      	ldr	r3, [r4, #16]
 8007018:	6861      	ldr	r1, [r4, #4]
 800701a:	4299      	cmp	r1, r3
 800701c:	bfde      	ittt	le
 800701e:	2330      	movle	r3, #48	; 0x30
 8007020:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007024:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007028:	1b52      	subs	r2, r2, r5
 800702a:	6122      	str	r2, [r4, #16]
 800702c:	f8cd a000 	str.w	sl, [sp]
 8007030:	464b      	mov	r3, r9
 8007032:	aa03      	add	r2, sp, #12
 8007034:	4621      	mov	r1, r4
 8007036:	4640      	mov	r0, r8
 8007038:	f7ff fee2 	bl	8006e00 <_printf_common>
 800703c:	3001      	adds	r0, #1
 800703e:	d14c      	bne.n	80070da <_printf_i+0x1fe>
 8007040:	f04f 30ff 	mov.w	r0, #4294967295
 8007044:	b004      	add	sp, #16
 8007046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800704a:	4835      	ldr	r0, [pc, #212]	; (8007120 <_printf_i+0x244>)
 800704c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007050:	6829      	ldr	r1, [r5, #0]
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	f851 6b04 	ldr.w	r6, [r1], #4
 8007058:	6029      	str	r1, [r5, #0]
 800705a:	061d      	lsls	r5, r3, #24
 800705c:	d514      	bpl.n	8007088 <_printf_i+0x1ac>
 800705e:	07df      	lsls	r7, r3, #31
 8007060:	bf44      	itt	mi
 8007062:	f043 0320 	orrmi.w	r3, r3, #32
 8007066:	6023      	strmi	r3, [r4, #0]
 8007068:	b91e      	cbnz	r6, 8007072 <_printf_i+0x196>
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	f023 0320 	bic.w	r3, r3, #32
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	2310      	movs	r3, #16
 8007074:	e7b0      	b.n	8006fd8 <_printf_i+0xfc>
 8007076:	6823      	ldr	r3, [r4, #0]
 8007078:	f043 0320 	orr.w	r3, r3, #32
 800707c:	6023      	str	r3, [r4, #0]
 800707e:	2378      	movs	r3, #120	; 0x78
 8007080:	4828      	ldr	r0, [pc, #160]	; (8007124 <_printf_i+0x248>)
 8007082:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007086:	e7e3      	b.n	8007050 <_printf_i+0x174>
 8007088:	0659      	lsls	r1, r3, #25
 800708a:	bf48      	it	mi
 800708c:	b2b6      	uxthmi	r6, r6
 800708e:	e7e6      	b.n	800705e <_printf_i+0x182>
 8007090:	4615      	mov	r5, r2
 8007092:	e7bb      	b.n	800700c <_printf_i+0x130>
 8007094:	682b      	ldr	r3, [r5, #0]
 8007096:	6826      	ldr	r6, [r4, #0]
 8007098:	6961      	ldr	r1, [r4, #20]
 800709a:	1d18      	adds	r0, r3, #4
 800709c:	6028      	str	r0, [r5, #0]
 800709e:	0635      	lsls	r5, r6, #24
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	d501      	bpl.n	80070a8 <_printf_i+0x1cc>
 80070a4:	6019      	str	r1, [r3, #0]
 80070a6:	e002      	b.n	80070ae <_printf_i+0x1d2>
 80070a8:	0670      	lsls	r0, r6, #25
 80070aa:	d5fb      	bpl.n	80070a4 <_printf_i+0x1c8>
 80070ac:	8019      	strh	r1, [r3, #0]
 80070ae:	2300      	movs	r3, #0
 80070b0:	6123      	str	r3, [r4, #16]
 80070b2:	4615      	mov	r5, r2
 80070b4:	e7ba      	b.n	800702c <_printf_i+0x150>
 80070b6:	682b      	ldr	r3, [r5, #0]
 80070b8:	1d1a      	adds	r2, r3, #4
 80070ba:	602a      	str	r2, [r5, #0]
 80070bc:	681d      	ldr	r5, [r3, #0]
 80070be:	6862      	ldr	r2, [r4, #4]
 80070c0:	2100      	movs	r1, #0
 80070c2:	4628      	mov	r0, r5
 80070c4:	f7f9 f89c 	bl	8000200 <memchr>
 80070c8:	b108      	cbz	r0, 80070ce <_printf_i+0x1f2>
 80070ca:	1b40      	subs	r0, r0, r5
 80070cc:	6060      	str	r0, [r4, #4]
 80070ce:	6863      	ldr	r3, [r4, #4]
 80070d0:	6123      	str	r3, [r4, #16]
 80070d2:	2300      	movs	r3, #0
 80070d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070d8:	e7a8      	b.n	800702c <_printf_i+0x150>
 80070da:	6923      	ldr	r3, [r4, #16]
 80070dc:	462a      	mov	r2, r5
 80070de:	4649      	mov	r1, r9
 80070e0:	4640      	mov	r0, r8
 80070e2:	47d0      	blx	sl
 80070e4:	3001      	adds	r0, #1
 80070e6:	d0ab      	beq.n	8007040 <_printf_i+0x164>
 80070e8:	6823      	ldr	r3, [r4, #0]
 80070ea:	079b      	lsls	r3, r3, #30
 80070ec:	d413      	bmi.n	8007116 <_printf_i+0x23a>
 80070ee:	68e0      	ldr	r0, [r4, #12]
 80070f0:	9b03      	ldr	r3, [sp, #12]
 80070f2:	4298      	cmp	r0, r3
 80070f4:	bfb8      	it	lt
 80070f6:	4618      	movlt	r0, r3
 80070f8:	e7a4      	b.n	8007044 <_printf_i+0x168>
 80070fa:	2301      	movs	r3, #1
 80070fc:	4632      	mov	r2, r6
 80070fe:	4649      	mov	r1, r9
 8007100:	4640      	mov	r0, r8
 8007102:	47d0      	blx	sl
 8007104:	3001      	adds	r0, #1
 8007106:	d09b      	beq.n	8007040 <_printf_i+0x164>
 8007108:	3501      	adds	r5, #1
 800710a:	68e3      	ldr	r3, [r4, #12]
 800710c:	9903      	ldr	r1, [sp, #12]
 800710e:	1a5b      	subs	r3, r3, r1
 8007110:	42ab      	cmp	r3, r5
 8007112:	dcf2      	bgt.n	80070fa <_printf_i+0x21e>
 8007114:	e7eb      	b.n	80070ee <_printf_i+0x212>
 8007116:	2500      	movs	r5, #0
 8007118:	f104 0619 	add.w	r6, r4, #25
 800711c:	e7f5      	b.n	800710a <_printf_i+0x22e>
 800711e:	bf00      	nop
 8007120:	0800757d 	.word	0x0800757d
 8007124:	0800758e 	.word	0x0800758e

08007128 <_sbrk_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	4d06      	ldr	r5, [pc, #24]	; (8007144 <_sbrk_r+0x1c>)
 800712c:	2300      	movs	r3, #0
 800712e:	4604      	mov	r4, r0
 8007130:	4608      	mov	r0, r1
 8007132:	602b      	str	r3, [r5, #0]
 8007134:	f7fa f9fc 	bl	8001530 <_sbrk>
 8007138:	1c43      	adds	r3, r0, #1
 800713a:	d102      	bne.n	8007142 <_sbrk_r+0x1a>
 800713c:	682b      	ldr	r3, [r5, #0]
 800713e:	b103      	cbz	r3, 8007142 <_sbrk_r+0x1a>
 8007140:	6023      	str	r3, [r4, #0]
 8007142:	bd38      	pop	{r3, r4, r5, pc}
 8007144:	200002a0 	.word	0x200002a0

08007148 <__sread>:
 8007148:	b510      	push	{r4, lr}
 800714a:	460c      	mov	r4, r1
 800714c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007150:	f000 f8f8 	bl	8007344 <_read_r>
 8007154:	2800      	cmp	r0, #0
 8007156:	bfab      	itete	ge
 8007158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800715a:	89a3      	ldrhlt	r3, [r4, #12]
 800715c:	181b      	addge	r3, r3, r0
 800715e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007162:	bfac      	ite	ge
 8007164:	6563      	strge	r3, [r4, #84]	; 0x54
 8007166:	81a3      	strhlt	r3, [r4, #12]
 8007168:	bd10      	pop	{r4, pc}

0800716a <__swrite>:
 800716a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800716e:	461f      	mov	r7, r3
 8007170:	898b      	ldrh	r3, [r1, #12]
 8007172:	05db      	lsls	r3, r3, #23
 8007174:	4605      	mov	r5, r0
 8007176:	460c      	mov	r4, r1
 8007178:	4616      	mov	r6, r2
 800717a:	d505      	bpl.n	8007188 <__swrite+0x1e>
 800717c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007180:	2302      	movs	r3, #2
 8007182:	2200      	movs	r2, #0
 8007184:	f000 f868 	bl	8007258 <_lseek_r>
 8007188:	89a3      	ldrh	r3, [r4, #12]
 800718a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800718e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007192:	81a3      	strh	r3, [r4, #12]
 8007194:	4632      	mov	r2, r6
 8007196:	463b      	mov	r3, r7
 8007198:	4628      	mov	r0, r5
 800719a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800719e:	f000 b817 	b.w	80071d0 <_write_r>

080071a2 <__sseek>:
 80071a2:	b510      	push	{r4, lr}
 80071a4:	460c      	mov	r4, r1
 80071a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071aa:	f000 f855 	bl	8007258 <_lseek_r>
 80071ae:	1c43      	adds	r3, r0, #1
 80071b0:	89a3      	ldrh	r3, [r4, #12]
 80071b2:	bf15      	itete	ne
 80071b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80071b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071be:	81a3      	strheq	r3, [r4, #12]
 80071c0:	bf18      	it	ne
 80071c2:	81a3      	strhne	r3, [r4, #12]
 80071c4:	bd10      	pop	{r4, pc}

080071c6 <__sclose>:
 80071c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ca:	f000 b813 	b.w	80071f4 <_close_r>
	...

080071d0 <_write_r>:
 80071d0:	b538      	push	{r3, r4, r5, lr}
 80071d2:	4d07      	ldr	r5, [pc, #28]	; (80071f0 <_write_r+0x20>)
 80071d4:	4604      	mov	r4, r0
 80071d6:	4608      	mov	r0, r1
 80071d8:	4611      	mov	r1, r2
 80071da:	2200      	movs	r2, #0
 80071dc:	602a      	str	r2, [r5, #0]
 80071de:	461a      	mov	r2, r3
 80071e0:	f7fa f955 	bl	800148e <_write>
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	d102      	bne.n	80071ee <_write_r+0x1e>
 80071e8:	682b      	ldr	r3, [r5, #0]
 80071ea:	b103      	cbz	r3, 80071ee <_write_r+0x1e>
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	bd38      	pop	{r3, r4, r5, pc}
 80071f0:	200002a0 	.word	0x200002a0

080071f4 <_close_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	4d06      	ldr	r5, [pc, #24]	; (8007210 <_close_r+0x1c>)
 80071f8:	2300      	movs	r3, #0
 80071fa:	4604      	mov	r4, r0
 80071fc:	4608      	mov	r0, r1
 80071fe:	602b      	str	r3, [r5, #0]
 8007200:	f7fa f961 	bl	80014c6 <_close>
 8007204:	1c43      	adds	r3, r0, #1
 8007206:	d102      	bne.n	800720e <_close_r+0x1a>
 8007208:	682b      	ldr	r3, [r5, #0]
 800720a:	b103      	cbz	r3, 800720e <_close_r+0x1a>
 800720c:	6023      	str	r3, [r4, #0]
 800720e:	bd38      	pop	{r3, r4, r5, pc}
 8007210:	200002a0 	.word	0x200002a0

08007214 <_fstat_r>:
 8007214:	b538      	push	{r3, r4, r5, lr}
 8007216:	4d07      	ldr	r5, [pc, #28]	; (8007234 <_fstat_r+0x20>)
 8007218:	2300      	movs	r3, #0
 800721a:	4604      	mov	r4, r0
 800721c:	4608      	mov	r0, r1
 800721e:	4611      	mov	r1, r2
 8007220:	602b      	str	r3, [r5, #0]
 8007222:	f7fa f95c 	bl	80014de <_fstat>
 8007226:	1c43      	adds	r3, r0, #1
 8007228:	d102      	bne.n	8007230 <_fstat_r+0x1c>
 800722a:	682b      	ldr	r3, [r5, #0]
 800722c:	b103      	cbz	r3, 8007230 <_fstat_r+0x1c>
 800722e:	6023      	str	r3, [r4, #0]
 8007230:	bd38      	pop	{r3, r4, r5, pc}
 8007232:	bf00      	nop
 8007234:	200002a0 	.word	0x200002a0

08007238 <_isatty_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	4d06      	ldr	r5, [pc, #24]	; (8007254 <_isatty_r+0x1c>)
 800723c:	2300      	movs	r3, #0
 800723e:	4604      	mov	r4, r0
 8007240:	4608      	mov	r0, r1
 8007242:	602b      	str	r3, [r5, #0]
 8007244:	f7fa f95b 	bl	80014fe <_isatty>
 8007248:	1c43      	adds	r3, r0, #1
 800724a:	d102      	bne.n	8007252 <_isatty_r+0x1a>
 800724c:	682b      	ldr	r3, [r5, #0]
 800724e:	b103      	cbz	r3, 8007252 <_isatty_r+0x1a>
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	bd38      	pop	{r3, r4, r5, pc}
 8007254:	200002a0 	.word	0x200002a0

08007258 <_lseek_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	4d07      	ldr	r5, [pc, #28]	; (8007278 <_lseek_r+0x20>)
 800725c:	4604      	mov	r4, r0
 800725e:	4608      	mov	r0, r1
 8007260:	4611      	mov	r1, r2
 8007262:	2200      	movs	r2, #0
 8007264:	602a      	str	r2, [r5, #0]
 8007266:	461a      	mov	r2, r3
 8007268:	f7fa f954 	bl	8001514 <_lseek>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_lseek_r+0x1e>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_lseek_r+0x1e>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	200002a0 	.word	0x200002a0

0800727c <memcpy>:
 800727c:	440a      	add	r2, r1
 800727e:	4291      	cmp	r1, r2
 8007280:	f100 33ff 	add.w	r3, r0, #4294967295
 8007284:	d100      	bne.n	8007288 <memcpy+0xc>
 8007286:	4770      	bx	lr
 8007288:	b510      	push	{r4, lr}
 800728a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800728e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007292:	4291      	cmp	r1, r2
 8007294:	d1f9      	bne.n	800728a <memcpy+0xe>
 8007296:	bd10      	pop	{r4, pc}

08007298 <memmove>:
 8007298:	4288      	cmp	r0, r1
 800729a:	b510      	push	{r4, lr}
 800729c:	eb01 0402 	add.w	r4, r1, r2
 80072a0:	d902      	bls.n	80072a8 <memmove+0x10>
 80072a2:	4284      	cmp	r4, r0
 80072a4:	4623      	mov	r3, r4
 80072a6:	d807      	bhi.n	80072b8 <memmove+0x20>
 80072a8:	1e43      	subs	r3, r0, #1
 80072aa:	42a1      	cmp	r1, r4
 80072ac:	d008      	beq.n	80072c0 <memmove+0x28>
 80072ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072b6:	e7f8      	b.n	80072aa <memmove+0x12>
 80072b8:	4402      	add	r2, r0
 80072ba:	4601      	mov	r1, r0
 80072bc:	428a      	cmp	r2, r1
 80072be:	d100      	bne.n	80072c2 <memmove+0x2a>
 80072c0:	bd10      	pop	{r4, pc}
 80072c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80072ca:	e7f7      	b.n	80072bc <memmove+0x24>

080072cc <__malloc_lock>:
 80072cc:	4801      	ldr	r0, [pc, #4]	; (80072d4 <__malloc_lock+0x8>)
 80072ce:	f7ff b999 	b.w	8006604 <__retarget_lock_acquire_recursive>
 80072d2:	bf00      	nop
 80072d4:	20000294 	.word	0x20000294

080072d8 <__malloc_unlock>:
 80072d8:	4801      	ldr	r0, [pc, #4]	; (80072e0 <__malloc_unlock+0x8>)
 80072da:	f7ff b994 	b.w	8006606 <__retarget_lock_release_recursive>
 80072de:	bf00      	nop
 80072e0:	20000294 	.word	0x20000294

080072e4 <_realloc_r>:
 80072e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e8:	4680      	mov	r8, r0
 80072ea:	4614      	mov	r4, r2
 80072ec:	460e      	mov	r6, r1
 80072ee:	b921      	cbnz	r1, 80072fa <_realloc_r+0x16>
 80072f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072f4:	4611      	mov	r1, r2
 80072f6:	f7ff ba59 	b.w	80067ac <_malloc_r>
 80072fa:	b92a      	cbnz	r2, 8007308 <_realloc_r+0x24>
 80072fc:	f7ff f9ea 	bl	80066d4 <_free_r>
 8007300:	4625      	mov	r5, r4
 8007302:	4628      	mov	r0, r5
 8007304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007308:	f000 f82e 	bl	8007368 <_malloc_usable_size_r>
 800730c:	4284      	cmp	r4, r0
 800730e:	4607      	mov	r7, r0
 8007310:	d802      	bhi.n	8007318 <_realloc_r+0x34>
 8007312:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007316:	d812      	bhi.n	800733e <_realloc_r+0x5a>
 8007318:	4621      	mov	r1, r4
 800731a:	4640      	mov	r0, r8
 800731c:	f7ff fa46 	bl	80067ac <_malloc_r>
 8007320:	4605      	mov	r5, r0
 8007322:	2800      	cmp	r0, #0
 8007324:	d0ed      	beq.n	8007302 <_realloc_r+0x1e>
 8007326:	42bc      	cmp	r4, r7
 8007328:	4622      	mov	r2, r4
 800732a:	4631      	mov	r1, r6
 800732c:	bf28      	it	cs
 800732e:	463a      	movcs	r2, r7
 8007330:	f7ff ffa4 	bl	800727c <memcpy>
 8007334:	4631      	mov	r1, r6
 8007336:	4640      	mov	r0, r8
 8007338:	f7ff f9cc 	bl	80066d4 <_free_r>
 800733c:	e7e1      	b.n	8007302 <_realloc_r+0x1e>
 800733e:	4635      	mov	r5, r6
 8007340:	e7df      	b.n	8007302 <_realloc_r+0x1e>
	...

08007344 <_read_r>:
 8007344:	b538      	push	{r3, r4, r5, lr}
 8007346:	4d07      	ldr	r5, [pc, #28]	; (8007364 <_read_r+0x20>)
 8007348:	4604      	mov	r4, r0
 800734a:	4608      	mov	r0, r1
 800734c:	4611      	mov	r1, r2
 800734e:	2200      	movs	r2, #0
 8007350:	602a      	str	r2, [r5, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	f7fa f87e 	bl	8001454 <_read>
 8007358:	1c43      	adds	r3, r0, #1
 800735a:	d102      	bne.n	8007362 <_read_r+0x1e>
 800735c:	682b      	ldr	r3, [r5, #0]
 800735e:	b103      	cbz	r3, 8007362 <_read_r+0x1e>
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	bd38      	pop	{r3, r4, r5, pc}
 8007364:	200002a0 	.word	0x200002a0

08007368 <_malloc_usable_size_r>:
 8007368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800736c:	1f18      	subs	r0, r3, #4
 800736e:	2b00      	cmp	r3, #0
 8007370:	bfbc      	itt	lt
 8007372:	580b      	ldrlt	r3, [r1, r0]
 8007374:	18c0      	addlt	r0, r0, r3
 8007376:	4770      	bx	lr

08007378 <_init>:
 8007378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737a:	bf00      	nop
 800737c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800737e:	bc08      	pop	{r3}
 8007380:	469e      	mov	lr, r3
 8007382:	4770      	bx	lr

08007384 <_fini>:
 8007384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007386:	bf00      	nop
 8007388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800738a:	bc08      	pop	{r3}
 800738c:	469e      	mov	lr, r3
 800738e:	4770      	bx	lr
