vcs -sverilog -full64 +vcs+vcdpluson -timescale=1ns/1ps -debug_access+r+w+nomemcbk -debug_region+cell +vpi +incdir+uart_agent/ +incdir+apb_agent/ +incdir+test_pkg/ uart_agent/uart_packages.sv apb_agent/apb_packages.sv test_pkg/test_packages.sv testbench.sv -l apb_to_uart.log -debug_acc+all -lca -R -ntb_opts uvm-1.2 +UVM_TESTNAME=apb_write_test

setenv COGITA_HOME /tools/vtool/cogita/latest
$COGITA_HOME/cogita.sh &


********************* GIT *********************

1. git status
2. git add .
3. git commit -m "Your message about the commit"
4. git push origin master
5. vtollmarkod pass
6. git pull origin master
https://product.hubspot.com/blog/git-and-github-tutorial-for-beginners 
(git config --global user.name "markod"   git config --global user.email markod@thevtool.com)
***********************************************


vcs -sverilog -full64 +vcs+vcdpluson -timescale=1ns/1ps -debug_access+r+w+nomemcbk -debug_region+cell +vpi testbench.sv design.sv -l apb_to_uart.log -debug_acc+all -lca -R -ntb_opts uvm-1.2 +UVM_TESTNAME=apb_write_test

PROCITATI :

https://product.hubspot.com/blog/git-and-github-tutorial-for-beginners
https://www.design-reuse.com/articles/10907/using-systemverilog-assertions-in-rtl-code.html
https://www.doulos.com/knowhow/sysverilog/tutorial/assertions/

m_sequencer 
https://www.chipverify.com/blog/what-is-the-m-sequencer

Struktura UVC, korisno
https://verificationacademy.com/cookbook/uvc/uvmverificationcomponent

Organizacija fajlova:
https://verificationacademy.com/cookbook/package/organization


verilab.com/files/use_the_sequence_luke_1.pdf
https://www.youtube.com/watch?v=S2JTr4uQwks


Dobar clanak o konfiguracionim objektima
http://www.learnuvmverification.com/index.php/2015/07/22/uvm-configuration-object-concept/
http://www.learnuvmverification.com/index.php/2015/07/13/application-of-virtual-interface-and-uvm_config_db/

