

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      170|  1.344 us|  1.360 us|  168|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- encode_label0  |       20|       20|         2|          -|          -|    10|        no|
        |- encode_label1  |       44|       44|         2|          -|          -|    22|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 15 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xa_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 17 'alloca' 'xa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xb_1 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 18 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 19 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 20 [2/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 20 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 21 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:22]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 24 'read' 'xin2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 25 'read' 'xin1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.69ns)   --->   "%tqmf_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 26 'load' 'tqmf_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i36 %shl_ln" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 28 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln250_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 29 'bitconcatenate' 'shl_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln250_1 = sext i34 %shl_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 30 'sext' 'sext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.92ns)   --->   "%xa = sub i37 %sext_ln250, i37 %sext_ln250_1" [data/benchmarks/adpcm/adpcm.c:250]   --->   Operation 31 'sub' 'xa' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i37 %xa" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 32 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.69ns)   --->   "%tqmf_load_1 = load i32 1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 33 'load' 'tqmf_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i32 %tqmf_load_1" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 34 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.17ns)   --->   "%xb = mul i39 %sext_ln251, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:251]   --->   Operation 35 'mul' 'xb' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln244_1 = sext i39 %xb" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 36 'sext' 'sext_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244_1, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 37 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %sext_ln244, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 38 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 39 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i_10 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 40 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln255 = icmp_eq  i4 %i_10, i4 10" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 41 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%i_11 = add i4 %i_10, i4 1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 42 'add' 'i_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 43 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 44 'load' 'idx_load' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln243 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 45 'add' 'add_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i5 %add_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 46 'zext' 'zext_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tqmf_ptr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 47 'getelementptr' 'tqmf_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln243" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 48 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln257 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 49 'add' 'add_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 50 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tqmf_ptr_1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 51 'getelementptr' 'tqmf_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 52 'load' 'tqmf_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%h_ptr_1 = getelementptr i15 %h, i64 0, i64 %zext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 53 'getelementptr' 'h_ptr_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 54 'load' 'h_ptr_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 55 [2/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 55 'load' 'tqmf_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 56 [2/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 56 'load' 'h_ptr_1_load' <Predicate = (!icmp_ln255)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln241 = store i4 %i_11, i4 %i" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 57 'store' 'store_ln241' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln243 = store i5 %add_ln243, i5 %idx" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 58 'store' 'store_ln243' <Predicate = (!icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%idx17 = alloca i32 1"   --->   Operation 59 'alloca' 'idx17' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 60 'alloca' 'i_6' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 61 'load' 'tqmf_load_2' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 62 [2/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 62 'load' 'tqmf_load_3' <Predicate = (icmp_ln255)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 0, i5 %i_6" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 63 'store' 'store_ln241' <Predicate = (icmp_ln255)> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %idx17"   --->   Operation 64 'store' 'store_ln0' <Predicate = (icmp_ln255)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%xa_1_load_1 = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 65 'load' 'xa_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%xb_1_load_1 = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 66 'load' 'xb_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln256 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:256]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/adpcm/adpcm.c:259]   --->   Operation 68 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.69ns)   --->   "%tqmf_ptr_load = load i5 %tqmf_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 69 'load' 'tqmf_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i32 %tqmf_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 70 'sext' 'sext_ln257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 71 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln257_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 72 'sext' 'sext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.17ns)   --->   "%mul_ln257 = mul i47 %sext_ln257_1, i47 %sext_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 73 'mul' 'mul_ln257' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln257_2 = sext i47 %mul_ln257" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 74 'sext' 'sext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.95ns)   --->   "%xa_3 = add i50 %sext_ln257_2, i50 %xa_1_load_1" [data/benchmarks/adpcm/adpcm.c:257]   --->   Operation 75 'add' 'xa_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (0.69ns)   --->   "%tqmf_ptr_1_load = load i5 %tqmf_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 76 'load' 'tqmf_ptr_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i32 %tqmf_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 77 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (0.68ns)   --->   "%h_ptr_1_load = load i5 %h_ptr_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 78 'load' 'h_ptr_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i15 %h_ptr_1_load" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 79 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (3.17ns)   --->   "%mul_ln258 = mul i47 %sext_ln258_1, i47 %sext_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 80 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln258_2 = sext i47 %mul_ln258" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 81 'sext' 'sext_ln258_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.95ns)   --->   "%xb_3 = add i50 %sext_ln258_2, i50 %xb_1_load_1" [data/benchmarks/adpcm/adpcm.c:258]   --->   Operation 82 'add' 'xb_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xb_3, i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 83 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln244 = store i50 %xa_3, i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:244]   --->   Operation 84 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 85 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.69>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%xa_1_load = load i50 %xa_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 86 'load' 'xa_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%xb_1_load = load i50 %xb_1" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 87 'load' 'xb_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i50 %xb_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 88 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln255_1 = trunc i50 %xa_1_load" [data/benchmarks/adpcm/adpcm.c:255]   --->   Operation 89 'trunc' 'trunc_ln255_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.69ns)   --->   "%tqmf_load_2 = load i32 22" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 90 'load' 'tqmf_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 91 [1/2] (0.69ns)   --->   "%tqmf_load_3 = load i32 23" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 91 'load' 'tqmf_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 92 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.08>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%i_12 = load i5 %i_6" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 93 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln269 = icmp_eq  i5 %i_12, i5 22" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 94 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.70ns)   --->   "%i_13 = add i5 %i_12, i5 1" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 95 'add' 'i_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %for.inc35.split, void %for.end37" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 96 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%idx17_load = load i6 %idx17" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 97 'load' 'idx17_load' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i6 %idx17_load" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 98 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln243_1 = add i5 %trunc_ln269, i5 21" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 99 'add' 'add_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i5 %add_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 100 'zext' 'zext_ln243_1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tqmf_ptr1 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_1" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 101 'getelementptr' 'tqmf_ptr1' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 102 'load' 'tqmf_ptr1_load' <Predicate = (!icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln269 = add i6 %idx17_load, i6 63" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 103 'add' 'add_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln241 = store i5 %i_13, i5 %i_6" [data/benchmarks/adpcm/adpcm.c:241]   --->   Operation 104 'store' 'store_ln241' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln269 = store i6 %add_ln269, i6 %idx17" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 105 'store' 'store_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.38>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i32 %tqmf_load_2" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 106 'sext' 'sext_ln263' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.17ns)   --->   "%mul_ln262 = mul i39 %sext_ln263, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 107 'mul' 'mul_ln262' <Predicate = (icmp_ln269)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln263_1 = sext i39 %mul_ln262" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 108 'sext' 'sext_ln263_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_3, i4 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 109 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln263_2 = sext i36 %shl_ln2" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 110 'sext' 'sext_ln263_2' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln263_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_3, i2 0" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 111 'bitconcatenate' 'shl_ln263_1' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln263_3 = sext i34 %shl_ln263_1" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 112 'sext' 'sext_ln263_3' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.92ns)   --->   "%sub_ln263 = sub i37 %sext_ln263_2, i37 %sext_ln263_3" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 113 'sub' 'sub_ln263' <Predicate = (icmp_ln269)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i37 %sub_ln263" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 114 'sext' 'sext_ln262' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.95ns)   --->   "%xa_4 = add i47 %sext_ln263_1, i47 %trunc_ln255_1" [data/benchmarks/adpcm/adpcm.c:262]   --->   Operation 115 'add' 'xa_4' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.95ns)   --->   "%xb_4 = add i47 %sext_ln262, i47 %trunc_ln255" [data/benchmarks/adpcm/adpcm.c:263]   --->   Operation 116 'add' 'xb_4' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln274 = store i32 %xin1_read, i32 1" [data/benchmarks/adpcm/adpcm.c:274]   --->   Operation 117 'store' 'store_ln274' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 118 [1/1] (0.69ns)   --->   "%store_ln275 = store i32 %xin2_read, i32 0" [data/benchmarks/adpcm/adpcm.c:275]   --->   Operation 118 'store' 'store_ln275' <Predicate = (icmp_ln269)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 119 [1/1] (0.95ns)   --->   "%add_ln278 = add i47 %xb_4, i47 %xa_4" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 119 'add' 'add_ln278' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln278, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:278]   --->   Operation 120 'partselect' 'trunc_ln8' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.95ns)   --->   "%sub_ln279 = sub i47 %xa_4, i47 %xb_4" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 121 'sub' 'sub_ln279' <Predicate = (icmp_ln269)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln279, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:279]   --->   Operation 122 'partselect' 'trunc_ln9' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 123 [2/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx" [data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 123 'call' 'tmp' <Predicate = (icmp_ln269)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%rlt1_load = load i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 124 'load' 'rlt1_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%al1_load = load i16 %al1" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 125 'load' 'al1_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%rlt2_load = load i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 126 'load' 'rlt2_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%al2_load = load i15 %al2" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 127 'load' 'al2_load' <Predicate = (icmp_ln269)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (4.12ns)   --->   "%tmp_1 = call i32 @filtep, i31 %rlt1_load, i16 %al1_load, i31 %rlt2_load, i15 %al2_load" [data/benchmarks/adpcm/adpcm.c:283]   --->   Operation 128 'call' 'tmp_1' <Predicate = (icmp_ln269)> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln295 = store i31 %rlt1_load, i31 %rlt2" [data/benchmarks/adpcm/adpcm.c:295]   --->   Operation 129 'store' 'store_ln295' <Predicate = (icmp_ln269)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.40>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln270 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22, i64 22, i64 22" [data/benchmarks/adpcm/adpcm.c:270]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/adpcm/adpcm.c:272]   --->   Operation 131 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln243_2 = add i5 %trunc_ln269, i5 23" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 132 'add' 'add_ln243_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i5 %add_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 133 'zext' 'zext_ln243_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tqmf_ptr_2 = getelementptr i32 %tqmf, i64 0, i64 %zext_ln243_2" [data/benchmarks/adpcm/adpcm.c:243]   --->   Operation 134 'getelementptr' 'tqmf_ptr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/2] (0.69ns)   --->   "%tqmf_ptr1_load = load i5 %tqmf_ptr1" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 135 'load' 'tqmf_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 136 [1/1] (0.69ns)   --->   "%store_ln271 = store i32 %tqmf_ptr1_load, i5 %tqmf_ptr_2" [data/benchmarks/adpcm/adpcm.c:271]   --->   Operation 136 'store' 'store_ln271' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.inc35" [data/benchmarks/adpcm/adpcm.c:269]   --->   Operation 137 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.12>
ST_8 : Operation 138 [1/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %delay_bpl, i16 %delay_dltx" [data/benchmarks/adpcm/adpcm.c:282]   --->   Operation 138 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 139 [1/1] (0.88ns)   --->   "%add_ln284 = add i32 %tmp_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:284]   --->   Operation 139 'add' 'add_ln284' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 140 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.88ns)   --->   "%sub_ln285 = sub i32 %trunc_ln8, i32 %add_ln284" [data/benchmarks/adpcm/adpcm.c:285]   --->   Operation 141 'sub' 'sub_ln285' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%detl_load = load i15 %detl" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 142 'load' 'detl_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.10ns)   --->   "%tmp_2 = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 143 'call' 'tmp_2' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 144 [2/2] (0.00ns)   --->   "%tmp_7 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx" [data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 144 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%rh1_load = load i31 %rh1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 145 'load' 'rh1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%ah1_load = load i16 %ah1" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 146 'load' 'ah1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%rh2_load = load i31 %rh2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 147 'load' 'rh2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%ah2_load = load i15 %ah2" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 148 'load' 'ah2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (4.12ns)   --->   "%tmp_8 = call i32 @filtep, i31 %rh1_load, i16 %ah1_load, i31 %rh2_load, i15 %ah2_load" [data/benchmarks/adpcm/adpcm.c:302]   --->   Operation 149 'call' 'tmp_8' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln322 = store i31 %rh1_load, i31 %rh2" [data/benchmarks/adpcm/adpcm.c:322]   --->   Operation 150 'store' 'store_ln322' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.18>
ST_9 : Operation 151 [1/2] (0.96ns)   --->   "%tmp_2 = call i6 @quantl, i32 %sub_ln285, i15 %detl_load, i15 %decis_levl, i6 %quant26bt_pos, i6 %quant26bt_neg" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 151 'call' 'tmp_2' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln286 = store i6 %tmp_2, i6 %il" [data/benchmarks/adpcm/adpcm.c:286]   --->   Operation 152 'store' 'store_ln286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %tmp_2, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 153 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 154 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln287_1" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 155 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 156 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_9 : Operation 157 [1/2] (0.00ns)   --->   "%tmp_7 = call i32 @filtez, i32 %delay_bph, i16 %delay_dhx" [data/benchmarks/adpcm/adpcm.c:301]   --->   Operation 157 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 158 [1/1] (0.88ns)   --->   "%add_ln303 = add i32 %tmp_8, i32 %tmp_7" [data/benchmarks/adpcm/adpcm.c:303]   --->   Operation 158 'add' 'add_ln303' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 159 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.88ns)   --->   "%sub_ln304 = sub i32 %trunc_ln9, i32 %add_ln303" [data/benchmarks/adpcm/adpcm.c:304]   --->   Operation 160 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln304, i32 31" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 161 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln305 = select i1 %tmp_14, i2 2, i2 0" [data/benchmarks/adpcm/adpcm.c:305]   --->   Operation 162 'select' 'select_ln305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%deth_load = load i15 %deth" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 163 'load' 'deth_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln310_1 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 164 'zext' 'zext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (1.92ns)   --->   "%mul_ln310 = mul i25 %zext_ln310_1, i25 564" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 165 'mul' 'mul_ln310' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%decis = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln310, i32 12, i32 24" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 166 'partselect' 'decis' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln310_2 = zext i13 %decis" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 167 'zext' 'zext_ln310_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (1.10ns)   --->   "%tmp_9 = call i32 @abs, i32 %sub_ln304" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 168 'call' 'tmp_9' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 169 [1/1] (0.88ns)   --->   "%icmp_ln311 = icmp_sgt  i32 %tmp_9, i32 %zext_ln310_2" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 169 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln314)   --->   "%select_ln311 = select i1 %icmp_ln311, i2 2, i2 3" [data/benchmarks/adpcm/adpcm.c:311]   --->   Operation 170 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln314 = add i2 %select_ln311, i2 %select_ln305" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 171 'add' 'add_ln314' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 3.49>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i15 %detl_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 172 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 173 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 174 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.94ns)   --->   "%mul_ln287 = mul i31 %sext_ln287, i31 %zext_ln287" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 175 'mul' 'mul_ln287' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln287, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 176 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 177 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.87ns)   --->   "%add_ln294 = add i31 %sext_ln288, i31 %trunc_ln285" [data/benchmarks/adpcm/adpcm.c:294]   --->   Operation 178 'add' 'add_ln294' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln296 = store i31 %add_ln294, i31 %rlt1" [data/benchmarks/adpcm/adpcm.c:296]   --->   Operation 179 'store' 'store_ln296' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i15 %deth_load" [data/benchmarks/adpcm/adpcm.c:310]   --->   Operation 180 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.45ns)   --->   "%tmp_13 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln314" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 181 'mux' 'tmp_13' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i14 %tmp_13" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 182 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (1.92ns)   --->   "%mul_ln314 = mul i29 %sext_ln314, i29 %zext_ln310" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 183 'mul' 'mul_ln314' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln314, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 184 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln315 = sext i14 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 185 'sext' 'sext_ln315' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.87ns)   --->   "%add_ln321 = add i31 %sext_ln315, i31 %trunc_ln304" [data/benchmarks/adpcm/adpcm.c:321]   --->   Operation 186 'add' 'add_ln321' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln323 = store i31 %add_ln321, i31 %rh1" [data/benchmarks/adpcm/adpcm.c:323]   --->   Operation 187 'store' 'store_ln323' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 5.14>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln287_1 = sext i16 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:287]   --->   Operation 188 'sext' 'sext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%nbl_load = load i15 %nbl" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 189 'load' 'nbl_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (2.95ns)   --->   "%tmp_3 = call i15 @logscl, i6 %tmp_2, i15 %nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 190 'call' 'tmp_3' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 191 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %sext_ln287_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:290]   --->   Operation 191 'add' 'add_ln290' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [2/2] (1.20ns)   --->   "%call_ln291 = call void @upzero, i16 %trunc_ln, i16 %delay_dltx, i32 %delay_bpl" [data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 192 'call' 'call_ln291' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%plt1_load = load i32 %plt1" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 193 'load' 'plt1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%plt2_load = load i32 %plt2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 194 'load' 'plt2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [2/2] (3.91ns)   --->   "%tmp_5 = call i15 @uppol2, i16 %al1_load, i15 %al2_load, i32 %add_ln290, i32 %plt1_load, i32 %plt2_load" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 195 'call' 'tmp_5' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln297 = store i32 %plt1_load, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:297]   --->   Operation 196 'store' 'store_ln297' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln298 = store i32 %add_ln290, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:298]   --->   Operation 197 'store' 'store_ln298' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i14 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:314]   --->   Operation 198 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln315_1 = sext i14 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 199 'sext' 'sext_ln315_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%nbh_load = load i15 %nbh" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 200 'load' 'nbh_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (2.95ns)   --->   "%tmp_s = call i15 @logsch, i2 %add_ln314, i15 %nbh_load" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 201 'call' 'tmp_s' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln315 = store i15 %tmp_s, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:315]   --->   Operation 202 'store' 'store_ln315' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (2.19ns)   --->   "%tmp_10 = call i15 @scalel, i15 %tmp_s, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 203 'call' 'tmp_10' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 204 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %sext_ln314_1, i32 %tmp_7" [data/benchmarks/adpcm/adpcm.c:317]   --->   Operation 204 'add' 'add_ln317' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [2/2] (1.20ns)   --->   "%call_ln318 = call void @upzero, i16 %sext_ln315_1, i16 %delay_dhx, i32 %delay_bph" [data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 205 'call' 'call_ln318' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%ph1_load = load i32 %ph1" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 206 'load' 'ph1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%ph2_load = load i32 %ph2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 207 'load' 'ph2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [2/2] (3.91ns)   --->   "%tmp_11 = call i15 @uppol2, i16 %ah1_load, i15 %ah2_load, i32 %add_ln317, i32 %ph1_load, i32 %ph2_load" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 208 'call' 'tmp_11' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln324 = store i32 %ph1_load, i32 %ph2" [data/benchmarks/adpcm/adpcm.c:324]   --->   Operation 209 'store' 'store_ln324' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln325 = store i32 %add_ln317, i32 %ph1" [data/benchmarks/adpcm/adpcm.c:325]   --->   Operation 210 'store' 'store_ln325' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.91>
ST_12 : Operation 211 [1/2] (2.95ns)   --->   "%tmp_3 = call i15 @logscl, i6 %tmp_2, i15 %nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 211 'call' 'tmp_3' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln288 = store i15 %tmp_3, i15 %nbl" [data/benchmarks/adpcm/adpcm.c:288]   --->   Operation 212 'store' 'store_ln288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln291 = call void @upzero, i16 %trunc_ln, i16 %delay_dltx, i32 %delay_bpl" [data/benchmarks/adpcm/adpcm.c:291]   --->   Operation 213 'call' 'call_ln291' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 214 [1/2] (3.91ns)   --->   "%tmp_5 = call i15 @uppol2, i16 %al1_load, i15 %al2_load, i32 %add_ln290, i32 %plt1_load, i32 %plt2_load" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 214 'call' 'tmp_5' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln292 = store i15 %tmp_5, i15 %al2" [data/benchmarks/adpcm/adpcm.c:292]   --->   Operation 215 'store' 'store_ln292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/2] (2.19ns)   --->   "%tmp_10 = call i15 @scalel, i15 %tmp_s, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 216 'call' 'tmp_10' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln316 = store i15 %tmp_10, i15 %deth" [data/benchmarks/adpcm/adpcm.c:316]   --->   Operation 217 'store' 'store_ln316' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln318 = call void @upzero, i16 %sext_ln315_1, i16 %delay_dhx, i32 %delay_bph" [data/benchmarks/adpcm/adpcm.c:318]   --->   Operation 218 'call' 'call_ln318' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 219 [1/2] (3.91ns)   --->   "%tmp_11 = call i15 @uppol2, i16 %ah1_load, i15 %ah2_load, i32 %add_ln317, i32 %ph1_load, i32 %ph2_load" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 219 'call' 'tmp_11' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln319 = store i15 %tmp_11, i15 %ah2" [data/benchmarks/adpcm/adpcm.c:319]   --->   Operation 220 'store' 'store_ln319' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 3.96>
ST_13 : Operation 221 [2/2] (2.19ns)   --->   "%tmp_4 = call i15 @scalel, i15 %tmp_3, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 221 'call' 'tmp_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 222 [2/2] (3.96ns)   --->   "%tmp_6 = call i16 @uppol1, i16 %al1_load, i15 %tmp_5, i32 %add_ln290, i32 %plt1_load" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 222 'call' 'tmp_6' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 223 [2/2] (3.96ns)   --->   "%tmp_12 = call i16 @uppol1, i16 %ah1_load, i15 %tmp_11, i32 %add_ln317, i32 %ph1_load" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 223 'call' 'tmp_12' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 2.90>
ST_14 : Operation 224 [1/2] (2.19ns)   --->   "%tmp_4 = call i15 @scalel, i15 %tmp_3, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 224 'call' 'tmp_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln289 = store i15 %tmp_4, i15 %detl" [data/benchmarks/adpcm/adpcm.c:289]   --->   Operation 225 'store' 'store_ln289' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/2] (2.90ns)   --->   "%tmp_6 = call i16 @uppol1, i16 %al1_load, i15 %tmp_5, i32 %add_ln290, i32 %plt1_load" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 226 'call' 'tmp_6' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln293 = store i16 %tmp_6, i16 %al1" [data/benchmarks/adpcm/adpcm.c:293]   --->   Operation 227 'store' 'store_ln293' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/2] (2.90ns)   --->   "%tmp_12 = call i16 @uppol1, i16 %ah1_load, i15 %tmp_11, i32 %add_ln317, i32 %ph1_load" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 228 'call' 'tmp_12' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln320 = store i16 %tmp_12, i16 %ah1" [data/benchmarks/adpcm/adpcm.c:320]   --->   Operation 229 'store' 'store_ln320' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln314, i6 %tmp_2" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 230 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln328 = ret i8 %or_ln" [data/benchmarks/adpcm/adpcm.c:328]   --->   Operation 231 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load', data/benchmarks/adpcm/adpcm.c:250) on array 'tqmf' [39]  (0.699 ns)

 <State 2>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_1', data/benchmarks/adpcm/adpcm.c:251) on array 'tqmf' [46]  (0.699 ns)
	'mul' operation 39 bit ('xb', data/benchmarks/adpcm/adpcm.c:251) [48]  (3.170 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/adpcm/adpcm.c:244) of variable 'sext_ln244_1', data/benchmarks/adpcm/adpcm.c:244 on local variable 'xb', data/benchmarks/adpcm/adpcm.c:244 [50]  (0.387 ns)

 <State 3>: 1.406ns
The critical path consists of the following:
	'load' operation 5 bit ('idx_load', data/benchmarks/adpcm/adpcm.c:243) on local variable 'idx' [61]  (0.000 ns)
	'add' operation 5 bit ('add_ln243', data/benchmarks/adpcm/adpcm.c:243) [66]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr', data/benchmarks/adpcm/adpcm.c:243) [68]  (0.000 ns)
	'load' operation 32 bit ('tqmf_ptr_load', data/benchmarks/adpcm/adpcm.c:257) on array 'tqmf' [73]  (0.699 ns)

 <State 4>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_ptr_1_load', data/benchmarks/adpcm/adpcm.c:258) on array 'tqmf' [81]  (0.699 ns)
	'mul' operation 47 bit ('mul_ln258', data/benchmarks/adpcm/adpcm.c:258) [85]  (3.170 ns)
	'add' operation 50 bit ('xb', data/benchmarks/adpcm/adpcm.c:258) [87]  (0.957 ns)
	'store' operation 0 bit ('store_ln244', data/benchmarks/adpcm/adpcm.c:244) of variable 'xb', data/benchmarks/adpcm/adpcm.c:258 on local variable 'xb', data/benchmarks/adpcm/adpcm.c:244 [88]  (0.387 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('tqmf_load_2', data/benchmarks/adpcm/adpcm.c:262) on array 'tqmf' [100]  (0.699 ns)

 <State 6>: 5.088ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln262', data/benchmarks/adpcm/adpcm.c:262) [129]  (3.170 ns)
	'add' operation 47 bit ('xa_4', data/benchmarks/adpcm/adpcm.c:262) [137]  (0.959 ns)
	'add' operation 47 bit ('add_ln278', data/benchmarks/adpcm/adpcm.c:278) [141]  (0.959 ns)

 <State 7>: 1.406ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln243_2', data/benchmarks/adpcm/adpcm.c:243) [118]  (0.707 ns)
	'getelementptr' operation 5 bit ('tqmf_ptr', data/benchmarks/adpcm/adpcm.c:243) [120]  (0.000 ns)
	'store' operation 0 bit ('store_ln271', data/benchmarks/adpcm/adpcm.c:271) of variable 'tqmf_ptr1_load', data/benchmarks/adpcm/adpcm.c:271 on array 'tqmf' [122]  (0.699 ns)

 <State 8>: 4.129ns
The critical path consists of the following:
	'load' operation 31 bit ('rh1_load', data/benchmarks/adpcm/adpcm.c:302) on static variable 'rh1' [186]  (0.000 ns)
	'call' operation 32 bit ('tmp_8', data/benchmarks/adpcm/adpcm.c:302) to 'filtep' [190]  (4.129 ns)

 <State 9>: 4.183ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_7', data/benchmarks/adpcm/adpcm.c:301) to 'filtez' [185]  (0.000 ns)
	'add' operation 32 bit ('add_ln303', data/benchmarks/adpcm/adpcm.c:303) [191]  (0.880 ns)
	'sub' operation 32 bit ('sub_ln304', data/benchmarks/adpcm/adpcm.c:304) [193]  (0.880 ns)
	'call' operation 32 bit ('tmp_9', data/benchmarks/adpcm/adpcm.c:311) to 'abs' [202]  (1.107 ns)
	'icmp' operation 1 bit ('icmp_ln311', data/benchmarks/adpcm/adpcm.c:311) [203]  (0.880 ns)
	'select' operation 2 bit ('select_ln311', data/benchmarks/adpcm/adpcm.c:311) [204]  (0.000 ns)
	'add' operation 2 bit ('add_ln314', data/benchmarks/adpcm/adpcm.c:314) [205]  (0.436 ns)

 <State 10>: 3.497ns
The critical path consists of the following:
	'load' operation 16 bit ('qq4_code4_table_load', data/benchmarks/adpcm/adpcm.c:287) on array 'qq4_code4_table' [161]  (0.683 ns)
	'mul' operation 31 bit ('mul_ln287', data/benchmarks/adpcm/adpcm.c:287) [163]  (1.940 ns)
	'add' operation 31 bit ('add_ln294', data/benchmarks/adpcm/adpcm.c:294) [180]  (0.874 ns)

 <State 11>: 5.148ns
The critical path consists of the following:
	'load' operation 15 bit ('nbh_load', data/benchmarks/adpcm/adpcm.c:315) on static variable 'nbh' [213]  (0.000 ns)
	'call' operation 15 bit ('tmp_s', data/benchmarks/adpcm/adpcm.c:315) to 'logsch' [214]  (2.957 ns)
	'call' operation 15 bit ('tmp_10', data/benchmarks/adpcm/adpcm.c:316) to 'scalel' [216]  (2.191 ns)

 <State 12>: 3.917ns
The critical path consists of the following:
	'call' operation 15 bit ('tmp_5', data/benchmarks/adpcm/adpcm.c:292) to 'uppol2' [176]  (3.917 ns)

 <State 13>: 3.961ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_6', data/benchmarks/adpcm/adpcm.c:293) to 'uppol1' [178]  (3.961 ns)

 <State 14>: 2.905ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_6', data/benchmarks/adpcm/adpcm.c:293) to 'uppol1' [178]  (2.905 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
