Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Mon Feb  1 13:53:28 2021
| Host             : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command          : report_power -file axi_algorithm_power_routed.rpt -pb axi_algorithm_power_summary_routed.pb -rpx axi_algorithm_power_routed.rpx
| Design           : axi_algorithm
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.133  |
| Dynamic (W)              | 0.014  |
| Device Static (W)        | 0.118  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.5   |
| Junction Temperature (C) | 26.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        3 |       --- |             --- |
| Slice Logic              |     0.001 |     1426 |       --- |             --- |
|   LUT as Logic           |     0.001 |      383 |     53200 |            0.72 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   Register               |    <0.001 |      634 |    106400 |            0.60 |
|   LUT as Shift Register  |    <0.001 |       64 |     17400 |            0.37 |
|   Others                 |     0.000 |       31 |       --- |             --- |
| Signals                  |     0.001 |     1088 |       --- |             --- |
| Static Power             |     0.118 |          |           |                 |
| Total                    |     0.133 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.014 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| axi_algorithm                                  |     0.014 |
|   Block_arrayctor_loop_U0                      |     0.001 |
|   dato_U                                       |     0.004 |
|     gen_buffer[0].axi_algorithm_dato_memcore_U |     0.002 |
|       axi_algorithm_dato_memcore_ram_U         |     0.002 |
|         ram_reg_0_3_0_0                        |    <0.001 |
|         ram_reg_0_3_10_10                      |    <0.001 |
|         ram_reg_0_3_11_11                      |    <0.001 |
|         ram_reg_0_3_12_12                      |    <0.001 |
|         ram_reg_0_3_13_13                      |    <0.001 |
|         ram_reg_0_3_14_14                      |    <0.001 |
|         ram_reg_0_3_15_15                      |    <0.001 |
|         ram_reg_0_3_16_16                      |    <0.001 |
|         ram_reg_0_3_17_17                      |    <0.001 |
|         ram_reg_0_3_18_18                      |    <0.001 |
|         ram_reg_0_3_19_19                      |    <0.001 |
|         ram_reg_0_3_1_1                        |    <0.001 |
|         ram_reg_0_3_20_20                      |    <0.001 |
|         ram_reg_0_3_21_21                      |    <0.001 |
|         ram_reg_0_3_22_22                      |    <0.001 |
|         ram_reg_0_3_23_23                      |    <0.001 |
|         ram_reg_0_3_24_24                      |    <0.001 |
|         ram_reg_0_3_25_25                      |    <0.001 |
|         ram_reg_0_3_26_26                      |    <0.001 |
|         ram_reg_0_3_27_27                      |    <0.001 |
|         ram_reg_0_3_28_28                      |    <0.001 |
|         ram_reg_0_3_29_29                      |    <0.001 |
|         ram_reg_0_3_2_2                        |    <0.001 |
|         ram_reg_0_3_30_30                      |    <0.001 |
|         ram_reg_0_3_31_31                      |    <0.001 |
|         ram_reg_0_3_3_3                        |    <0.001 |
|         ram_reg_0_3_4_4                        |    <0.001 |
|         ram_reg_0_3_5_5                        |    <0.001 |
|         ram_reg_0_3_6_6                        |    <0.001 |
|         ram_reg_0_3_7_7                        |    <0.001 |
|         ram_reg_0_3_8_8                        |    <0.001 |
|         ram_reg_0_3_9_9                        |    <0.001 |
|     gen_buffer[1].axi_algorithm_dato_memcore_U |     0.002 |
|       axi_algorithm_dato_memcore_ram_U         |     0.002 |
|         ram_reg_0_3_0_0                        |    <0.001 |
|         ram_reg_0_3_10_10                      |    <0.001 |
|         ram_reg_0_3_11_11                      |    <0.001 |
|         ram_reg_0_3_12_12                      |    <0.001 |
|         ram_reg_0_3_13_13                      |    <0.001 |
|         ram_reg_0_3_14_14                      |    <0.001 |
|         ram_reg_0_3_15_15                      |    <0.001 |
|         ram_reg_0_3_16_16                      |    <0.001 |
|         ram_reg_0_3_17_17                      |    <0.001 |
|         ram_reg_0_3_18_18                      |    <0.001 |
|         ram_reg_0_3_19_19                      |    <0.001 |
|         ram_reg_0_3_1_1                        |    <0.001 |
|         ram_reg_0_3_20_20                      |    <0.001 |
|         ram_reg_0_3_21_21                      |    <0.001 |
|         ram_reg_0_3_22_22                      |    <0.001 |
|         ram_reg_0_3_23_23                      |    <0.001 |
|         ram_reg_0_3_24_24                      |    <0.001 |
|         ram_reg_0_3_25_25                      |    <0.001 |
|         ram_reg_0_3_26_26                      |    <0.001 |
|         ram_reg_0_3_27_27                      |    <0.001 |
|         ram_reg_0_3_28_28                      |    <0.001 |
|         ram_reg_0_3_29_29                      |    <0.001 |
|         ram_reg_0_3_2_2                        |    <0.001 |
|         ram_reg_0_3_30_30                      |    <0.001 |
|         ram_reg_0_3_31_31                      |    <0.001 |
|         ram_reg_0_3_3_3                        |    <0.001 |
|         ram_reg_0_3_4_4                        |    <0.001 |
|         ram_reg_0_3_5_5                        |    <0.001 |
|         ram_reg_0_3_6_6                        |    <0.001 |
|         ram_reg_0_3_7_7                        |    <0.001 |
|         ram_reg_0_3_8_8                        |    <0.001 |
|         ram_reg_0_3_9_9                        |    <0.001 |
|   dedo0_0_V_U                                  |    <0.001 |
|     U_fifo_w32_d2_A_shiftReg                   |    <0.001 |
|   dedo1_0_V_U                                  |    <0.001 |
|     U_fifo_w32_d2_A_shiftReg                   |    <0.001 |
|   palma0_0_V_U                                 |    <0.001 |
|     U_fifo_w32_d2_A_shiftReg                   |    <0.001 |
|   palma1_0_V_U                                 |    <0.001 |
|     U_fifo_w32_d2_A_shiftReg                   |    <0.001 |
|   read_data_U0                                 |     0.002 |
|   write_data21_U0                              |     0.001 |
|   write_data22_U0                              |     0.001 |
|   write_data23_U0                              |     0.001 |
|   write_data_U0                                |     0.001 |
+------------------------------------------------+-----------+


