# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_encoderBCD.srcs/sources_1/new/arbitro.vhd" \
"../../../../project_encoderBCD.srcs/sources_1/new/encoder.vhd" \
"../../../../project_encoderBCD.srcs/sources_1/new/encoder4_2.vhd" \
"../../../../project_encoderBCD.srcs/sim_1/new/sim_encoderfinale.vhd" \

# Do not sort compile order
nosort
