#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b0f1639f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b0f190eb50_0 .net "PC", 31 0, L_000001b0f1999b40;  1 drivers
v000001b0f190d890_0 .net "cycles_consumed", 31 0, v000001b0f190db10_0;  1 drivers
v000001b0f190ec90_0 .var "input_clk", 0 0;
v000001b0f190dc50_0 .var "rst", 0 0;
S_000001b0f16496a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b0f1639f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b0f18508b0 .functor NOR 1, v000001b0f190ec90_0, v000001b0f18fb240_0, C4<0>, C4<0>;
L_000001b0f1851170 .functor AND 1, v000001b0f18e3ac0_0, v000001b0f18e2b20_0, C4<1>, C4<1>;
L_000001b0f18521a0 .functor AND 1, L_000001b0f1851170, L_000001b0f190edd0, C4<1>, C4<1>;
L_000001b0f1850990 .functor AND 1, v000001b0f18d58e0_0, v000001b0f18d61a0_0, C4<1>, C4<1>;
L_000001b0f18511e0 .functor AND 1, L_000001b0f1850990, L_000001b0f190dd90, C4<1>, C4<1>;
L_000001b0f18513a0 .functor AND 1, v000001b0f18fbb00_0, v000001b0f18fae80_0, C4<1>, C4<1>;
L_000001b0f18515d0 .functor AND 1, L_000001b0f18513a0, L_000001b0f190ee70, C4<1>, C4<1>;
L_000001b0f1850ae0 .functor AND 1, v000001b0f18e3ac0_0, v000001b0f18e2b20_0, C4<1>, C4<1>;
L_000001b0f1851720 .functor AND 1, L_000001b0f1850ae0, L_000001b0f190ded0, C4<1>, C4<1>;
L_000001b0f1851cd0 .functor AND 1, v000001b0f18d58e0_0, v000001b0f18d61a0_0, C4<1>, C4<1>;
L_000001b0f1851c60 .functor AND 1, L_000001b0f1851cd0, L_000001b0f190df70, C4<1>, C4<1>;
L_000001b0f1851800 .functor AND 1, v000001b0f18fbb00_0, v000001b0f18fae80_0, C4<1>, C4<1>;
L_000001b0f1851870 .functor AND 1, L_000001b0f1851800, L_000001b0f190e010, C4<1>, C4<1>;
L_000001b0f1915f90 .functor NOT 1, L_000001b0f18508b0, C4<0>, C4<0>, C4<0>;
L_000001b0f1915a50 .functor NOT 1, L_000001b0f18508b0, C4<0>, C4<0>, C4<0>;
L_000001b0f192b840 .functor NOT 1, L_000001b0f18508b0, C4<0>, C4<0>, C4<0>;
L_000001b0f192d3d0 .functor NOT 1, L_000001b0f18508b0, C4<0>, C4<0>, C4<0>;
L_000001b0f192d4b0 .functor NOT 1, L_000001b0f18508b0, C4<0>, C4<0>, C4<0>;
L_000001b0f1999b40 .functor BUFZ 32, v000001b0f19009c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f18fba60_0 .net "EX1_ALU_OPER1", 31 0, L_000001b0f19171f0;  1 drivers
v000001b0f18fb380_0 .net "EX1_ALU_OPER2", 31 0, L_000001b0f192bbc0;  1 drivers
v000001b0f18fb420_0 .net "EX1_PC", 31 0, v000001b0f18e4f60_0;  1 drivers
v000001b0f18fbc40_0 .net "EX1_PFC", 31 0, v000001b0f18e5b40_0;  1 drivers
v000001b0f18fbf60_0 .net "EX1_PFC_to_IF", 31 0, L_000001b0f1913790;  1 drivers
v000001b0f18fc000_0 .net "EX1_forward_to_B", 31 0, v000001b0f18e5320_0;  1 drivers
v000001b0f18fc280_0 .net "EX1_is_beq", 0 0, v000001b0f18e4d80_0;  1 drivers
v000001b0f18fc3c0_0 .net "EX1_is_bne", 0 0, v000001b0f18e44c0_0;  1 drivers
v000001b0f18fe4e0_0 .net "EX1_is_jal", 0 0, v000001b0f18e5aa0_0;  1 drivers
v000001b0f18fef80_0 .net "EX1_is_jr", 0 0, v000001b0f18e4600_0;  1 drivers
v000001b0f18ffb60_0 .net "EX1_is_oper2_immed", 0 0, v000001b0f18e4ce0_0;  1 drivers
v000001b0f18fe800_0 .net "EX1_memread", 0 0, v000001b0f18e5500_0;  1 drivers
v000001b0f18fe080_0 .net "EX1_memwrite", 0 0, v000001b0f18e4740_0;  1 drivers
v000001b0f18fe6c0_0 .net "EX1_opcode", 11 0, v000001b0f18e49c0_0;  1 drivers
v000001b0f18fe620_0 .net "EX1_predicted", 0 0, v000001b0f18e4a60_0;  1 drivers
v000001b0f18ff7a0_0 .net "EX1_rd_ind", 4 0, v000001b0f18e4b00_0;  1 drivers
v000001b0f18fde00_0 .net "EX1_rd_indzero", 0 0, v000001b0f18e58c0_0;  1 drivers
v000001b0f18ff520_0 .net "EX1_regwrite", 0 0, v000001b0f18e5000_0;  1 drivers
v000001b0f18fe760_0 .net "EX1_rs1", 31 0, v000001b0f18e4e20_0;  1 drivers
v000001b0f18ff480_0 .net "EX1_rs1_ind", 4 0, v000001b0f18e50a0_0;  1 drivers
v000001b0f18ffc00_0 .net "EX1_rs2", 31 0, v000001b0f18e5820_0;  1 drivers
v000001b0f18ff020_0 .net "EX1_rs2_ind", 4 0, v000001b0f18e5960_0;  1 drivers
v000001b0f18ffac0_0 .net "EX1_rs2_out", 31 0, L_000001b0f192bca0;  1 drivers
v000001b0f18fdb80_0 .net "EX2_ALU_OPER1", 31 0, v000001b0f18e2c60_0;  1 drivers
v000001b0f18fec60_0 .net "EX2_ALU_OPER2", 31 0, v000001b0f18e3b60_0;  1 drivers
v000001b0f18fe120_0 .net "EX2_ALU_OUT", 31 0, L_000001b0f1913ab0;  1 drivers
v000001b0f18fd860_0 .net "EX2_PC", 31 0, v000001b0f18e3c00_0;  1 drivers
v000001b0f18fe3a0_0 .net "EX2_PFC_to_IF", 31 0, v000001b0f18e2580_0;  1 drivers
v000001b0f18ff700_0 .net "EX2_forward_to_B", 31 0, v000001b0f18e26c0_0;  1 drivers
v000001b0f18fe940_0 .net "EX2_is_beq", 0 0, v000001b0f18e2760_0;  1 drivers
v000001b0f18fe1c0_0 .net "EX2_is_bne", 0 0, v000001b0f18e4240_0;  1 drivers
v000001b0f18ffde0_0 .net "EX2_is_jal", 0 0, v000001b0f18e2d00_0;  1 drivers
v000001b0f18fdf40_0 .net "EX2_is_jr", 0 0, v000001b0f18e3340_0;  1 drivers
v000001b0f18ff340_0 .net "EX2_is_oper2_immed", 0 0, v000001b0f18e3980_0;  1 drivers
v000001b0f18ff160_0 .net "EX2_memread", 0 0, v000001b0f18e33e0_0;  1 drivers
v000001b0f18fdea0_0 .net "EX2_memwrite", 0 0, v000001b0f18e28a0_0;  1 drivers
v000001b0f18ff200_0 .net "EX2_opcode", 11 0, v000001b0f18e2940_0;  1 drivers
v000001b0f18ff980_0 .net "EX2_predicted", 0 0, v000001b0f18e2a80_0;  1 drivers
v000001b0f18ff3e0_0 .net "EX2_rd_ind", 4 0, v000001b0f18e3480_0;  1 drivers
v000001b0f18fe440_0 .net "EX2_rd_indzero", 0 0, v000001b0f18e2b20_0;  1 drivers
v000001b0f18ff0c0_0 .net "EX2_regwrite", 0 0, v000001b0f18e3ac0_0;  1 drivers
v000001b0f18fe8a0_0 .net "EX2_rs1", 31 0, v000001b0f18e2bc0_0;  1 drivers
v000001b0f18fea80_0 .net "EX2_rs1_ind", 4 0, v000001b0f18e3d40_0;  1 drivers
v000001b0f18fdfe0_0 .net "EX2_rs2_ind", 4 0, v000001b0f18e3de0_0;  1 drivers
v000001b0f18fd680_0 .net "EX2_rs2_out", 31 0, v000001b0f18e3e80_0;  1 drivers
v000001b0f18fe260_0 .net "ID_INST", 31 0, v000001b0f18ee1b0_0;  1 drivers
v000001b0f18ff840_0 .net "ID_PC", 31 0, v000001b0f18ee250_0;  1 drivers
v000001b0f18fdcc0_0 .net "ID_PFC_to_EX", 31 0, L_000001b0f19115d0;  1 drivers
v000001b0f18fd720_0 .net "ID_PFC_to_IF", 31 0, L_000001b0f1911d50;  1 drivers
v000001b0f18fee40_0 .net "ID_forward_to_B", 31 0, L_000001b0f19113f0;  1 drivers
v000001b0f18fd7c0_0 .net "ID_is_beq", 0 0, L_000001b0f1910bd0;  1 drivers
v000001b0f18feda0_0 .net "ID_is_bne", 0 0, L_000001b0f1912110;  1 drivers
v000001b0f18fe300_0 .net "ID_is_j", 0 0, L_000001b0f1914af0;  1 drivers
v000001b0f18fe9e0_0 .net "ID_is_jal", 0 0, L_000001b0f1913b50;  1 drivers
v000001b0f18fe580_0 .net "ID_is_jr", 0 0, L_000001b0f19101d0;  1 drivers
v000001b0f18feb20_0 .net "ID_is_oper2_immed", 0 0, L_000001b0f19167e0;  1 drivers
v000001b0f18fd900_0 .net "ID_memread", 0 0, L_000001b0f1914730;  1 drivers
v000001b0f18febc0_0 .net "ID_memwrite", 0 0, L_000001b0f1912430;  1 drivers
v000001b0f18ff8e0_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  1 drivers
v000001b0f18ff5c0_0 .net "ID_predicted", 0 0, v000001b0f18e6e10_0;  1 drivers
v000001b0f18ffa20_0 .net "ID_rd_ind", 4 0, v000001b0f1900d80_0;  1 drivers
v000001b0f18fed00_0 .net "ID_regwrite", 0 0, L_000001b0f1913150;  1 drivers
v000001b0f18fd9a0_0 .net "ID_rs1", 31 0, v000001b0f18ecb30_0;  1 drivers
v000001b0f18feee0_0 .net "ID_rs1_ind", 4 0, v000001b0f19002e0_0;  1 drivers
v000001b0f18ffca0_0 .net "ID_rs2", 31 0, v000001b0f18ec810_0;  1 drivers
v000001b0f18ff660_0 .net "ID_rs2_ind", 4 0, v000001b0f19024a0_0;  1 drivers
v000001b0f18ff2a0_0 .net "IF_INST", 31 0, L_000001b0f1915c10;  1 drivers
v000001b0f18fda40_0 .net "IF_pc", 31 0, v000001b0f19009c0_0;  1 drivers
v000001b0f18ffd40_0 .net "MEM_ALU_OUT", 31 0, v000001b0f18d5480_0;  1 drivers
v000001b0f18fdc20_0 .net "MEM_Data_mem_out", 31 0, v000001b0f18fbe20_0;  1 drivers
v000001b0f18fdae0_0 .net "MEM_memread", 0 0, v000001b0f18d4da0_0;  1 drivers
v000001b0f18fdd60_0 .net "MEM_memwrite", 0 0, v000001b0f18d6240_0;  1 drivers
v000001b0f190e6f0_0 .net "MEM_opcode", 11 0, v000001b0f18d62e0_0;  1 drivers
v000001b0f190e510_0 .net "MEM_rd_ind", 4 0, v000001b0f18d5e80_0;  1 drivers
v000001b0f190e150_0 .net "MEM_rd_indzero", 0 0, v000001b0f18d61a0_0;  1 drivers
v000001b0f190da70_0 .net "MEM_regwrite", 0 0, v000001b0f18d58e0_0;  1 drivers
v000001b0f190d9d0_0 .net "MEM_rs2", 31 0, v000001b0f18d57a0_0;  1 drivers
v000001b0f190dcf0_0 .net "PC", 31 0, L_000001b0f1999b40;  alias, 1 drivers
v000001b0f190d930_0 .net "STALL_ID1_FLUSH", 0 0, v000001b0f18e8350_0;  1 drivers
v000001b0f190f9b0_0 .net "STALL_ID2_FLUSH", 0 0, v000001b0f18e7db0_0;  1 drivers
v000001b0f190e8d0_0 .net "STALL_IF_FLUSH", 0 0, v000001b0f18eabf0_0;  1 drivers
v000001b0f190ea10_0 .net "WB_ALU_OUT", 31 0, v000001b0f18fca00_0;  1 drivers
v000001b0f190e5b0_0 .net "WB_Data_mem_out", 31 0, v000001b0f18fb100_0;  1 drivers
v000001b0f190fa50_0 .net "WB_memread", 0 0, v000001b0f18fc820_0;  1 drivers
v000001b0f190f730_0 .net "WB_rd_ind", 4 0, v000001b0f18fb560_0;  1 drivers
v000001b0f190f550_0 .net "WB_rd_indzero", 0 0, v000001b0f18fae80_0;  1 drivers
v000001b0f190efb0_0 .net "WB_regwrite", 0 0, v000001b0f18fbb00_0;  1 drivers
v000001b0f190faf0_0 .net "Wrong_prediction", 0 0, L_000001b0f192d2f0;  1 drivers
v000001b0f190f7d0_0 .net *"_ivl_1", 0 0, L_000001b0f1851170;  1 drivers
v000001b0f190fb90_0 .net *"_ivl_13", 0 0, L_000001b0f18513a0;  1 drivers
v000001b0f190f0f0_0 .net *"_ivl_14", 0 0, L_000001b0f190ee70;  1 drivers
v000001b0f190ebf0_0 .net *"_ivl_19", 0 0, L_000001b0f1850ae0;  1 drivers
v000001b0f190e330_0 .net *"_ivl_2", 0 0, L_000001b0f190edd0;  1 drivers
v000001b0f190e1f0_0 .net *"_ivl_20", 0 0, L_000001b0f190ded0;  1 drivers
v000001b0f190e3d0_0 .net *"_ivl_25", 0 0, L_000001b0f1851cd0;  1 drivers
v000001b0f190d430_0 .net *"_ivl_26", 0 0, L_000001b0f190df70;  1 drivers
v000001b0f190d4d0_0 .net *"_ivl_31", 0 0, L_000001b0f1851800;  1 drivers
v000001b0f190ed30_0 .net *"_ivl_32", 0 0, L_000001b0f190e010;  1 drivers
v000001b0f190f410_0 .net *"_ivl_40", 31 0, L_000001b0f19145f0;  1 drivers
L_000001b0f1930c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f190f910_0 .net *"_ivl_43", 26 0, L_000001b0f1930c58;  1 drivers
L_000001b0f1930ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f190d570_0 .net/2u *"_ivl_44", 31 0, L_000001b0f1930ca0;  1 drivers
v000001b0f190e830_0 .net *"_ivl_52", 31 0, L_000001b0f1984590;  1 drivers
L_000001b0f1930d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f190e970_0 .net *"_ivl_55", 26 0, L_000001b0f1930d30;  1 drivers
L_000001b0f1930d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f190f230_0 .net/2u *"_ivl_56", 31 0, L_000001b0f1930d78;  1 drivers
v000001b0f190e470_0 .net *"_ivl_7", 0 0, L_000001b0f1850990;  1 drivers
v000001b0f190f5f0_0 .net *"_ivl_8", 0 0, L_000001b0f190dd90;  1 drivers
v000001b0f190f870_0 .net "alu_selA", 1 0, L_000001b0f190de30;  1 drivers
v000001b0f190ef10_0 .net "alu_selB", 1 0, L_000001b0f1910f90;  1 drivers
v000001b0f190f4b0_0 .net "clk", 0 0, L_000001b0f18508b0;  1 drivers
v000001b0f190db10_0 .var "cycles_consumed", 31 0;
v000001b0f190f050_0 .net "exhaz", 0 0, L_000001b0f18511e0;  1 drivers
v000001b0f190d610_0 .net "exhaz2", 0 0, L_000001b0f1851c60;  1 drivers
v000001b0f190f190_0 .net "hlt", 0 0, v000001b0f18fb240_0;  1 drivers
v000001b0f190f2d0_0 .net "idhaz", 0 0, L_000001b0f18521a0;  1 drivers
v000001b0f190d6b0_0 .net "idhaz2", 0 0, L_000001b0f1851720;  1 drivers
v000001b0f190eab0_0 .net "if_id_write", 0 0, v000001b0f18eb730_0;  1 drivers
v000001b0f190e0b0_0 .net "input_clk", 0 0, v000001b0f190ec90_0;  1 drivers
v000001b0f190d750_0 .net "is_branch_and_taken", 0 0, L_000001b0f1916c40;  1 drivers
v000001b0f190dbb0_0 .net "memhaz", 0 0, L_000001b0f18515d0;  1 drivers
v000001b0f190e290_0 .net "memhaz2", 0 0, L_000001b0f1851870;  1 drivers
v000001b0f190f690_0 .net "pc_src", 2 0, L_000001b0f1911850;  1 drivers
v000001b0f190d7f0_0 .net "pc_write", 0 0, v000001b0f18ea8d0_0;  1 drivers
v000001b0f190f370_0 .net "rst", 0 0, v000001b0f190dc50_0;  1 drivers
v000001b0f190e650_0 .net "store_rs2_forward", 1 0, L_000001b0f1910e50;  1 drivers
v000001b0f190e790_0 .net "wdata_to_reg_file", 31 0, L_000001b0f192d600;  1 drivers
E_000001b0f1859330/0 .event negedge, v000001b0f18e7a90_0;
E_000001b0f1859330/1 .event posedge, v000001b0f18d4d00_0;
E_000001b0f1859330 .event/or E_000001b0f1859330/0, E_000001b0f1859330/1;
L_000001b0f190edd0 .cmp/eq 5, v000001b0f18e3480_0, v000001b0f18e50a0_0;
L_000001b0f190dd90 .cmp/eq 5, v000001b0f18d5e80_0, v000001b0f18e50a0_0;
L_000001b0f190ee70 .cmp/eq 5, v000001b0f18fb560_0, v000001b0f18e50a0_0;
L_000001b0f190ded0 .cmp/eq 5, v000001b0f18e3480_0, v000001b0f18e5960_0;
L_000001b0f190df70 .cmp/eq 5, v000001b0f18d5e80_0, v000001b0f18e5960_0;
L_000001b0f190e010 .cmp/eq 5, v000001b0f18fb560_0, v000001b0f18e5960_0;
L_000001b0f19145f0 .concat [ 5 27 0 0], v000001b0f1900d80_0, L_000001b0f1930c58;
L_000001b0f1913c90 .cmp/ne 32, L_000001b0f19145f0, L_000001b0f1930ca0;
L_000001b0f1984590 .concat [ 5 27 0 0], v000001b0f18e3480_0, L_000001b0f1930d30;
L_000001b0f1984bd0 .cmp/ne 32, L_000001b0f1984590, L_000001b0f1930d78;
S_000001b0f172d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b0f1851f00 .functor NOT 1, L_000001b0f18511e0, C4<0>, C4<0>, C4<0>;
L_000001b0f1851640 .functor AND 1, L_000001b0f18515d0, L_000001b0f1851f00, C4<1>, C4<1>;
L_000001b0f1850a00 .functor OR 1, L_000001b0f18521a0, L_000001b0f1851640, C4<0>, C4<0>;
L_000001b0f18516b0 .functor OR 1, L_000001b0f18521a0, L_000001b0f18511e0, C4<0>, C4<0>;
v000001b0f1877830_0 .net *"_ivl_12", 0 0, L_000001b0f18516b0;  1 drivers
v000001b0f1877330_0 .net *"_ivl_2", 0 0, L_000001b0f1851f00;  1 drivers
v000001b0f1877a10_0 .net *"_ivl_5", 0 0, L_000001b0f1851640;  1 drivers
v000001b0f1876890_0 .net *"_ivl_7", 0 0, L_000001b0f1850a00;  1 drivers
v000001b0f18771f0_0 .net "alu_selA", 1 0, L_000001b0f190de30;  alias, 1 drivers
v000001b0f18780f0_0 .net "exhaz", 0 0, L_000001b0f18511e0;  alias, 1 drivers
v000001b0f18770b0_0 .net "idhaz", 0 0, L_000001b0f18521a0;  alias, 1 drivers
v000001b0f1878230_0 .net "memhaz", 0 0, L_000001b0f18515d0;  alias, 1 drivers
L_000001b0f190de30 .concat8 [ 1 1 0 0], L_000001b0f1850a00, L_000001b0f18516b0;
S_000001b0f172d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b0f1852280 .functor NOT 1, L_000001b0f1851c60, C4<0>, C4<0>, C4<0>;
L_000001b0f1851b10 .functor AND 1, L_000001b0f1851870, L_000001b0f1852280, C4<1>, C4<1>;
L_000001b0f1852130 .functor OR 1, L_000001b0f1851720, L_000001b0f1851b10, C4<0>, C4<0>;
L_000001b0f1851d40 .functor NOT 1, v000001b0f18e4ce0_0, C4<0>, C4<0>, C4<0>;
L_000001b0f1852050 .functor AND 1, L_000001b0f1852130, L_000001b0f1851d40, C4<1>, C4<1>;
L_000001b0f1851f70 .functor OR 1, L_000001b0f1851720, L_000001b0f1851c60, C4<0>, C4<0>;
L_000001b0f1852210 .functor NOT 1, v000001b0f18e4ce0_0, C4<0>, C4<0>, C4<0>;
L_000001b0f1850b50 .functor AND 1, L_000001b0f1851f70, L_000001b0f1852210, C4<1>, C4<1>;
v000001b0f1878370_0 .net "EX1_is_oper2_immed", 0 0, v000001b0f18e4ce0_0;  alias, 1 drivers
v000001b0f1877470_0 .net *"_ivl_11", 0 0, L_000001b0f1852050;  1 drivers
v000001b0f1876b10_0 .net *"_ivl_16", 0 0, L_000001b0f1851f70;  1 drivers
v000001b0f1877510_0 .net *"_ivl_17", 0 0, L_000001b0f1852210;  1 drivers
v000001b0f1876e30_0 .net *"_ivl_2", 0 0, L_000001b0f1852280;  1 drivers
v000001b0f1877bf0_0 .net *"_ivl_20", 0 0, L_000001b0f1850b50;  1 drivers
v000001b0f1876bb0_0 .net *"_ivl_5", 0 0, L_000001b0f1851b10;  1 drivers
v000001b0f18782d0_0 .net *"_ivl_7", 0 0, L_000001b0f1852130;  1 drivers
v000001b0f1877f10_0 .net *"_ivl_8", 0 0, L_000001b0f1851d40;  1 drivers
v000001b0f1877c90_0 .net "alu_selB", 1 0, L_000001b0f1910f90;  alias, 1 drivers
v000001b0f1877d30_0 .net "exhaz", 0 0, L_000001b0f1851c60;  alias, 1 drivers
v000001b0f1878410_0 .net "idhaz", 0 0, L_000001b0f1851720;  alias, 1 drivers
v000001b0f1877dd0_0 .net "memhaz", 0 0, L_000001b0f1851870;  alias, 1 drivers
L_000001b0f1910f90 .concat8 [ 1 1 0 0], L_000001b0f1852050, L_000001b0f1850b50;
S_000001b0f1606000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b0f18524b0 .functor NOT 1, L_000001b0f1851c60, C4<0>, C4<0>, C4<0>;
L_000001b0f1852590 .functor AND 1, L_000001b0f1851870, L_000001b0f18524b0, C4<1>, C4<1>;
L_000001b0f1852520 .functor OR 1, L_000001b0f1851720, L_000001b0f1852590, C4<0>, C4<0>;
L_000001b0f1852600 .functor OR 1, L_000001b0f1851720, L_000001b0f1851c60, C4<0>, C4<0>;
v000001b0f1876ed0_0 .net *"_ivl_12", 0 0, L_000001b0f1852600;  1 drivers
v000001b0f18784b0_0 .net *"_ivl_2", 0 0, L_000001b0f18524b0;  1 drivers
v000001b0f1877e70_0 .net *"_ivl_5", 0 0, L_000001b0f1852590;  1 drivers
v000001b0f1878550_0 .net *"_ivl_7", 0 0, L_000001b0f1852520;  1 drivers
v000001b0f1878690_0 .net "exhaz", 0 0, L_000001b0f1851c60;  alias, 1 drivers
v000001b0f1877150_0 .net "idhaz", 0 0, L_000001b0f1851720;  alias, 1 drivers
v000001b0f17f6a50_0 .net "memhaz", 0 0, L_000001b0f1851870;  alias, 1 drivers
v000001b0f17f7c70_0 .net "store_rs2_forward", 1 0, L_000001b0f1910e50;  alias, 1 drivers
L_000001b0f1910e50 .concat8 [ 1 1 0 0], L_000001b0f1852520, L_000001b0f1852600;
S_000001b0f1606190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b0f17f5f10_0 .net "EX_ALU_OUT", 31 0, L_000001b0f1913ab0;  alias, 1 drivers
v000001b0f17f5fb0_0 .net "EX_memread", 0 0, v000001b0f18e33e0_0;  alias, 1 drivers
v000001b0f17de4c0_0 .net "EX_memwrite", 0 0, v000001b0f18e28a0_0;  alias, 1 drivers
v000001b0f17de600_0 .net "EX_opcode", 11 0, v000001b0f18e2940_0;  alias, 1 drivers
v000001b0f18d6100_0 .net "EX_rd_ind", 4 0, v000001b0f18e3480_0;  alias, 1 drivers
v000001b0f18d5840_0 .net "EX_rd_indzero", 0 0, L_000001b0f1984bd0;  1 drivers
v000001b0f18d5a20_0 .net "EX_regwrite", 0 0, v000001b0f18e3ac0_0;  alias, 1 drivers
v000001b0f18d4f80_0 .net "EX_rs2_out", 31 0, v000001b0f18e3e80_0;  alias, 1 drivers
v000001b0f18d5480_0 .var "MEM_ALU_OUT", 31 0;
v000001b0f18d4da0_0 .var "MEM_memread", 0 0;
v000001b0f18d6240_0 .var "MEM_memwrite", 0 0;
v000001b0f18d62e0_0 .var "MEM_opcode", 11 0;
v000001b0f18d5e80_0 .var "MEM_rd_ind", 4 0;
v000001b0f18d61a0_0 .var "MEM_rd_indzero", 0 0;
v000001b0f18d58e0_0 .var "MEM_regwrite", 0 0;
v000001b0f18d57a0_0 .var "MEM_rs2", 31 0;
v000001b0f18d4c60_0 .net "clk", 0 0, L_000001b0f192d3d0;  1 drivers
v000001b0f18d4d00_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
E_000001b0f1858fb0 .event posedge, v000001b0f18d4d00_0, v000001b0f18d4c60_0;
S_000001b0f17269c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b0f1611470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f16114a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f16114e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f1611518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f1611550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f1611588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f16115c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f16115f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f1611630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f1611668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f16116a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f16116d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f1611710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f1611748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f1611780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f16117b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f16117f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f1611828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f1611860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f1611898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f16118d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f1611908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f1611940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f1611978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f16119b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0f192c250 .functor XOR 1, L_000001b0f192c020, v000001b0f18e2a80_0, C4<0>, C4<0>;
L_000001b0f192c2c0 .functor NOT 1, L_000001b0f192c250, C4<0>, C4<0>, C4<0>;
L_000001b0f192d360 .functor OR 1, v000001b0f190dc50_0, L_000001b0f192c2c0, C4<0>, C4<0>;
L_000001b0f192d2f0 .functor NOT 1, L_000001b0f192d360, C4<0>, C4<0>, C4<0>;
v000001b0f18d7ff0_0 .net "ALU_OP", 3 0, v000001b0f18d8590_0;  1 drivers
v000001b0f18d8090_0 .net "BranchDecision", 0 0, L_000001b0f192c020;  1 drivers
v000001b0f18d7370_0 .net "CF", 0 0, v000001b0f18d84f0_0;  1 drivers
v000001b0f18d7870_0 .net "EX_opcode", 11 0, v000001b0f18e2940_0;  alias, 1 drivers
v000001b0f18d6d30_0 .net "Wrong_prediction", 0 0, L_000001b0f192d2f0;  alias, 1 drivers
v000001b0f18d88b0_0 .net "ZF", 0 0, L_000001b0f192bb50;  1 drivers
L_000001b0f1930ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b0f18d7050_0 .net/2u *"_ivl_0", 31 0, L_000001b0f1930ce8;  1 drivers
v000001b0f18d6470_0 .net *"_ivl_11", 0 0, L_000001b0f192d360;  1 drivers
v000001b0f18d7cd0_0 .net *"_ivl_2", 31 0, L_000001b0f1913a10;  1 drivers
v000001b0f18d68d0_0 .net *"_ivl_6", 0 0, L_000001b0f192c250;  1 drivers
v000001b0f18d83b0_0 .net *"_ivl_8", 0 0, L_000001b0f192c2c0;  1 drivers
v000001b0f18d65b0_0 .net "alu_out", 31 0, L_000001b0f1913ab0;  alias, 1 drivers
v000001b0f18d8950_0 .net "alu_outw", 31 0, v000001b0f18d7230_0;  1 drivers
v000001b0f18d7d70_0 .net "is_beq", 0 0, v000001b0f18e2760_0;  alias, 1 drivers
v000001b0f18d72d0_0 .net "is_bne", 0 0, v000001b0f18e4240_0;  alias, 1 drivers
v000001b0f18d7410_0 .net "is_jal", 0 0, v000001b0f18e2d00_0;  alias, 1 drivers
v000001b0f18d6650_0 .net "oper1", 31 0, v000001b0f18e2c60_0;  alias, 1 drivers
v000001b0f18d75f0_0 .net "oper2", 31 0, v000001b0f18e3b60_0;  alias, 1 drivers
v000001b0f18d8270_0 .net "pc", 31 0, v000001b0f18e3c00_0;  alias, 1 drivers
v000001b0f18d7af0_0 .net "predicted", 0 0, v000001b0f18e2a80_0;  alias, 1 drivers
v000001b0f18d7e10_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
L_000001b0f1913a10 .arith/sum 32, v000001b0f18e3c00_0, L_000001b0f1930ce8;
L_000001b0f1913ab0 .functor MUXZ 32, v000001b0f18d7230_0, L_000001b0f1913a10, v000001b0f18e2d00_0, C4<>;
S_000001b0f1726b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b0f17269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b0f192cbf0 .functor AND 1, v000001b0f18e2760_0, L_000001b0f192bed0, C4<1>, C4<1>;
L_000001b0f192ba70 .functor NOT 1, L_000001b0f192bed0, C4<0>, C4<0>, C4<0>;
L_000001b0f192bae0 .functor AND 1, v000001b0f18e4240_0, L_000001b0f192ba70, C4<1>, C4<1>;
L_000001b0f192c020 .functor OR 1, L_000001b0f192cbf0, L_000001b0f192bae0, C4<0>, C4<0>;
v000001b0f18d7190_0 .net "BranchDecision", 0 0, L_000001b0f192c020;  alias, 1 drivers
v000001b0f18d74b0_0 .net *"_ivl_2", 0 0, L_000001b0f192ba70;  1 drivers
v000001b0f18d8bd0_0 .net "is_beq", 0 0, v000001b0f18e2760_0;  alias, 1 drivers
v000001b0f18d81d0_0 .net "is_beq_taken", 0 0, L_000001b0f192cbf0;  1 drivers
v000001b0f18d7690_0 .net "is_bne", 0 0, v000001b0f18e4240_0;  alias, 1 drivers
v000001b0f18d6bf0_0 .net "is_bne_taken", 0 0, L_000001b0f192bae0;  1 drivers
v000001b0f18d7f50_0 .net "is_eq", 0 0, L_000001b0f192bed0;  1 drivers
v000001b0f18d8810_0 .net "oper1", 31 0, v000001b0f18e2c60_0;  alias, 1 drivers
v000001b0f18d79b0_0 .net "oper2", 31 0, v000001b0f18e3b60_0;  alias, 1 drivers
S_000001b0f1629ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b0f1726b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b0f192b7d0 .functor XOR 1, L_000001b0f1915090, L_000001b0f1914cd0, C4<0>, C4<0>;
L_000001b0f192c870 .functor XOR 1, L_000001b0f1915270, L_000001b0f19151d0, C4<0>, C4<0>;
L_000001b0f192cfe0 .functor XOR 1, L_000001b0f1915310, L_000001b0f1914c30, C4<0>, C4<0>;
L_000001b0f192d0c0 .functor XOR 1, L_000001b0f1914e10, L_000001b0f1915130, C4<0>, C4<0>;
L_000001b0f192bdf0 .functor XOR 1, L_000001b0f1914d70, L_000001b0f1914eb0, C4<0>, C4<0>;
L_000001b0f192caa0 .functor XOR 1, L_000001b0f1914f50, L_000001b0f1914ff0, C4<0>, C4<0>;
L_000001b0f192c170 .functor XOR 1, L_000001b0f1981e30, L_000001b0f1981390, C4<0>, C4<0>;
L_000001b0f192bd80 .functor XOR 1, L_000001b0f1980ad0, L_000001b0f1981610, C4<0>, C4<0>;
L_000001b0f192ca30 .functor XOR 1, L_000001b0f1980030, L_000001b0f1981430, C4<0>, C4<0>;
L_000001b0f192b8b0 .functor XOR 1, L_000001b0f1982470, L_000001b0f1980e90, C4<0>, C4<0>;
L_000001b0f192d210 .functor XOR 1, L_000001b0f19814d0, L_000001b0f1982290, C4<0>, C4<0>;
L_000001b0f192ce20 .functor XOR 1, L_000001b0f1982650, L_000001b0f1981c50, C4<0>, C4<0>;
L_000001b0f192c790 .functor XOR 1, L_000001b0f1980f30, L_000001b0f19826f0, C4<0>, C4<0>;
L_000001b0f192d1a0 .functor XOR 1, L_000001b0f19807b0, L_000001b0f1980850, C4<0>, C4<0>;
L_000001b0f192d130 .functor XOR 1, L_000001b0f1981570, L_000001b0f1982330, C4<0>, C4<0>;
L_000001b0f192c100 .functor XOR 1, L_000001b0f19823d0, L_000001b0f1981a70, C4<0>, C4<0>;
L_000001b0f192cd40 .functor XOR 1, L_000001b0f1982510, L_000001b0f1981cf0, C4<0>, C4<0>;
L_000001b0f192ccd0 .functor XOR 1, L_000001b0f19808f0, L_000001b0f19819d0, C4<0>, C4<0>;
L_000001b0f192bc30 .functor XOR 1, L_000001b0f1980fd0, L_000001b0f19816b0, C4<0>, C4<0>;
L_000001b0f192c720 .functor XOR 1, L_000001b0f1981f70, L_000001b0f1980990, C4<0>, C4<0>;
L_000001b0f192c800 .functor XOR 1, L_000001b0f19825b0, L_000001b0f1981890, C4<0>, C4<0>;
L_000001b0f192c5d0 .functor XOR 1, L_000001b0f19803f0, L_000001b0f1980d50, C4<0>, C4<0>;
L_000001b0f192d280 .functor XOR 1, L_000001b0f1980a30, L_000001b0f1981bb0, C4<0>, C4<0>;
L_000001b0f192c8e0 .functor XOR 1, L_000001b0f197ff90, L_000001b0f1981930, C4<0>, C4<0>;
L_000001b0f192cb10 .functor XOR 1, L_000001b0f1981750, L_000001b0f1980b70, C4<0>, C4<0>;
L_000001b0f192ce90 .functor XOR 1, L_000001b0f19800d0, L_000001b0f19817f0, C4<0>, C4<0>;
L_000001b0f192be60 .functor XOR 1, L_000001b0f1981d90, L_000001b0f1980170, C4<0>, C4<0>;
L_000001b0f192c950 .functor XOR 1, L_000001b0f1980cb0, L_000001b0f1980350, C4<0>, C4<0>;
L_000001b0f192b920 .functor XOR 1, L_000001b0f1981110, L_000001b0f1980210, C4<0>, C4<0>;
L_000001b0f192ba00 .functor XOR 1, L_000001b0f1982150, L_000001b0f19805d0, C4<0>, C4<0>;
L_000001b0f192cb80 .functor XOR 1, L_000001b0f1981b10, L_000001b0f1981ed0, C4<0>, C4<0>;
L_000001b0f192c6b0 .functor XOR 1, L_000001b0f1981250, L_000001b0f19802b0, C4<0>, C4<0>;
L_000001b0f192bed0/0/0 .functor OR 1, L_000001b0f1981070, L_000001b0f1980490, L_000001b0f1980530, L_000001b0f1982010;
L_000001b0f192bed0/0/4 .functor OR 1, L_000001b0f19811b0, L_000001b0f19812f0, L_000001b0f1980670, L_000001b0f19820b0;
L_000001b0f192bed0/0/8 .functor OR 1, L_000001b0f19821f0, L_000001b0f1980710, L_000001b0f1980c10, L_000001b0f19828d0;
L_000001b0f192bed0/0/12 .functor OR 1, L_000001b0f1983370, L_000001b0f19848b0, L_000001b0f1984630, L_000001b0f1982f10;
L_000001b0f192bed0/0/16 .functor OR 1, L_000001b0f1982790, L_000001b0f1983410, L_000001b0f1983e10, L_000001b0f1982dd0;
L_000001b0f192bed0/0/20 .functor OR 1, L_000001b0f1982970, L_000001b0f1983a50, L_000001b0f1983b90, L_000001b0f1983eb0;
L_000001b0f192bed0/0/24 .functor OR 1, L_000001b0f1984810, L_000001b0f1982830, L_000001b0f1984950, L_000001b0f1982fb0;
L_000001b0f192bed0/0/28 .functor OR 1, L_000001b0f1983690, L_000001b0f19849f0, L_000001b0f1983c30, L_000001b0f1984270;
L_000001b0f192bed0/1/0 .functor OR 1, L_000001b0f192bed0/0/0, L_000001b0f192bed0/0/4, L_000001b0f192bed0/0/8, L_000001b0f192bed0/0/12;
L_000001b0f192bed0/1/4 .functor OR 1, L_000001b0f192bed0/0/16, L_000001b0f192bed0/0/20, L_000001b0f192bed0/0/24, L_000001b0f192bed0/0/28;
L_000001b0f192bed0 .functor NOR 1, L_000001b0f192bed0/1/0, L_000001b0f192bed0/1/4, C4<0>, C4<0>;
v000001b0f18d5340_0 .net *"_ivl_0", 0 0, L_000001b0f192b7d0;  1 drivers
v000001b0f18d52a0_0 .net *"_ivl_101", 0 0, L_000001b0f1981cf0;  1 drivers
v000001b0f18d5fc0_0 .net *"_ivl_102", 0 0, L_000001b0f192ccd0;  1 drivers
v000001b0f18d5020_0 .net *"_ivl_105", 0 0, L_000001b0f19808f0;  1 drivers
v000001b0f18d5ac0_0 .net *"_ivl_107", 0 0, L_000001b0f19819d0;  1 drivers
v000001b0f18d5660_0 .net *"_ivl_108", 0 0, L_000001b0f192bc30;  1 drivers
v000001b0f18d5700_0 .net *"_ivl_11", 0 0, L_000001b0f19151d0;  1 drivers
v000001b0f18d4e40_0 .net *"_ivl_111", 0 0, L_000001b0f1980fd0;  1 drivers
v000001b0f18d6060_0 .net *"_ivl_113", 0 0, L_000001b0f19816b0;  1 drivers
v000001b0f18d5de0_0 .net *"_ivl_114", 0 0, L_000001b0f192c720;  1 drivers
v000001b0f18d50c0_0 .net *"_ivl_117", 0 0, L_000001b0f1981f70;  1 drivers
v000001b0f18d4ee0_0 .net *"_ivl_119", 0 0, L_000001b0f1980990;  1 drivers
v000001b0f18d5160_0 .net *"_ivl_12", 0 0, L_000001b0f192cfe0;  1 drivers
v000001b0f18d53e0_0 .net *"_ivl_120", 0 0, L_000001b0f192c800;  1 drivers
v000001b0f18d5980_0 .net *"_ivl_123", 0 0, L_000001b0f19825b0;  1 drivers
v000001b0f18d5b60_0 .net *"_ivl_125", 0 0, L_000001b0f1981890;  1 drivers
v000001b0f18d5520_0 .net *"_ivl_126", 0 0, L_000001b0f192c5d0;  1 drivers
v000001b0f18d5f20_0 .net *"_ivl_129", 0 0, L_000001b0f19803f0;  1 drivers
v000001b0f18d5d40_0 .net *"_ivl_131", 0 0, L_000001b0f1980d50;  1 drivers
v000001b0f18d5c00_0 .net *"_ivl_132", 0 0, L_000001b0f192d280;  1 drivers
v000001b0f18d5ca0_0 .net *"_ivl_135", 0 0, L_000001b0f1980a30;  1 drivers
v000001b0f18d55c0_0 .net *"_ivl_137", 0 0, L_000001b0f1981bb0;  1 drivers
v000001b0f18d3a40_0 .net *"_ivl_138", 0 0, L_000001b0f192c8e0;  1 drivers
v000001b0f18d35e0_0 .net *"_ivl_141", 0 0, L_000001b0f197ff90;  1 drivers
v000001b0f18d4a80_0 .net *"_ivl_143", 0 0, L_000001b0f1981930;  1 drivers
v000001b0f18d3ae0_0 .net *"_ivl_144", 0 0, L_000001b0f192cb10;  1 drivers
v000001b0f18d4800_0 .net *"_ivl_147", 0 0, L_000001b0f1981750;  1 drivers
v000001b0f18d3b80_0 .net *"_ivl_149", 0 0, L_000001b0f1980b70;  1 drivers
v000001b0f18d3cc0_0 .net *"_ivl_15", 0 0, L_000001b0f1915310;  1 drivers
v000001b0f18d3d60_0 .net *"_ivl_150", 0 0, L_000001b0f192ce90;  1 drivers
v000001b0f18d2c80_0 .net *"_ivl_153", 0 0, L_000001b0f19800d0;  1 drivers
v000001b0f18d2640_0 .net *"_ivl_155", 0 0, L_000001b0f19817f0;  1 drivers
v000001b0f18d4b20_0 .net *"_ivl_156", 0 0, L_000001b0f192be60;  1 drivers
v000001b0f18d48a0_0 .net *"_ivl_159", 0 0, L_000001b0f1981d90;  1 drivers
v000001b0f18d2d20_0 .net *"_ivl_161", 0 0, L_000001b0f1980170;  1 drivers
v000001b0f18d3900_0 .net *"_ivl_162", 0 0, L_000001b0f192c950;  1 drivers
v000001b0f18d4940_0 .net *"_ivl_165", 0 0, L_000001b0f1980cb0;  1 drivers
v000001b0f18d43a0_0 .net *"_ivl_167", 0 0, L_000001b0f1980350;  1 drivers
v000001b0f18d26e0_0 .net *"_ivl_168", 0 0, L_000001b0f192b920;  1 drivers
v000001b0f18d46c0_0 .net *"_ivl_17", 0 0, L_000001b0f1914c30;  1 drivers
v000001b0f18d39a0_0 .net *"_ivl_171", 0 0, L_000001b0f1981110;  1 drivers
v000001b0f18d3c20_0 .net *"_ivl_173", 0 0, L_000001b0f1980210;  1 drivers
v000001b0f18d4440_0 .net *"_ivl_174", 0 0, L_000001b0f192ba00;  1 drivers
v000001b0f18d4260_0 .net *"_ivl_177", 0 0, L_000001b0f1982150;  1 drivers
v000001b0f18d49e0_0 .net *"_ivl_179", 0 0, L_000001b0f19805d0;  1 drivers
v000001b0f18d41c0_0 .net *"_ivl_18", 0 0, L_000001b0f192d0c0;  1 drivers
v000001b0f18d2780_0 .net *"_ivl_180", 0 0, L_000001b0f192cb80;  1 drivers
v000001b0f18d30e0_0 .net *"_ivl_183", 0 0, L_000001b0f1981b10;  1 drivers
v000001b0f18d3ea0_0 .net *"_ivl_185", 0 0, L_000001b0f1981ed0;  1 drivers
v000001b0f18d3e00_0 .net *"_ivl_186", 0 0, L_000001b0f192c6b0;  1 drivers
v000001b0f18d4bc0_0 .net *"_ivl_190", 0 0, L_000001b0f1981250;  1 drivers
v000001b0f18d4300_0 .net *"_ivl_192", 0 0, L_000001b0f19802b0;  1 drivers
v000001b0f18d3f40_0 .net *"_ivl_194", 0 0, L_000001b0f1981070;  1 drivers
v000001b0f18d3180_0 .net *"_ivl_196", 0 0, L_000001b0f1980490;  1 drivers
v000001b0f18d2dc0_0 .net *"_ivl_198", 0 0, L_000001b0f1980530;  1 drivers
v000001b0f18d4120_0 .net *"_ivl_200", 0 0, L_000001b0f1982010;  1 drivers
v000001b0f18d2e60_0 .net *"_ivl_202", 0 0, L_000001b0f19811b0;  1 drivers
v000001b0f18d44e0_0 .net *"_ivl_204", 0 0, L_000001b0f19812f0;  1 drivers
v000001b0f18d2460_0 .net *"_ivl_206", 0 0, L_000001b0f1980670;  1 drivers
v000001b0f18d4080_0 .net *"_ivl_208", 0 0, L_000001b0f19820b0;  1 drivers
v000001b0f18d3fe0_0 .net *"_ivl_21", 0 0, L_000001b0f1914e10;  1 drivers
v000001b0f18d3680_0 .net *"_ivl_210", 0 0, L_000001b0f19821f0;  1 drivers
v000001b0f18d4580_0 .net *"_ivl_212", 0 0, L_000001b0f1980710;  1 drivers
v000001b0f18d4620_0 .net *"_ivl_214", 0 0, L_000001b0f1980c10;  1 drivers
v000001b0f18d3540_0 .net *"_ivl_216", 0 0, L_000001b0f19828d0;  1 drivers
v000001b0f18d2820_0 .net *"_ivl_218", 0 0, L_000001b0f1983370;  1 drivers
v000001b0f18d3220_0 .net *"_ivl_220", 0 0, L_000001b0f19848b0;  1 drivers
v000001b0f18d3400_0 .net *"_ivl_222", 0 0, L_000001b0f1984630;  1 drivers
v000001b0f18d4760_0 .net *"_ivl_224", 0 0, L_000001b0f1982f10;  1 drivers
v000001b0f18d2500_0 .net *"_ivl_226", 0 0, L_000001b0f1982790;  1 drivers
v000001b0f18d37c0_0 .net *"_ivl_228", 0 0, L_000001b0f1983410;  1 drivers
v000001b0f18d25a0_0 .net *"_ivl_23", 0 0, L_000001b0f1915130;  1 drivers
v000001b0f18d28c0_0 .net *"_ivl_230", 0 0, L_000001b0f1983e10;  1 drivers
v000001b0f18d2960_0 .net *"_ivl_232", 0 0, L_000001b0f1982dd0;  1 drivers
v000001b0f18d2a00_0 .net *"_ivl_234", 0 0, L_000001b0f1982970;  1 drivers
v000001b0f18d2aa0_0 .net *"_ivl_236", 0 0, L_000001b0f1983a50;  1 drivers
v000001b0f18d2b40_0 .net *"_ivl_238", 0 0, L_000001b0f1983b90;  1 drivers
v000001b0f18d2be0_0 .net *"_ivl_24", 0 0, L_000001b0f192bdf0;  1 drivers
v000001b0f18d2f00_0 .net *"_ivl_240", 0 0, L_000001b0f1983eb0;  1 drivers
v000001b0f18d2fa0_0 .net *"_ivl_242", 0 0, L_000001b0f1984810;  1 drivers
v000001b0f18d32c0_0 .net *"_ivl_244", 0 0, L_000001b0f1982830;  1 drivers
v000001b0f18d3040_0 .net *"_ivl_246", 0 0, L_000001b0f1984950;  1 drivers
v000001b0f18d3720_0 .net *"_ivl_248", 0 0, L_000001b0f1982fb0;  1 drivers
v000001b0f18d3360_0 .net *"_ivl_250", 0 0, L_000001b0f1983690;  1 drivers
v000001b0f18d3860_0 .net *"_ivl_252", 0 0, L_000001b0f19849f0;  1 drivers
v000001b0f18d34a0_0 .net *"_ivl_254", 0 0, L_000001b0f1983c30;  1 drivers
v000001b0f17f7db0_0 .net *"_ivl_256", 0 0, L_000001b0f1984270;  1 drivers
v000001b0f18d9710_0 .net *"_ivl_27", 0 0, L_000001b0f1914d70;  1 drivers
v000001b0f18d9d50_0 .net *"_ivl_29", 0 0, L_000001b0f1914eb0;  1 drivers
v000001b0f18d8e50_0 .net *"_ivl_3", 0 0, L_000001b0f1915090;  1 drivers
v000001b0f18d8f90_0 .net *"_ivl_30", 0 0, L_000001b0f192caa0;  1 drivers
v000001b0f18d9490_0 .net *"_ivl_33", 0 0, L_000001b0f1914f50;  1 drivers
v000001b0f18d9530_0 .net *"_ivl_35", 0 0, L_000001b0f1914ff0;  1 drivers
v000001b0f18da250_0 .net *"_ivl_36", 0 0, L_000001b0f192c170;  1 drivers
v000001b0f18d9ad0_0 .net *"_ivl_39", 0 0, L_000001b0f1981e30;  1 drivers
v000001b0f18d9a30_0 .net *"_ivl_41", 0 0, L_000001b0f1981390;  1 drivers
v000001b0f18d9170_0 .net *"_ivl_42", 0 0, L_000001b0f192bd80;  1 drivers
v000001b0f18d97b0_0 .net *"_ivl_45", 0 0, L_000001b0f1980ad0;  1 drivers
v000001b0f18da2f0_0 .net *"_ivl_47", 0 0, L_000001b0f1981610;  1 drivers
v000001b0f18d8c70_0 .net *"_ivl_48", 0 0, L_000001b0f192ca30;  1 drivers
v000001b0f18d9850_0 .net *"_ivl_5", 0 0, L_000001b0f1914cd0;  1 drivers
v000001b0f18d90d0_0 .net *"_ivl_51", 0 0, L_000001b0f1980030;  1 drivers
v000001b0f18d9030_0 .net *"_ivl_53", 0 0, L_000001b0f1981430;  1 drivers
v000001b0f18d95d0_0 .net *"_ivl_54", 0 0, L_000001b0f192b8b0;  1 drivers
v000001b0f18d9210_0 .net *"_ivl_57", 0 0, L_000001b0f1982470;  1 drivers
v000001b0f18d92b0_0 .net *"_ivl_59", 0 0, L_000001b0f1980e90;  1 drivers
v000001b0f18d9df0_0 .net *"_ivl_6", 0 0, L_000001b0f192c870;  1 drivers
v000001b0f18d8d10_0 .net *"_ivl_60", 0 0, L_000001b0f192d210;  1 drivers
v000001b0f18d98f0_0 .net *"_ivl_63", 0 0, L_000001b0f19814d0;  1 drivers
v000001b0f18d8db0_0 .net *"_ivl_65", 0 0, L_000001b0f1982290;  1 drivers
v000001b0f18d9350_0 .net *"_ivl_66", 0 0, L_000001b0f192ce20;  1 drivers
v000001b0f18d9b70_0 .net *"_ivl_69", 0 0, L_000001b0f1982650;  1 drivers
v000001b0f18d9990_0 .net *"_ivl_71", 0 0, L_000001b0f1981c50;  1 drivers
v000001b0f18d93f0_0 .net *"_ivl_72", 0 0, L_000001b0f192c790;  1 drivers
v000001b0f18d9c10_0 .net *"_ivl_75", 0 0, L_000001b0f1980f30;  1 drivers
v000001b0f18d9670_0 .net *"_ivl_77", 0 0, L_000001b0f19826f0;  1 drivers
v000001b0f18d9cb0_0 .net *"_ivl_78", 0 0, L_000001b0f192d1a0;  1 drivers
v000001b0f18d9e90_0 .net *"_ivl_81", 0 0, L_000001b0f19807b0;  1 drivers
v000001b0f18d9f30_0 .net *"_ivl_83", 0 0, L_000001b0f1980850;  1 drivers
v000001b0f18d9fd0_0 .net *"_ivl_84", 0 0, L_000001b0f192d130;  1 drivers
v000001b0f18da070_0 .net *"_ivl_87", 0 0, L_000001b0f1981570;  1 drivers
v000001b0f18da110_0 .net *"_ivl_89", 0 0, L_000001b0f1982330;  1 drivers
v000001b0f18da1b0_0 .net *"_ivl_9", 0 0, L_000001b0f1915270;  1 drivers
v000001b0f18d8ef0_0 .net *"_ivl_90", 0 0, L_000001b0f192c100;  1 drivers
v000001b0f18d8770_0 .net *"_ivl_93", 0 0, L_000001b0f19823d0;  1 drivers
v000001b0f18d8b30_0 .net *"_ivl_95", 0 0, L_000001b0f1981a70;  1 drivers
v000001b0f18d70f0_0 .net *"_ivl_96", 0 0, L_000001b0f192cd40;  1 drivers
v000001b0f18d77d0_0 .net *"_ivl_99", 0 0, L_000001b0f1982510;  1 drivers
v000001b0f18d7b90_0 .net "a", 31 0, v000001b0f18e2c60_0;  alias, 1 drivers
v000001b0f18d8130_0 .net "b", 31 0, v000001b0f18e3b60_0;  alias, 1 drivers
v000001b0f18d6970_0 .net "out", 0 0, L_000001b0f192bed0;  alias, 1 drivers
v000001b0f18d7a50_0 .net "temp", 31 0, L_000001b0f1980df0;  1 drivers
L_000001b0f1915090 .part v000001b0f18e2c60_0, 0, 1;
L_000001b0f1914cd0 .part v000001b0f18e3b60_0, 0, 1;
L_000001b0f1915270 .part v000001b0f18e2c60_0, 1, 1;
L_000001b0f19151d0 .part v000001b0f18e3b60_0, 1, 1;
L_000001b0f1915310 .part v000001b0f18e2c60_0, 2, 1;
L_000001b0f1914c30 .part v000001b0f18e3b60_0, 2, 1;
L_000001b0f1914e10 .part v000001b0f18e2c60_0, 3, 1;
L_000001b0f1915130 .part v000001b0f18e3b60_0, 3, 1;
L_000001b0f1914d70 .part v000001b0f18e2c60_0, 4, 1;
L_000001b0f1914eb0 .part v000001b0f18e3b60_0, 4, 1;
L_000001b0f1914f50 .part v000001b0f18e2c60_0, 5, 1;
L_000001b0f1914ff0 .part v000001b0f18e3b60_0, 5, 1;
L_000001b0f1981e30 .part v000001b0f18e2c60_0, 6, 1;
L_000001b0f1981390 .part v000001b0f18e3b60_0, 6, 1;
L_000001b0f1980ad0 .part v000001b0f18e2c60_0, 7, 1;
L_000001b0f1981610 .part v000001b0f18e3b60_0, 7, 1;
L_000001b0f1980030 .part v000001b0f18e2c60_0, 8, 1;
L_000001b0f1981430 .part v000001b0f18e3b60_0, 8, 1;
L_000001b0f1982470 .part v000001b0f18e2c60_0, 9, 1;
L_000001b0f1980e90 .part v000001b0f18e3b60_0, 9, 1;
L_000001b0f19814d0 .part v000001b0f18e2c60_0, 10, 1;
L_000001b0f1982290 .part v000001b0f18e3b60_0, 10, 1;
L_000001b0f1982650 .part v000001b0f18e2c60_0, 11, 1;
L_000001b0f1981c50 .part v000001b0f18e3b60_0, 11, 1;
L_000001b0f1980f30 .part v000001b0f18e2c60_0, 12, 1;
L_000001b0f19826f0 .part v000001b0f18e3b60_0, 12, 1;
L_000001b0f19807b0 .part v000001b0f18e2c60_0, 13, 1;
L_000001b0f1980850 .part v000001b0f18e3b60_0, 13, 1;
L_000001b0f1981570 .part v000001b0f18e2c60_0, 14, 1;
L_000001b0f1982330 .part v000001b0f18e3b60_0, 14, 1;
L_000001b0f19823d0 .part v000001b0f18e2c60_0, 15, 1;
L_000001b0f1981a70 .part v000001b0f18e3b60_0, 15, 1;
L_000001b0f1982510 .part v000001b0f18e2c60_0, 16, 1;
L_000001b0f1981cf0 .part v000001b0f18e3b60_0, 16, 1;
L_000001b0f19808f0 .part v000001b0f18e2c60_0, 17, 1;
L_000001b0f19819d0 .part v000001b0f18e3b60_0, 17, 1;
L_000001b0f1980fd0 .part v000001b0f18e2c60_0, 18, 1;
L_000001b0f19816b0 .part v000001b0f18e3b60_0, 18, 1;
L_000001b0f1981f70 .part v000001b0f18e2c60_0, 19, 1;
L_000001b0f1980990 .part v000001b0f18e3b60_0, 19, 1;
L_000001b0f19825b0 .part v000001b0f18e2c60_0, 20, 1;
L_000001b0f1981890 .part v000001b0f18e3b60_0, 20, 1;
L_000001b0f19803f0 .part v000001b0f18e2c60_0, 21, 1;
L_000001b0f1980d50 .part v000001b0f18e3b60_0, 21, 1;
L_000001b0f1980a30 .part v000001b0f18e2c60_0, 22, 1;
L_000001b0f1981bb0 .part v000001b0f18e3b60_0, 22, 1;
L_000001b0f197ff90 .part v000001b0f18e2c60_0, 23, 1;
L_000001b0f1981930 .part v000001b0f18e3b60_0, 23, 1;
L_000001b0f1981750 .part v000001b0f18e2c60_0, 24, 1;
L_000001b0f1980b70 .part v000001b0f18e3b60_0, 24, 1;
L_000001b0f19800d0 .part v000001b0f18e2c60_0, 25, 1;
L_000001b0f19817f0 .part v000001b0f18e3b60_0, 25, 1;
L_000001b0f1981d90 .part v000001b0f18e2c60_0, 26, 1;
L_000001b0f1980170 .part v000001b0f18e3b60_0, 26, 1;
L_000001b0f1980cb0 .part v000001b0f18e2c60_0, 27, 1;
L_000001b0f1980350 .part v000001b0f18e3b60_0, 27, 1;
L_000001b0f1981110 .part v000001b0f18e2c60_0, 28, 1;
L_000001b0f1980210 .part v000001b0f18e3b60_0, 28, 1;
L_000001b0f1982150 .part v000001b0f18e2c60_0, 29, 1;
L_000001b0f19805d0 .part v000001b0f18e3b60_0, 29, 1;
L_000001b0f1981b10 .part v000001b0f18e2c60_0, 30, 1;
L_000001b0f1981ed0 .part v000001b0f18e3b60_0, 30, 1;
LS_000001b0f1980df0_0_0 .concat8 [ 1 1 1 1], L_000001b0f192b7d0, L_000001b0f192c870, L_000001b0f192cfe0, L_000001b0f192d0c0;
LS_000001b0f1980df0_0_4 .concat8 [ 1 1 1 1], L_000001b0f192bdf0, L_000001b0f192caa0, L_000001b0f192c170, L_000001b0f192bd80;
LS_000001b0f1980df0_0_8 .concat8 [ 1 1 1 1], L_000001b0f192ca30, L_000001b0f192b8b0, L_000001b0f192d210, L_000001b0f192ce20;
LS_000001b0f1980df0_0_12 .concat8 [ 1 1 1 1], L_000001b0f192c790, L_000001b0f192d1a0, L_000001b0f192d130, L_000001b0f192c100;
LS_000001b0f1980df0_0_16 .concat8 [ 1 1 1 1], L_000001b0f192cd40, L_000001b0f192ccd0, L_000001b0f192bc30, L_000001b0f192c720;
LS_000001b0f1980df0_0_20 .concat8 [ 1 1 1 1], L_000001b0f192c800, L_000001b0f192c5d0, L_000001b0f192d280, L_000001b0f192c8e0;
LS_000001b0f1980df0_0_24 .concat8 [ 1 1 1 1], L_000001b0f192cb10, L_000001b0f192ce90, L_000001b0f192be60, L_000001b0f192c950;
LS_000001b0f1980df0_0_28 .concat8 [ 1 1 1 1], L_000001b0f192b920, L_000001b0f192ba00, L_000001b0f192cb80, L_000001b0f192c6b0;
LS_000001b0f1980df0_1_0 .concat8 [ 4 4 4 4], LS_000001b0f1980df0_0_0, LS_000001b0f1980df0_0_4, LS_000001b0f1980df0_0_8, LS_000001b0f1980df0_0_12;
LS_000001b0f1980df0_1_4 .concat8 [ 4 4 4 4], LS_000001b0f1980df0_0_16, LS_000001b0f1980df0_0_20, LS_000001b0f1980df0_0_24, LS_000001b0f1980df0_0_28;
L_000001b0f1980df0 .concat8 [ 16 16 0 0], LS_000001b0f1980df0_1_0, LS_000001b0f1980df0_1_4;
L_000001b0f1981250 .part v000001b0f18e2c60_0, 31, 1;
L_000001b0f19802b0 .part v000001b0f18e3b60_0, 31, 1;
L_000001b0f1981070 .part L_000001b0f1980df0, 0, 1;
L_000001b0f1980490 .part L_000001b0f1980df0, 1, 1;
L_000001b0f1980530 .part L_000001b0f1980df0, 2, 1;
L_000001b0f1982010 .part L_000001b0f1980df0, 3, 1;
L_000001b0f19811b0 .part L_000001b0f1980df0, 4, 1;
L_000001b0f19812f0 .part L_000001b0f1980df0, 5, 1;
L_000001b0f1980670 .part L_000001b0f1980df0, 6, 1;
L_000001b0f19820b0 .part L_000001b0f1980df0, 7, 1;
L_000001b0f19821f0 .part L_000001b0f1980df0, 8, 1;
L_000001b0f1980710 .part L_000001b0f1980df0, 9, 1;
L_000001b0f1980c10 .part L_000001b0f1980df0, 10, 1;
L_000001b0f19828d0 .part L_000001b0f1980df0, 11, 1;
L_000001b0f1983370 .part L_000001b0f1980df0, 12, 1;
L_000001b0f19848b0 .part L_000001b0f1980df0, 13, 1;
L_000001b0f1984630 .part L_000001b0f1980df0, 14, 1;
L_000001b0f1982f10 .part L_000001b0f1980df0, 15, 1;
L_000001b0f1982790 .part L_000001b0f1980df0, 16, 1;
L_000001b0f1983410 .part L_000001b0f1980df0, 17, 1;
L_000001b0f1983e10 .part L_000001b0f1980df0, 18, 1;
L_000001b0f1982dd0 .part L_000001b0f1980df0, 19, 1;
L_000001b0f1982970 .part L_000001b0f1980df0, 20, 1;
L_000001b0f1983a50 .part L_000001b0f1980df0, 21, 1;
L_000001b0f1983b90 .part L_000001b0f1980df0, 22, 1;
L_000001b0f1983eb0 .part L_000001b0f1980df0, 23, 1;
L_000001b0f1984810 .part L_000001b0f1980df0, 24, 1;
L_000001b0f1982830 .part L_000001b0f1980df0, 25, 1;
L_000001b0f1984950 .part L_000001b0f1980df0, 26, 1;
L_000001b0f1982fb0 .part L_000001b0f1980df0, 27, 1;
L_000001b0f1983690 .part L_000001b0f1980df0, 28, 1;
L_000001b0f19849f0 .part L_000001b0f1980df0, 29, 1;
L_000001b0f1983c30 .part L_000001b0f1980df0, 30, 1;
L_000001b0f1984270 .part L_000001b0f1980df0, 31, 1;
S_000001b0f1629c60 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b0f17269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b0f18589f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b0f192bb50 .functor NOT 1, L_000001b0f1913830, C4<0>, C4<0>, C4<0>;
v000001b0f18d8310_0 .net "A", 31 0, v000001b0f18e2c60_0;  alias, 1 drivers
v000001b0f18d6830_0 .net "ALUOP", 3 0, v000001b0f18d8590_0;  alias, 1 drivers
v000001b0f18d6510_0 .net "B", 31 0, v000001b0f18e3b60_0;  alias, 1 drivers
v000001b0f18d84f0_0 .var "CF", 0 0;
v000001b0f18d7910_0 .net "ZF", 0 0, L_000001b0f192bb50;  alias, 1 drivers
v000001b0f18d7c30_0 .net *"_ivl_1", 0 0, L_000001b0f1913830;  1 drivers
v000001b0f18d7230_0 .var "res", 31 0;
E_000001b0f1858a70 .event anyedge, v000001b0f18d6830_0, v000001b0f18d7b90_0, v000001b0f18d8130_0, v000001b0f18d84f0_0;
L_000001b0f1913830 .reduce/or v000001b0f18d7230_0;
S_000001b0f1673170 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b0f17269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b0f188d260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f188d298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f188d2d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f188d308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f188d340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f188d378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f188d3b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f188d3e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f188d420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f188d458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f188d490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f188d4c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f188d500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f188d538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f188d570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f188d5a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f188d5e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f188d618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f188d650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f188d688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f188d6c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f188d6f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f188d730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f188d768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f188d7a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18d8590_0 .var "ALU_OP", 3 0;
v000001b0f18d6f10_0 .net "opcode", 11 0, v000001b0f18e2940_0;  alias, 1 drivers
E_000001b0f1858cf0 .event anyedge, v000001b0f17de600_0;
S_000001b0f1673300 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b0f18e4c40_0 .net "EX1_forward_to_B", 31 0, v000001b0f18e5320_0;  alias, 1 drivers
v000001b0f18e47e0_0 .net "EX_PFC", 31 0, v000001b0f18e5b40_0;  alias, 1 drivers
v000001b0f18e55a0_0 .net "EX_PFC_to_IF", 31 0, L_000001b0f1913790;  alias, 1 drivers
v000001b0f18e5140_0 .net "alu_selA", 1 0, L_000001b0f190de30;  alias, 1 drivers
v000001b0f18e4ec0_0 .net "alu_selB", 1 0, L_000001b0f1910f90;  alias, 1 drivers
v000001b0f18e4880_0 .net "ex_haz", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18e4920_0 .net "id_haz", 31 0, L_000001b0f1913ab0;  alias, 1 drivers
v000001b0f18e5460_0 .net "is_jr", 0 0, v000001b0f18e4600_0;  alias, 1 drivers
v000001b0f18e56e0_0 .net "mem_haz", 31 0, L_000001b0f192d600;  alias, 1 drivers
v000001b0f18e5640_0 .net "oper1", 31 0, L_000001b0f19171f0;  alias, 1 drivers
v000001b0f18e5a00_0 .net "oper2", 31 0, L_000001b0f192bbc0;  alias, 1 drivers
v000001b0f18e5780_0 .net "pc", 31 0, v000001b0f18e4f60_0;  alias, 1 drivers
v000001b0f18e4560_0 .net "rs1", 31 0, v000001b0f18e4e20_0;  alias, 1 drivers
v000001b0f18e4ba0_0 .net "rs2_in", 31 0, v000001b0f18e5820_0;  alias, 1 drivers
v000001b0f18e53c0_0 .net "rs2_out", 31 0, L_000001b0f192bca0;  alias, 1 drivers
v000001b0f18e51e0_0 .net "store_rs2_forward", 1 0, L_000001b0f1910e50;  alias, 1 drivers
L_000001b0f1913790 .functor MUXZ 32, v000001b0f18e5b40_0, L_000001b0f19171f0, v000001b0f18e4600_0, C4<>;
S_000001b0f166c8c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b0f1673300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b0f1858a30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b0f1915660 .functor NOT 1, L_000001b0f19138d0, C4<0>, C4<0>, C4<0>;
L_000001b0f1915ac0 .functor NOT 1, L_000001b0f1913d30, C4<0>, C4<0>, C4<0>;
L_000001b0f19156d0 .functor NOT 1, L_000001b0f19144b0, C4<0>, C4<0>, C4<0>;
L_000001b0f19157b0 .functor NOT 1, L_000001b0f1914a50, C4<0>, C4<0>, C4<0>;
L_000001b0f1915890 .functor AND 32, L_000001b0f1915970, v000001b0f18e4e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1916770 .functor AND 32, L_000001b0f1916700, L_000001b0f192d600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1915900 .functor OR 32, L_000001b0f1915890, L_000001b0f1916770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f1916a10 .functor AND 32, L_000001b0f1915740, v000001b0f18d5480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1916b60 .functor OR 32, L_000001b0f1915900, L_000001b0f1916a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f1917110 .functor AND 32, L_000001b0f1916930, L_000001b0f1913ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f19171f0 .functor OR 32, L_000001b0f1916b60, L_000001b0f1917110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f18d6790_0 .net *"_ivl_1", 0 0, L_000001b0f19138d0;  1 drivers
v000001b0f18d6a10_0 .net *"_ivl_13", 0 0, L_000001b0f19144b0;  1 drivers
v000001b0f18d6b50_0 .net *"_ivl_14", 0 0, L_000001b0f19156d0;  1 drivers
v000001b0f18d7550_0 .net *"_ivl_19", 0 0, L_000001b0f19135b0;  1 drivers
v000001b0f18d6c90_0 .net *"_ivl_2", 0 0, L_000001b0f1915660;  1 drivers
v000001b0f18dde60_0 .net *"_ivl_23", 0 0, L_000001b0f1913dd0;  1 drivers
v000001b0f18dcc40_0 .net *"_ivl_27", 0 0, L_000001b0f1914a50;  1 drivers
v000001b0f18dc060_0 .net *"_ivl_28", 0 0, L_000001b0f19157b0;  1 drivers
v000001b0f18dd140_0 .net *"_ivl_33", 0 0, L_000001b0f1912ed0;  1 drivers
v000001b0f18dca60_0 .net *"_ivl_37", 0 0, L_000001b0f19129d0;  1 drivers
v000001b0f18dcce0_0 .net *"_ivl_40", 31 0, L_000001b0f1915890;  1 drivers
v000001b0f18ddf00_0 .net *"_ivl_42", 31 0, L_000001b0f1916770;  1 drivers
v000001b0f18dda00_0 .net *"_ivl_44", 31 0, L_000001b0f1915900;  1 drivers
v000001b0f18dd000_0 .net *"_ivl_46", 31 0, L_000001b0f1916a10;  1 drivers
v000001b0f18dbde0_0 .net *"_ivl_48", 31 0, L_000001b0f1916b60;  1 drivers
v000001b0f18ddbe0_0 .net *"_ivl_50", 31 0, L_000001b0f1917110;  1 drivers
v000001b0f18ddb40_0 .net *"_ivl_7", 0 0, L_000001b0f1913d30;  1 drivers
v000001b0f18ddfa0_0 .net *"_ivl_8", 0 0, L_000001b0f1915ac0;  1 drivers
v000001b0f18dc1a0_0 .net "ina", 31 0, v000001b0f18e4e20_0;  alias, 1 drivers
v000001b0f18dc100_0 .net "inb", 31 0, L_000001b0f192d600;  alias, 1 drivers
v000001b0f18de040_0 .net "inc", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18dddc0_0 .net "ind", 31 0, L_000001b0f1913ab0;  alias, 1 drivers
v000001b0f18dc4c0_0 .net "out", 31 0, L_000001b0f19171f0;  alias, 1 drivers
v000001b0f18dc2e0_0 .net "s0", 31 0, L_000001b0f1915970;  1 drivers
v000001b0f18dcec0_0 .net "s1", 31 0, L_000001b0f1916700;  1 drivers
v000001b0f18ddaa0_0 .net "s2", 31 0, L_000001b0f1915740;  1 drivers
v000001b0f18dd1e0_0 .net "s3", 31 0, L_000001b0f1916930;  1 drivers
v000001b0f18dd640_0 .net "sel", 1 0, L_000001b0f190de30;  alias, 1 drivers
L_000001b0f19138d0 .part L_000001b0f190de30, 1, 1;
LS_000001b0f1913e70_0_0 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_4 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_8 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_12 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_16 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_20 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_24 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_0_28 .concat [ 1 1 1 1], L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660, L_000001b0f1915660;
LS_000001b0f1913e70_1_0 .concat [ 4 4 4 4], LS_000001b0f1913e70_0_0, LS_000001b0f1913e70_0_4, LS_000001b0f1913e70_0_8, LS_000001b0f1913e70_0_12;
LS_000001b0f1913e70_1_4 .concat [ 4 4 4 4], LS_000001b0f1913e70_0_16, LS_000001b0f1913e70_0_20, LS_000001b0f1913e70_0_24, LS_000001b0f1913e70_0_28;
L_000001b0f1913e70 .concat [ 16 16 0 0], LS_000001b0f1913e70_1_0, LS_000001b0f1913e70_1_4;
L_000001b0f1913d30 .part L_000001b0f190de30, 0, 1;
LS_000001b0f1914370_0_0 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_4 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_8 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_12 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_16 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_20 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_24 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_0_28 .concat [ 1 1 1 1], L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0, L_000001b0f1915ac0;
LS_000001b0f1914370_1_0 .concat [ 4 4 4 4], LS_000001b0f1914370_0_0, LS_000001b0f1914370_0_4, LS_000001b0f1914370_0_8, LS_000001b0f1914370_0_12;
LS_000001b0f1914370_1_4 .concat [ 4 4 4 4], LS_000001b0f1914370_0_16, LS_000001b0f1914370_0_20, LS_000001b0f1914370_0_24, LS_000001b0f1914370_0_28;
L_000001b0f1914370 .concat [ 16 16 0 0], LS_000001b0f1914370_1_0, LS_000001b0f1914370_1_4;
L_000001b0f19144b0 .part L_000001b0f190de30, 1, 1;
LS_000001b0f1914410_0_0 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_4 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_8 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_12 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_16 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_20 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_24 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_0_28 .concat [ 1 1 1 1], L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0, L_000001b0f19156d0;
LS_000001b0f1914410_1_0 .concat [ 4 4 4 4], LS_000001b0f1914410_0_0, LS_000001b0f1914410_0_4, LS_000001b0f1914410_0_8, LS_000001b0f1914410_0_12;
LS_000001b0f1914410_1_4 .concat [ 4 4 4 4], LS_000001b0f1914410_0_16, LS_000001b0f1914410_0_20, LS_000001b0f1914410_0_24, LS_000001b0f1914410_0_28;
L_000001b0f1914410 .concat [ 16 16 0 0], LS_000001b0f1914410_1_0, LS_000001b0f1914410_1_4;
L_000001b0f19135b0 .part L_000001b0f190de30, 0, 1;
LS_000001b0f1913f10_0_0 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_4 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_8 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_12 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_16 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_20 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_24 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_0_28 .concat [ 1 1 1 1], L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0, L_000001b0f19135b0;
LS_000001b0f1913f10_1_0 .concat [ 4 4 4 4], LS_000001b0f1913f10_0_0, LS_000001b0f1913f10_0_4, LS_000001b0f1913f10_0_8, LS_000001b0f1913f10_0_12;
LS_000001b0f1913f10_1_4 .concat [ 4 4 4 4], LS_000001b0f1913f10_0_16, LS_000001b0f1913f10_0_20, LS_000001b0f1913f10_0_24, LS_000001b0f1913f10_0_28;
L_000001b0f1913f10 .concat [ 16 16 0 0], LS_000001b0f1913f10_1_0, LS_000001b0f1913f10_1_4;
L_000001b0f1913dd0 .part L_000001b0f190de30, 1, 1;
LS_000001b0f1912e30_0_0 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_4 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_8 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_12 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_16 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_20 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_24 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_0_28 .concat [ 1 1 1 1], L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0, L_000001b0f1913dd0;
LS_000001b0f1912e30_1_0 .concat [ 4 4 4 4], LS_000001b0f1912e30_0_0, LS_000001b0f1912e30_0_4, LS_000001b0f1912e30_0_8, LS_000001b0f1912e30_0_12;
LS_000001b0f1912e30_1_4 .concat [ 4 4 4 4], LS_000001b0f1912e30_0_16, LS_000001b0f1912e30_0_20, LS_000001b0f1912e30_0_24, LS_000001b0f1912e30_0_28;
L_000001b0f1912e30 .concat [ 16 16 0 0], LS_000001b0f1912e30_1_0, LS_000001b0f1912e30_1_4;
L_000001b0f1914a50 .part L_000001b0f190de30, 0, 1;
LS_000001b0f1912cf0_0_0 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_4 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_8 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_12 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_16 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_20 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_24 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_0_28 .concat [ 1 1 1 1], L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0, L_000001b0f19157b0;
LS_000001b0f1912cf0_1_0 .concat [ 4 4 4 4], LS_000001b0f1912cf0_0_0, LS_000001b0f1912cf0_0_4, LS_000001b0f1912cf0_0_8, LS_000001b0f1912cf0_0_12;
LS_000001b0f1912cf0_1_4 .concat [ 4 4 4 4], LS_000001b0f1912cf0_0_16, LS_000001b0f1912cf0_0_20, LS_000001b0f1912cf0_0_24, LS_000001b0f1912cf0_0_28;
L_000001b0f1912cf0 .concat [ 16 16 0 0], LS_000001b0f1912cf0_1_0, LS_000001b0f1912cf0_1_4;
L_000001b0f1912ed0 .part L_000001b0f190de30, 1, 1;
LS_000001b0f1914690_0_0 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_4 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_8 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_12 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_16 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_20 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_24 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_0_28 .concat [ 1 1 1 1], L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0, L_000001b0f1912ed0;
LS_000001b0f1914690_1_0 .concat [ 4 4 4 4], LS_000001b0f1914690_0_0, LS_000001b0f1914690_0_4, LS_000001b0f1914690_0_8, LS_000001b0f1914690_0_12;
LS_000001b0f1914690_1_4 .concat [ 4 4 4 4], LS_000001b0f1914690_0_16, LS_000001b0f1914690_0_20, LS_000001b0f1914690_0_24, LS_000001b0f1914690_0_28;
L_000001b0f1914690 .concat [ 16 16 0 0], LS_000001b0f1914690_1_0, LS_000001b0f1914690_1_4;
L_000001b0f19129d0 .part L_000001b0f190de30, 0, 1;
LS_000001b0f1913fb0_0_0 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_4 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_8 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_12 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_16 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_20 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_24 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_0_28 .concat [ 1 1 1 1], L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0, L_000001b0f19129d0;
LS_000001b0f1913fb0_1_0 .concat [ 4 4 4 4], LS_000001b0f1913fb0_0_0, LS_000001b0f1913fb0_0_4, LS_000001b0f1913fb0_0_8, LS_000001b0f1913fb0_0_12;
LS_000001b0f1913fb0_1_4 .concat [ 4 4 4 4], LS_000001b0f1913fb0_0_16, LS_000001b0f1913fb0_0_20, LS_000001b0f1913fb0_0_24, LS_000001b0f1913fb0_0_28;
L_000001b0f1913fb0 .concat [ 16 16 0 0], LS_000001b0f1913fb0_1_0, LS_000001b0f1913fb0_1_4;
S_000001b0f166ca50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b0f166c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f1915970 .functor AND 32, L_000001b0f1913e70, L_000001b0f1914370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18d6ab0_0 .net "in1", 31 0, L_000001b0f1913e70;  1 drivers
v000001b0f18d6dd0_0 .net "in2", 31 0, L_000001b0f1914370;  1 drivers
v000001b0f18d89f0_0 .net "out", 31 0, L_000001b0f1915970;  alias, 1 drivers
S_000001b0f1628230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b0f166c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f1916700 .functor AND 32, L_000001b0f1914410, L_000001b0f1913f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18d8a90_0 .net "in1", 31 0, L_000001b0f1914410;  1 drivers
v000001b0f18d8450_0 .net "in2", 31 0, L_000001b0f1913f10;  1 drivers
v000001b0f18d7eb0_0 .net "out", 31 0, L_000001b0f1916700;  alias, 1 drivers
S_000001b0f16283c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b0f166c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f1915740 .functor AND 32, L_000001b0f1912e30, L_000001b0f1912cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18d66f0_0 .net "in1", 31 0, L_000001b0f1912e30;  1 drivers
v000001b0f18d8630_0 .net "in2", 31 0, L_000001b0f1912cf0;  1 drivers
v000001b0f18d6e70_0 .net "out", 31 0, L_000001b0f1915740;  alias, 1 drivers
S_000001b0f18db900 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b0f166c8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f1916930 .functor AND 32, L_000001b0f1914690, L_000001b0f1913fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18d7730_0 .net "in1", 31 0, L_000001b0f1914690;  1 drivers
v000001b0f18d6fb0_0 .net "in2", 31 0, L_000001b0f1913fb0;  1 drivers
v000001b0f18d86d0_0 .net "out", 31 0, L_000001b0f1916930;  alias, 1 drivers
S_000001b0f18dba90 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b0f1673300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b0f18592b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b0f1917030 .functor NOT 1, L_000001b0f1914190, C4<0>, C4<0>, C4<0>;
L_000001b0f1917340 .functor NOT 1, L_000001b0f1914870, C4<0>, C4<0>, C4<0>;
L_000001b0f1917180 .functor NOT 1, L_000001b0f1913290, C4<0>, C4<0>, C4<0>;
L_000001b0f18518e0 .functor NOT 1, L_000001b0f1914910, C4<0>, C4<0>, C4<0>;
L_000001b0f192b990 .functor AND 32, L_000001b0f19172d0, v000001b0f18e5320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192b760 .functor AND 32, L_000001b0f19170a0, L_000001b0f192d600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192c3a0 .functor OR 32, L_000001b0f192b990, L_000001b0f192b760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f192c410 .functor AND 32, L_000001b0f1917260, v000001b0f18d5480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192cf00 .functor OR 32, L_000001b0f192c3a0, L_000001b0f192c410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f192bf40 .functor AND 32, L_000001b0f192c330, L_000001b0f1913ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192bbc0 .functor OR 32, L_000001b0f192cf00, L_000001b0f192bf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f18dc240_0 .net *"_ivl_1", 0 0, L_000001b0f1914190;  1 drivers
v000001b0f18de360_0 .net *"_ivl_13", 0 0, L_000001b0f1913290;  1 drivers
v000001b0f18de180_0 .net *"_ivl_14", 0 0, L_000001b0f1917180;  1 drivers
v000001b0f18dc380_0 .net *"_ivl_19", 0 0, L_000001b0f1912bb0;  1 drivers
v000001b0f18dc6a0_0 .net *"_ivl_2", 0 0, L_000001b0f1917030;  1 drivers
v000001b0f18dd780_0 .net *"_ivl_23", 0 0, L_000001b0f1912930;  1 drivers
v000001b0f18dcd80_0 .net *"_ivl_27", 0 0, L_000001b0f1914910;  1 drivers
v000001b0f18dbf20_0 .net *"_ivl_28", 0 0, L_000001b0f18518e0;  1 drivers
v000001b0f18dbd40_0 .net *"_ivl_33", 0 0, L_000001b0f1914b90;  1 drivers
v000001b0f18dc420_0 .net *"_ivl_37", 0 0, L_000001b0f1912610;  1 drivers
v000001b0f18dc740_0 .net *"_ivl_40", 31 0, L_000001b0f192b990;  1 drivers
v000001b0f18dd3c0_0 .net *"_ivl_42", 31 0, L_000001b0f192b760;  1 drivers
v000001b0f18dbca0_0 .net *"_ivl_44", 31 0, L_000001b0f192c3a0;  1 drivers
v000001b0f18dc7e0_0 .net *"_ivl_46", 31 0, L_000001b0f192c410;  1 drivers
v000001b0f18de220_0 .net *"_ivl_48", 31 0, L_000001b0f192cf00;  1 drivers
v000001b0f18de400_0 .net *"_ivl_50", 31 0, L_000001b0f192bf40;  1 drivers
v000001b0f18dcf60_0 .net *"_ivl_7", 0 0, L_000001b0f1914870;  1 drivers
v000001b0f18dd500_0 .net *"_ivl_8", 0 0, L_000001b0f1917340;  1 drivers
v000001b0f18dd5a0_0 .net "ina", 31 0, v000001b0f18e5320_0;  alias, 1 drivers
v000001b0f18dd6e0_0 .net "inb", 31 0, L_000001b0f192d600;  alias, 1 drivers
v000001b0f18dc880_0 .net "inc", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18dbfc0_0 .net "ind", 31 0, L_000001b0f1913ab0;  alias, 1 drivers
v000001b0f18dc920_0 .net "out", 31 0, L_000001b0f192bbc0;  alias, 1 drivers
v000001b0f18dd8c0_0 .net "s0", 31 0, L_000001b0f19172d0;  1 drivers
v000001b0f18dd460_0 .net "s1", 31 0, L_000001b0f19170a0;  1 drivers
v000001b0f18dc9c0_0 .net "s2", 31 0, L_000001b0f1917260;  1 drivers
v000001b0f18dcb00_0 .net "s3", 31 0, L_000001b0f192c330;  1 drivers
v000001b0f18dce20_0 .net "sel", 1 0, L_000001b0f1910f90;  alias, 1 drivers
L_000001b0f1914190 .part L_000001b0f1910f90, 1, 1;
LS_000001b0f19124d0_0_0 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_4 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_8 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_12 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_16 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_20 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_24 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_0_28 .concat [ 1 1 1 1], L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030, L_000001b0f1917030;
LS_000001b0f19124d0_1_0 .concat [ 4 4 4 4], LS_000001b0f19124d0_0_0, LS_000001b0f19124d0_0_4, LS_000001b0f19124d0_0_8, LS_000001b0f19124d0_0_12;
LS_000001b0f19124d0_1_4 .concat [ 4 4 4 4], LS_000001b0f19124d0_0_16, LS_000001b0f19124d0_0_20, LS_000001b0f19124d0_0_24, LS_000001b0f19124d0_0_28;
L_000001b0f19124d0 .concat [ 16 16 0 0], LS_000001b0f19124d0_1_0, LS_000001b0f19124d0_1_4;
L_000001b0f1914870 .part L_000001b0f1910f90, 0, 1;
LS_000001b0f19140f0_0_0 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_4 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_8 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_12 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_16 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_20 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_24 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_0_28 .concat [ 1 1 1 1], L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340, L_000001b0f1917340;
LS_000001b0f19140f0_1_0 .concat [ 4 4 4 4], LS_000001b0f19140f0_0_0, LS_000001b0f19140f0_0_4, LS_000001b0f19140f0_0_8, LS_000001b0f19140f0_0_12;
LS_000001b0f19140f0_1_4 .concat [ 4 4 4 4], LS_000001b0f19140f0_0_16, LS_000001b0f19140f0_0_20, LS_000001b0f19140f0_0_24, LS_000001b0f19140f0_0_28;
L_000001b0f19140f0 .concat [ 16 16 0 0], LS_000001b0f19140f0_1_0, LS_000001b0f19140f0_1_4;
L_000001b0f1913290 .part L_000001b0f1910f90, 1, 1;
LS_000001b0f1912d90_0_0 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_4 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_8 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_12 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_16 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_20 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_24 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_0_28 .concat [ 1 1 1 1], L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180, L_000001b0f1917180;
LS_000001b0f1912d90_1_0 .concat [ 4 4 4 4], LS_000001b0f1912d90_0_0, LS_000001b0f1912d90_0_4, LS_000001b0f1912d90_0_8, LS_000001b0f1912d90_0_12;
LS_000001b0f1912d90_1_4 .concat [ 4 4 4 4], LS_000001b0f1912d90_0_16, LS_000001b0f1912d90_0_20, LS_000001b0f1912d90_0_24, LS_000001b0f1912d90_0_28;
L_000001b0f1912d90 .concat [ 16 16 0 0], LS_000001b0f1912d90_1_0, LS_000001b0f1912d90_1_4;
L_000001b0f1912bb0 .part L_000001b0f1910f90, 0, 1;
LS_000001b0f1914550_0_0 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_4 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_8 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_12 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_16 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_20 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_24 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_0_28 .concat [ 1 1 1 1], L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0, L_000001b0f1912bb0;
LS_000001b0f1914550_1_0 .concat [ 4 4 4 4], LS_000001b0f1914550_0_0, LS_000001b0f1914550_0_4, LS_000001b0f1914550_0_8, LS_000001b0f1914550_0_12;
LS_000001b0f1914550_1_4 .concat [ 4 4 4 4], LS_000001b0f1914550_0_16, LS_000001b0f1914550_0_20, LS_000001b0f1914550_0_24, LS_000001b0f1914550_0_28;
L_000001b0f1914550 .concat [ 16 16 0 0], LS_000001b0f1914550_1_0, LS_000001b0f1914550_1_4;
L_000001b0f1912930 .part L_000001b0f1910f90, 1, 1;
LS_000001b0f19147d0_0_0 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_4 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_8 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_12 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_16 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_20 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_24 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_0_28 .concat [ 1 1 1 1], L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930, L_000001b0f1912930;
LS_000001b0f19147d0_1_0 .concat [ 4 4 4 4], LS_000001b0f19147d0_0_0, LS_000001b0f19147d0_0_4, LS_000001b0f19147d0_0_8, LS_000001b0f19147d0_0_12;
LS_000001b0f19147d0_1_4 .concat [ 4 4 4 4], LS_000001b0f19147d0_0_16, LS_000001b0f19147d0_0_20, LS_000001b0f19147d0_0_24, LS_000001b0f19147d0_0_28;
L_000001b0f19147d0 .concat [ 16 16 0 0], LS_000001b0f19147d0_1_0, LS_000001b0f19147d0_1_4;
L_000001b0f1914910 .part L_000001b0f1910f90, 0, 1;
LS_000001b0f19149b0_0_0 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_4 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_8 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_12 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_16 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_20 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_24 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_0_28 .concat [ 1 1 1 1], L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0, L_000001b0f18518e0;
LS_000001b0f19149b0_1_0 .concat [ 4 4 4 4], LS_000001b0f19149b0_0_0, LS_000001b0f19149b0_0_4, LS_000001b0f19149b0_0_8, LS_000001b0f19149b0_0_12;
LS_000001b0f19149b0_1_4 .concat [ 4 4 4 4], LS_000001b0f19149b0_0_16, LS_000001b0f19149b0_0_20, LS_000001b0f19149b0_0_24, LS_000001b0f19149b0_0_28;
L_000001b0f19149b0 .concat [ 16 16 0 0], LS_000001b0f19149b0_1_0, LS_000001b0f19149b0_1_4;
L_000001b0f1914b90 .part L_000001b0f1910f90, 1, 1;
LS_000001b0f1912570_0_0 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_4 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_8 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_12 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_16 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_20 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_24 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_0_28 .concat [ 1 1 1 1], L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90, L_000001b0f1914b90;
LS_000001b0f1912570_1_0 .concat [ 4 4 4 4], LS_000001b0f1912570_0_0, LS_000001b0f1912570_0_4, LS_000001b0f1912570_0_8, LS_000001b0f1912570_0_12;
LS_000001b0f1912570_1_4 .concat [ 4 4 4 4], LS_000001b0f1912570_0_16, LS_000001b0f1912570_0_20, LS_000001b0f1912570_0_24, LS_000001b0f1912570_0_28;
L_000001b0f1912570 .concat [ 16 16 0 0], LS_000001b0f1912570_1_0, LS_000001b0f1912570_1_4;
L_000001b0f1912610 .part L_000001b0f1910f90, 0, 1;
LS_000001b0f1912f70_0_0 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_4 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_8 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_12 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_16 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_20 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_24 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_0_28 .concat [ 1 1 1 1], L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610, L_000001b0f1912610;
LS_000001b0f1912f70_1_0 .concat [ 4 4 4 4], LS_000001b0f1912f70_0_0, LS_000001b0f1912f70_0_4, LS_000001b0f1912f70_0_8, LS_000001b0f1912f70_0_12;
LS_000001b0f1912f70_1_4 .concat [ 4 4 4 4], LS_000001b0f1912f70_0_16, LS_000001b0f1912f70_0_20, LS_000001b0f1912f70_0_24, LS_000001b0f1912f70_0_28;
L_000001b0f1912f70 .concat [ 16 16 0 0], LS_000001b0f1912f70_1_0, LS_000001b0f1912f70_1_4;
S_000001b0f18db5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b0f18dba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f19172d0 .functor AND 32, L_000001b0f19124d0, L_000001b0f19140f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18dcba0_0 .net "in1", 31 0, L_000001b0f19124d0;  1 drivers
v000001b0f18de2c0_0 .net "in2", 31 0, L_000001b0f19140f0;  1 drivers
v000001b0f18ddc80_0 .net "out", 31 0, L_000001b0f19172d0;  alias, 1 drivers
S_000001b0f18db130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b0f18dba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f19170a0 .functor AND 32, L_000001b0f1912d90, L_000001b0f1914550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18ddd20_0 .net "in1", 31 0, L_000001b0f1912d90;  1 drivers
v000001b0f18de0e0_0 .net "in2", 31 0, L_000001b0f1914550;  1 drivers
v000001b0f18dd820_0 .net "out", 31 0, L_000001b0f19170a0;  alias, 1 drivers
S_000001b0f18db770 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b0f18dba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f1917260 .functor AND 32, L_000001b0f19147d0, L_000001b0f19149b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18dd960_0 .net "in1", 31 0, L_000001b0f19147d0;  1 drivers
v000001b0f18dbe80_0 .net "in2", 31 0, L_000001b0f19149b0;  1 drivers
v000001b0f18dc560_0 .net "out", 31 0, L_000001b0f1917260;  alias, 1 drivers
S_000001b0f18dac80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b0f18dba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f192c330 .functor AND 32, L_000001b0f1912570, L_000001b0f1912f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18dd320_0 .net "in1", 31 0, L_000001b0f1912570;  1 drivers
v000001b0f18dd280_0 .net "in2", 31 0, L_000001b0f1912f70;  1 drivers
v000001b0f18dc600_0 .net "out", 31 0, L_000001b0f192c330;  alias, 1 drivers
S_000001b0f18dae10 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b0f1673300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b0f18596b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b0f192c4f0 .functor NOT 1, L_000001b0f1913470, C4<0>, C4<0>, C4<0>;
L_000001b0f192c480 .functor NOT 1, L_000001b0f1912750, C4<0>, C4<0>, C4<0>;
L_000001b0f192c090 .functor NOT 1, L_000001b0f1912890, C4<0>, C4<0>, C4<0>;
L_000001b0f192cdb0 .functor NOT 1, L_000001b0f19130b0, C4<0>, C4<0>, C4<0>;
L_000001b0f192d050 .functor AND 32, L_000001b0f192cc60, v000001b0f18e5820_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192bd10 .functor AND 32, L_000001b0f192c640, L_000001b0f192d600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192bfb0 .functor OR 32, L_000001b0f192d050, L_000001b0f192bd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f192cf70 .functor AND 32, L_000001b0f192b6f0, v000001b0f18d5480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192c1e0 .functor OR 32, L_000001b0f192bfb0, L_000001b0f192cf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f192c9c0 .functor AND 32, L_000001b0f192c560, L_000001b0f1913ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192bca0 .functor OR 32, L_000001b0f192c1e0, L_000001b0f192c9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f18df3a0_0 .net *"_ivl_1", 0 0, L_000001b0f1913470;  1 drivers
v000001b0f18df760_0 .net *"_ivl_13", 0 0, L_000001b0f1912890;  1 drivers
v000001b0f18deae0_0 .net *"_ivl_14", 0 0, L_000001b0f192c090;  1 drivers
v000001b0f18df580_0 .net *"_ivl_19", 0 0, L_000001b0f1912b10;  1 drivers
v000001b0f18df620_0 .net *"_ivl_2", 0 0, L_000001b0f192c4f0;  1 drivers
v000001b0f18df800_0 .net *"_ivl_23", 0 0, L_000001b0f1912c50;  1 drivers
v000001b0f18ded60_0 .net *"_ivl_27", 0 0, L_000001b0f19130b0;  1 drivers
v000001b0f18defe0_0 .net *"_ivl_28", 0 0, L_000001b0f192cdb0;  1 drivers
v000001b0f18deb80_0 .net *"_ivl_33", 0 0, L_000001b0f1913330;  1 drivers
v000001b0f18df080_0 .net *"_ivl_37", 0 0, L_000001b0f1913650;  1 drivers
v000001b0f18decc0_0 .net *"_ivl_40", 31 0, L_000001b0f192d050;  1 drivers
v000001b0f18dfb20_0 .net *"_ivl_42", 31 0, L_000001b0f192bd10;  1 drivers
v000001b0f18dee00_0 .net *"_ivl_44", 31 0, L_000001b0f192bfb0;  1 drivers
v000001b0f18df1c0_0 .net *"_ivl_46", 31 0, L_000001b0f192cf70;  1 drivers
v000001b0f18df8a0_0 .net *"_ivl_48", 31 0, L_000001b0f192c1e0;  1 drivers
v000001b0f18df260_0 .net *"_ivl_50", 31 0, L_000001b0f192c9c0;  1 drivers
v000001b0f18de4a0_0 .net *"_ivl_7", 0 0, L_000001b0f1912750;  1 drivers
v000001b0f18df120_0 .net *"_ivl_8", 0 0, L_000001b0f192c480;  1 drivers
v000001b0f18de5e0_0 .net "ina", 31 0, v000001b0f18e5820_0;  alias, 1 drivers
v000001b0f18df940_0 .net "inb", 31 0, L_000001b0f192d600;  alias, 1 drivers
v000001b0f18de860_0 .net "inc", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18df9e0_0 .net "ind", 31 0, L_000001b0f1913ab0;  alias, 1 drivers
v000001b0f18de900_0 .net "out", 31 0, L_000001b0f192bca0;  alias, 1 drivers
v000001b0f18dfa80_0 .net "s0", 31 0, L_000001b0f192cc60;  1 drivers
v000001b0f18de680_0 .net "s1", 31 0, L_000001b0f192c640;  1 drivers
v000001b0f18deea0_0 .net "s2", 31 0, L_000001b0f192b6f0;  1 drivers
v000001b0f18e5280_0 .net "s3", 31 0, L_000001b0f192c560;  1 drivers
v000001b0f18e46a0_0 .net "sel", 1 0, L_000001b0f1910e50;  alias, 1 drivers
L_000001b0f1913470 .part L_000001b0f1910e50, 1, 1;
LS_000001b0f19126b0_0_0 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_4 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_8 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_12 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_16 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_20 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_24 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_0_28 .concat [ 1 1 1 1], L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0, L_000001b0f192c4f0;
LS_000001b0f19126b0_1_0 .concat [ 4 4 4 4], LS_000001b0f19126b0_0_0, LS_000001b0f19126b0_0_4, LS_000001b0f19126b0_0_8, LS_000001b0f19126b0_0_12;
LS_000001b0f19126b0_1_4 .concat [ 4 4 4 4], LS_000001b0f19126b0_0_16, LS_000001b0f19126b0_0_20, LS_000001b0f19126b0_0_24, LS_000001b0f19126b0_0_28;
L_000001b0f19126b0 .concat [ 16 16 0 0], LS_000001b0f19126b0_1_0, LS_000001b0f19126b0_1_4;
L_000001b0f1912750 .part L_000001b0f1910e50, 0, 1;
LS_000001b0f19127f0_0_0 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_4 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_8 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_12 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_16 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_20 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_24 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_0_28 .concat [ 1 1 1 1], L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480, L_000001b0f192c480;
LS_000001b0f19127f0_1_0 .concat [ 4 4 4 4], LS_000001b0f19127f0_0_0, LS_000001b0f19127f0_0_4, LS_000001b0f19127f0_0_8, LS_000001b0f19127f0_0_12;
LS_000001b0f19127f0_1_4 .concat [ 4 4 4 4], LS_000001b0f19127f0_0_16, LS_000001b0f19127f0_0_20, LS_000001b0f19127f0_0_24, LS_000001b0f19127f0_0_28;
L_000001b0f19127f0 .concat [ 16 16 0 0], LS_000001b0f19127f0_1_0, LS_000001b0f19127f0_1_4;
L_000001b0f1912890 .part L_000001b0f1910e50, 1, 1;
LS_000001b0f1913970_0_0 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_4 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_8 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_12 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_16 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_20 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_24 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_0_28 .concat [ 1 1 1 1], L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090, L_000001b0f192c090;
LS_000001b0f1913970_1_0 .concat [ 4 4 4 4], LS_000001b0f1913970_0_0, LS_000001b0f1913970_0_4, LS_000001b0f1913970_0_8, LS_000001b0f1913970_0_12;
LS_000001b0f1913970_1_4 .concat [ 4 4 4 4], LS_000001b0f1913970_0_16, LS_000001b0f1913970_0_20, LS_000001b0f1913970_0_24, LS_000001b0f1913970_0_28;
L_000001b0f1913970 .concat [ 16 16 0 0], LS_000001b0f1913970_1_0, LS_000001b0f1913970_1_4;
L_000001b0f1912b10 .part L_000001b0f1910e50, 0, 1;
LS_000001b0f1913010_0_0 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_4 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_8 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_12 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_16 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_20 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_24 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_0_28 .concat [ 1 1 1 1], L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10, L_000001b0f1912b10;
LS_000001b0f1913010_1_0 .concat [ 4 4 4 4], LS_000001b0f1913010_0_0, LS_000001b0f1913010_0_4, LS_000001b0f1913010_0_8, LS_000001b0f1913010_0_12;
LS_000001b0f1913010_1_4 .concat [ 4 4 4 4], LS_000001b0f1913010_0_16, LS_000001b0f1913010_0_20, LS_000001b0f1913010_0_24, LS_000001b0f1913010_0_28;
L_000001b0f1913010 .concat [ 16 16 0 0], LS_000001b0f1913010_1_0, LS_000001b0f1913010_1_4;
L_000001b0f1912c50 .part L_000001b0f1910e50, 1, 1;
LS_000001b0f1913510_0_0 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_4 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_8 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_12 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_16 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_20 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_24 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_0_28 .concat [ 1 1 1 1], L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50, L_000001b0f1912c50;
LS_000001b0f1913510_1_0 .concat [ 4 4 4 4], LS_000001b0f1913510_0_0, LS_000001b0f1913510_0_4, LS_000001b0f1913510_0_8, LS_000001b0f1913510_0_12;
LS_000001b0f1913510_1_4 .concat [ 4 4 4 4], LS_000001b0f1913510_0_16, LS_000001b0f1913510_0_20, LS_000001b0f1913510_0_24, LS_000001b0f1913510_0_28;
L_000001b0f1913510 .concat [ 16 16 0 0], LS_000001b0f1913510_1_0, LS_000001b0f1913510_1_4;
L_000001b0f19130b0 .part L_000001b0f1910e50, 0, 1;
LS_000001b0f19131f0_0_0 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_4 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_8 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_12 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_16 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_20 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_24 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_0_28 .concat [ 1 1 1 1], L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0, L_000001b0f192cdb0;
LS_000001b0f19131f0_1_0 .concat [ 4 4 4 4], LS_000001b0f19131f0_0_0, LS_000001b0f19131f0_0_4, LS_000001b0f19131f0_0_8, LS_000001b0f19131f0_0_12;
LS_000001b0f19131f0_1_4 .concat [ 4 4 4 4], LS_000001b0f19131f0_0_16, LS_000001b0f19131f0_0_20, LS_000001b0f19131f0_0_24, LS_000001b0f19131f0_0_28;
L_000001b0f19131f0 .concat [ 16 16 0 0], LS_000001b0f19131f0_1_0, LS_000001b0f19131f0_1_4;
L_000001b0f1913330 .part L_000001b0f1910e50, 1, 1;
LS_000001b0f19133d0_0_0 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_4 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_8 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_12 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_16 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_20 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_24 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_0_28 .concat [ 1 1 1 1], L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330, L_000001b0f1913330;
LS_000001b0f19133d0_1_0 .concat [ 4 4 4 4], LS_000001b0f19133d0_0_0, LS_000001b0f19133d0_0_4, LS_000001b0f19133d0_0_8, LS_000001b0f19133d0_0_12;
LS_000001b0f19133d0_1_4 .concat [ 4 4 4 4], LS_000001b0f19133d0_0_16, LS_000001b0f19133d0_0_20, LS_000001b0f19133d0_0_24, LS_000001b0f19133d0_0_28;
L_000001b0f19133d0 .concat [ 16 16 0 0], LS_000001b0f19133d0_1_0, LS_000001b0f19133d0_1_4;
L_000001b0f1913650 .part L_000001b0f1910e50, 0, 1;
LS_000001b0f19136f0_0_0 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_4 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_8 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_12 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_16 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_20 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_24 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_0_28 .concat [ 1 1 1 1], L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650, L_000001b0f1913650;
LS_000001b0f19136f0_1_0 .concat [ 4 4 4 4], LS_000001b0f19136f0_0_0, LS_000001b0f19136f0_0_4, LS_000001b0f19136f0_0_8, LS_000001b0f19136f0_0_12;
LS_000001b0f19136f0_1_4 .concat [ 4 4 4 4], LS_000001b0f19136f0_0_16, LS_000001b0f19136f0_0_20, LS_000001b0f19136f0_0_24, LS_000001b0f19136f0_0_28;
L_000001b0f19136f0 .concat [ 16 16 0 0], LS_000001b0f19136f0_1_0, LS_000001b0f19136f0_1_4;
S_000001b0f18dafa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b0f18dae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f192cc60 .functor AND 32, L_000001b0f19126b0, L_000001b0f19127f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18dd0a0_0 .net "in1", 31 0, L_000001b0f19126b0;  1 drivers
v000001b0f18de540_0 .net "in2", 31 0, L_000001b0f19127f0;  1 drivers
v000001b0f18de9a0_0 .net "out", 31 0, L_000001b0f192cc60;  alias, 1 drivers
S_000001b0f18db2c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b0f18dae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f192c640 .functor AND 32, L_000001b0f1913970, L_000001b0f1913010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18dea40_0 .net "in1", 31 0, L_000001b0f1913970;  1 drivers
v000001b0f18dec20_0 .net "in2", 31 0, L_000001b0f1913010;  1 drivers
v000001b0f18df4e0_0 .net "out", 31 0, L_000001b0f192c640;  alias, 1 drivers
S_000001b0f18db450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b0f18dae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f192b6f0 .functor AND 32, L_000001b0f1913510, L_000001b0f19131f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18de720_0 .net "in1", 31 0, L_000001b0f1913510;  1 drivers
v000001b0f18df440_0 .net "in2", 31 0, L_000001b0f19131f0;  1 drivers
v000001b0f18df6c0_0 .net "out", 31 0, L_000001b0f192b6f0;  alias, 1 drivers
S_000001b0f18e0920 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b0f18dae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b0f192c560 .functor AND 32, L_000001b0f19133d0, L_000001b0f19136f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b0f18def40_0 .net "in1", 31 0, L_000001b0f19133d0;  1 drivers
v000001b0f18df300_0 .net "in2", 31 0, L_000001b0f19136f0;  1 drivers
v000001b0f18de7c0_0 .net "out", 31 0, L_000001b0f192c560;  alias, 1 drivers
S_000001b0f18e0f60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b0f18e5c70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18e5ca8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18e5ce0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18e5d18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18e5d50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18e5d88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18e5dc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18e5df8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18e5e30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18e5e68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18e5ea0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18e5ed8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18e5f10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18e5f48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18e5f80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18e5fb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18e5ff0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18e6028 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18e6060 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18e6098 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18e60d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18e6108 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18e6140 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18e6178 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18e61b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18e4f60_0 .var "EX1_PC", 31 0;
v000001b0f18e5b40_0 .var "EX1_PFC", 31 0;
v000001b0f18e5320_0 .var "EX1_forward_to_B", 31 0;
v000001b0f18e4d80_0 .var "EX1_is_beq", 0 0;
v000001b0f18e44c0_0 .var "EX1_is_bne", 0 0;
v000001b0f18e5aa0_0 .var "EX1_is_jal", 0 0;
v000001b0f18e4600_0 .var "EX1_is_jr", 0 0;
v000001b0f18e4ce0_0 .var "EX1_is_oper2_immed", 0 0;
v000001b0f18e5500_0 .var "EX1_memread", 0 0;
v000001b0f18e4740_0 .var "EX1_memwrite", 0 0;
v000001b0f18e49c0_0 .var "EX1_opcode", 11 0;
v000001b0f18e4a60_0 .var "EX1_predicted", 0 0;
v000001b0f18e4b00_0 .var "EX1_rd_ind", 4 0;
v000001b0f18e58c0_0 .var "EX1_rd_indzero", 0 0;
v000001b0f18e5000_0 .var "EX1_regwrite", 0 0;
v000001b0f18e4e20_0 .var "EX1_rs1", 31 0;
v000001b0f18e50a0_0 .var "EX1_rs1_ind", 4 0;
v000001b0f18e5820_0 .var "EX1_rs2", 31 0;
v000001b0f18e5960_0 .var "EX1_rs2_ind", 4 0;
v000001b0f18e2080_0 .net "FLUSH", 0 0, v000001b0f18e8350_0;  alias, 1 drivers
v000001b0f18e4060_0 .net "ID_PC", 31 0, v000001b0f18ee250_0;  alias, 1 drivers
v000001b0f18e21c0_0 .net "ID_PFC_to_EX", 31 0, L_000001b0f19115d0;  alias, 1 drivers
v000001b0f18e2800_0 .net "ID_forward_to_B", 31 0, L_000001b0f19113f0;  alias, 1 drivers
v000001b0f18e29e0_0 .net "ID_is_beq", 0 0, L_000001b0f1910bd0;  alias, 1 drivers
v000001b0f18e1ea0_0 .net "ID_is_bne", 0 0, L_000001b0f1912110;  alias, 1 drivers
v000001b0f18e2ee0_0 .net "ID_is_jal", 0 0, L_000001b0f1913b50;  alias, 1 drivers
v000001b0f18e2da0_0 .net "ID_is_jr", 0 0, L_000001b0f19101d0;  alias, 1 drivers
v000001b0f18e2260_0 .net "ID_is_oper2_immed", 0 0, L_000001b0f19167e0;  alias, 1 drivers
v000001b0f18e3160_0 .net "ID_memread", 0 0, L_000001b0f1914730;  alias, 1 drivers
v000001b0f18e3020_0 .net "ID_memwrite", 0 0, L_000001b0f1912430;  alias, 1 drivers
v000001b0f18e2e40_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
v000001b0f18e42e0_0 .net "ID_predicted", 0 0, v000001b0f18e6e10_0;  alias, 1 drivers
v000001b0f18e3fc0_0 .net "ID_rd_ind", 4 0, v000001b0f1900d80_0;  alias, 1 drivers
v000001b0f18e2f80_0 .net "ID_rd_indzero", 0 0, L_000001b0f1913c90;  1 drivers
v000001b0f18e1d60_0 .net "ID_regwrite", 0 0, L_000001b0f1913150;  alias, 1 drivers
v000001b0f18e3520_0 .net "ID_rs1", 31 0, v000001b0f18ecb30_0;  alias, 1 drivers
v000001b0f18e35c0_0 .net "ID_rs1_ind", 4 0, v000001b0f19002e0_0;  alias, 1 drivers
v000001b0f18e3660_0 .net "ID_rs2", 31 0, v000001b0f18ec810_0;  alias, 1 drivers
v000001b0f18e24e0_0 .net "ID_rs2_ind", 4 0, v000001b0f19024a0_0;  alias, 1 drivers
v000001b0f18e1f40_0 .net "clk", 0 0, L_000001b0f1915a50;  1 drivers
v000001b0f18e4380_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
E_000001b0f1858b30 .event posedge, v000001b0f18d4d00_0, v000001b0f18e1f40_0;
S_000001b0f18e02e0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b0f18e61f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18e6228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18e6260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18e6298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18e62d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18e6308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18e6340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18e6378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18e63b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18e63e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18e6420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18e6458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18e6490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18e64c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18e6500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18e6538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18e6570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18e65a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18e65e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18e6618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18e6650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18e6688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18e66c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18e66f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18e6730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18e4420_0 .net "EX1_ALU_OPER1", 31 0, L_000001b0f19171f0;  alias, 1 drivers
v000001b0f18e3a20_0 .net "EX1_ALU_OPER2", 31 0, L_000001b0f192bbc0;  alias, 1 drivers
v000001b0f18e3700_0 .net "EX1_PC", 31 0, v000001b0f18e4f60_0;  alias, 1 drivers
v000001b0f18e2620_0 .net "EX1_PFC_to_IF", 31 0, L_000001b0f1913790;  alias, 1 drivers
v000001b0f18e2120_0 .net "EX1_forward_to_B", 31 0, v000001b0f18e5320_0;  alias, 1 drivers
v000001b0f18e1cc0_0 .net "EX1_is_beq", 0 0, v000001b0f18e4d80_0;  alias, 1 drivers
v000001b0f18e1e00_0 .net "EX1_is_bne", 0 0, v000001b0f18e44c0_0;  alias, 1 drivers
v000001b0f18e37a0_0 .net "EX1_is_jal", 0 0, v000001b0f18e5aa0_0;  alias, 1 drivers
v000001b0f18e3ca0_0 .net "EX1_is_jr", 0 0, v000001b0f18e4600_0;  alias, 1 drivers
v000001b0f18e41a0_0 .net "EX1_is_oper2_immed", 0 0, v000001b0f18e4ce0_0;  alias, 1 drivers
v000001b0f18e3200_0 .net "EX1_memread", 0 0, v000001b0f18e5500_0;  alias, 1 drivers
v000001b0f18e1fe0_0 .net "EX1_memwrite", 0 0, v000001b0f18e4740_0;  alias, 1 drivers
v000001b0f18e30c0_0 .net "EX1_opcode", 11 0, v000001b0f18e49c0_0;  alias, 1 drivers
v000001b0f18e32a0_0 .net "EX1_predicted", 0 0, v000001b0f18e4a60_0;  alias, 1 drivers
v000001b0f18e4100_0 .net "EX1_rd_ind", 4 0, v000001b0f18e4b00_0;  alias, 1 drivers
v000001b0f18e3f20_0 .net "EX1_rd_indzero", 0 0, v000001b0f18e58c0_0;  alias, 1 drivers
v000001b0f18e23a0_0 .net "EX1_regwrite", 0 0, v000001b0f18e5000_0;  alias, 1 drivers
v000001b0f18e2300_0 .net "EX1_rs1", 31 0, v000001b0f18e4e20_0;  alias, 1 drivers
v000001b0f18e3840_0 .net "EX1_rs1_ind", 4 0, v000001b0f18e50a0_0;  alias, 1 drivers
v000001b0f18e2440_0 .net "EX1_rs2_ind", 4 0, v000001b0f18e5960_0;  alias, 1 drivers
v000001b0f18e38e0_0 .net "EX1_rs2_out", 31 0, L_000001b0f192bca0;  alias, 1 drivers
v000001b0f18e2c60_0 .var "EX2_ALU_OPER1", 31 0;
v000001b0f18e3b60_0 .var "EX2_ALU_OPER2", 31 0;
v000001b0f18e3c00_0 .var "EX2_PC", 31 0;
v000001b0f18e2580_0 .var "EX2_PFC_to_IF", 31 0;
v000001b0f18e26c0_0 .var "EX2_forward_to_B", 31 0;
v000001b0f18e2760_0 .var "EX2_is_beq", 0 0;
v000001b0f18e4240_0 .var "EX2_is_bne", 0 0;
v000001b0f18e2d00_0 .var "EX2_is_jal", 0 0;
v000001b0f18e3340_0 .var "EX2_is_jr", 0 0;
v000001b0f18e3980_0 .var "EX2_is_oper2_immed", 0 0;
v000001b0f18e33e0_0 .var "EX2_memread", 0 0;
v000001b0f18e28a0_0 .var "EX2_memwrite", 0 0;
v000001b0f18e2940_0 .var "EX2_opcode", 11 0;
v000001b0f18e2a80_0 .var "EX2_predicted", 0 0;
v000001b0f18e3480_0 .var "EX2_rd_ind", 4 0;
v000001b0f18e2b20_0 .var "EX2_rd_indzero", 0 0;
v000001b0f18e3ac0_0 .var "EX2_regwrite", 0 0;
v000001b0f18e2bc0_0 .var "EX2_rs1", 31 0;
v000001b0f18e3d40_0 .var "EX2_rs1_ind", 4 0;
v000001b0f18e3de0_0 .var "EX2_rs2_ind", 4 0;
v000001b0f18e3e80_0 .var "EX2_rs2_out", 31 0;
v000001b0f18e87b0_0 .net "FLUSH", 0 0, v000001b0f18e7db0_0;  alias, 1 drivers
v000001b0f18e6f50_0 .net "clk", 0 0, L_000001b0f192b840;  1 drivers
v000001b0f18e6ff0_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
E_000001b0f1858d70 .event posedge, v000001b0f18d4d00_0, v000001b0f18e6f50_0;
S_000001b0f18e0dd0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b0f18ee780 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18ee7b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18ee7f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18ee828 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18ee860 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18ee898 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18ee8d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18ee908 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18ee940 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18ee978 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18ee9b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18ee9e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18eea20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18eea58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18eea90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18eeac8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18eeb00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18eeb38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18eeb70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18eeba8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18eebe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18eec18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18eec50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18eec88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18eecc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0f1915e40 .functor OR 1, L_000001b0f1910bd0, L_000001b0f1912110, C4<0>, C4<0>;
L_000001b0f1916c40 .functor AND 1, L_000001b0f1915e40, L_000001b0f1916310, C4<1>, C4<1>;
L_000001b0f1916d90 .functor OR 1, L_000001b0f1910bd0, L_000001b0f1912110, C4<0>, C4<0>;
L_000001b0f1915580 .functor AND 1, L_000001b0f1916d90, L_000001b0f1916310, C4<1>, C4<1>;
L_000001b0f1916fc0 .functor OR 1, L_000001b0f1910bd0, L_000001b0f1912110, C4<0>, C4<0>;
L_000001b0f19162a0 .functor AND 1, L_000001b0f1916fc0, v000001b0f18e6e10_0, C4<1>, C4<1>;
v000001b0f18ecbd0_0 .net "EX1_memread", 0 0, v000001b0f18e5500_0;  alias, 1 drivers
v000001b0f18ecc70_0 .net "EX1_opcode", 11 0, v000001b0f18e49c0_0;  alias, 1 drivers
v000001b0f18ec450_0 .net "EX1_rd_ind", 4 0, v000001b0f18e4b00_0;  alias, 1 drivers
v000001b0f18ed030_0 .net "EX1_rd_indzero", 0 0, v000001b0f18e58c0_0;  alias, 1 drivers
v000001b0f18ed670_0 .net "EX2_memread", 0 0, v000001b0f18e33e0_0;  alias, 1 drivers
v000001b0f18ebff0_0 .net "EX2_opcode", 11 0, v000001b0f18e2940_0;  alias, 1 drivers
v000001b0f18eb7d0_0 .net "EX2_rd_ind", 4 0, v000001b0f18e3480_0;  alias, 1 drivers
v000001b0f18ec4f0_0 .net "EX2_rd_indzero", 0 0, v000001b0f18e2b20_0;  alias, 1 drivers
v000001b0f18ecef0_0 .net "ID_EX1_flush", 0 0, v000001b0f18e8350_0;  alias, 1 drivers
v000001b0f18edf30_0 .net "ID_EX2_flush", 0 0, v000001b0f18e7db0_0;  alias, 1 drivers
v000001b0f18eda30_0 .net "ID_is_beq", 0 0, L_000001b0f1910bd0;  alias, 1 drivers
v000001b0f18ebcd0_0 .net "ID_is_bne", 0 0, L_000001b0f1912110;  alias, 1 drivers
v000001b0f18ec8b0_0 .net "ID_is_j", 0 0, L_000001b0f1914af0;  alias, 1 drivers
v000001b0f18ec130_0 .net "ID_is_jal", 0 0, L_000001b0f1913b50;  alias, 1 drivers
v000001b0f18ec590_0 .net "ID_is_jr", 0 0, L_000001b0f19101d0;  alias, 1 drivers
v000001b0f18eb9b0_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
v000001b0f18ec9f0_0 .net "ID_rs1_ind", 4 0, v000001b0f19002e0_0;  alias, 1 drivers
v000001b0f18ed5d0_0 .net "ID_rs2_ind", 4 0, v000001b0f19024a0_0;  alias, 1 drivers
v000001b0f18eddf0_0 .net "IF_ID_flush", 0 0, v000001b0f18eabf0_0;  alias, 1 drivers
v000001b0f18ecdb0_0 .net "IF_ID_write", 0 0, v000001b0f18eb730_0;  alias, 1 drivers
v000001b0f18ed170_0 .net "PC_src", 2 0, L_000001b0f1911850;  alias, 1 drivers
v000001b0f18eca90_0 .net "PFC_to_EX", 31 0, L_000001b0f19115d0;  alias, 1 drivers
v000001b0f18edc10_0 .net "PFC_to_IF", 31 0, L_000001b0f1911d50;  alias, 1 drivers
v000001b0f18ecd10_0 .net "WB_rd_ind", 4 0, v000001b0f18fb560_0;  alias, 1 drivers
v000001b0f18ed530_0 .net "Wrong_prediction", 0 0, L_000001b0f192d2f0;  alias, 1 drivers
v000001b0f18eba50_0 .net *"_ivl_11", 0 0, L_000001b0f1915580;  1 drivers
v000001b0f18ed0d0_0 .net *"_ivl_13", 9 0, L_000001b0f1911170;  1 drivers
v000001b0f18ed210_0 .net *"_ivl_15", 9 0, L_000001b0f19104f0;  1 drivers
v000001b0f18ec1d0_0 .net *"_ivl_16", 9 0, L_000001b0f19112b0;  1 drivers
v000001b0f18ebaf0_0 .net *"_ivl_19", 9 0, L_000001b0f1912390;  1 drivers
v000001b0f18ede90_0 .net *"_ivl_20", 9 0, L_000001b0f1910770;  1 drivers
v000001b0f18edcb0_0 .net *"_ivl_25", 0 0, L_000001b0f1916fc0;  1 drivers
v000001b0f18ecf90_0 .net *"_ivl_27", 0 0, L_000001b0f19162a0;  1 drivers
v000001b0f18eb870_0 .net *"_ivl_29", 9 0, L_000001b0f1910ef0;  1 drivers
v000001b0f18eb910_0 .net *"_ivl_3", 0 0, L_000001b0f1915e40;  1 drivers
L_000001b0f19301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b0f18ec630_0 .net/2u *"_ivl_30", 9 0, L_000001b0f19301f0;  1 drivers
v000001b0f18ed710_0 .net *"_ivl_32", 9 0, L_000001b0f1911490;  1 drivers
v000001b0f18ebc30_0 .net *"_ivl_35", 9 0, L_000001b0f1911e90;  1 drivers
v000001b0f18ec270_0 .net *"_ivl_37", 9 0, L_000001b0f1911530;  1 drivers
v000001b0f18ed990_0 .net *"_ivl_38", 9 0, L_000001b0f19108b0;  1 drivers
v000001b0f18ed2b0_0 .net *"_ivl_40", 9 0, L_000001b0f1910450;  1 drivers
L_000001b0f1930238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18ed7b0_0 .net/2s *"_ivl_45", 21 0, L_000001b0f1930238;  1 drivers
L_000001b0f1930280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18ed350_0 .net/2s *"_ivl_50", 21 0, L_000001b0f1930280;  1 drivers
v000001b0f18ec310_0 .net *"_ivl_9", 0 0, L_000001b0f1916d90;  1 drivers
v000001b0f18ed490_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18ed3f0_0 .net "forward_to_B", 31 0, L_000001b0f19113f0;  alias, 1 drivers
v000001b0f18ec6d0_0 .net "imm", 31 0, v000001b0f18e9e30_0;  1 drivers
v000001b0f18ebd70_0 .net "inst", 31 0, v000001b0f18ee1b0_0;  alias, 1 drivers
v000001b0f18ebe10_0 .net "is_branch_and_taken", 0 0, L_000001b0f1916c40;  alias, 1 drivers
v000001b0f18ed850_0 .net "is_oper2_immed", 0 0, L_000001b0f19167e0;  alias, 1 drivers
v000001b0f18ed8f0_0 .net "mem_read", 0 0, L_000001b0f1914730;  alias, 1 drivers
v000001b0f18ebeb0_0 .net "mem_write", 0 0, L_000001b0f1912430;  alias, 1 drivers
v000001b0f18ee390_0 .net "pc", 31 0, v000001b0f18ee250_0;  alias, 1 drivers
v000001b0f18ee4d0_0 .net "pc_write", 0 0, v000001b0f18ea8d0_0;  alias, 1 drivers
v000001b0f18ee430_0 .net "predicted", 0 0, L_000001b0f1916310;  1 drivers
v000001b0f18ee570_0 .net "predicted_to_EX", 0 0, v000001b0f18e6e10_0;  alias, 1 drivers
v000001b0f18ee2f0_0 .net "reg_write", 0 0, L_000001b0f1913150;  alias, 1 drivers
v000001b0f18ee6b0_0 .net "reg_write_from_wb", 0 0, v000001b0f18fbb00_0;  alias, 1 drivers
v000001b0f18ee610_0 .net "rs1", 31 0, v000001b0f18ecb30_0;  alias, 1 drivers
v000001b0f18edfd0_0 .net "rs2", 31 0, v000001b0f18ec810_0;  alias, 1 drivers
v000001b0f18ee070_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
v000001b0f18ee110_0 .net "wr_reg_data", 31 0, L_000001b0f192d600;  alias, 1 drivers
L_000001b0f19113f0 .functor MUXZ 32, v000001b0f18ec810_0, v000001b0f18e9e30_0, L_000001b0f19167e0, C4<>;
L_000001b0f1911170 .part v000001b0f18ee250_0, 0, 10;
L_000001b0f19104f0 .part v000001b0f18ee1b0_0, 0, 10;
L_000001b0f19112b0 .arith/sum 10, L_000001b0f1911170, L_000001b0f19104f0;
L_000001b0f1912390 .part v000001b0f18ee1b0_0, 0, 10;
L_000001b0f1910770 .functor MUXZ 10, L_000001b0f1912390, L_000001b0f19112b0, L_000001b0f1915580, C4<>;
L_000001b0f1910ef0 .part v000001b0f18ee250_0, 0, 10;
L_000001b0f1911490 .arith/sum 10, L_000001b0f1910ef0, L_000001b0f19301f0;
L_000001b0f1911e90 .part v000001b0f18ee250_0, 0, 10;
L_000001b0f1911530 .part v000001b0f18ee1b0_0, 0, 10;
L_000001b0f19108b0 .arith/sum 10, L_000001b0f1911e90, L_000001b0f1911530;
L_000001b0f1910450 .functor MUXZ 10, L_000001b0f19108b0, L_000001b0f1911490, L_000001b0f19162a0, C4<>;
L_000001b0f1911d50 .concat8 [ 10 22 0 0], L_000001b0f1910770, L_000001b0f1930238;
L_000001b0f19115d0 .concat8 [ 10 22 0 0], L_000001b0f1910450, L_000001b0f1930280;
S_000001b0f18e10f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b0f18e0dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b0f18eed00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18eed38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18eed70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18eeda8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18eede0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18eee18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18eee50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18eee88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18eeec0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18eeef8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18eef30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18eef68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18eefa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18eefd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18ef010 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18ef048 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18ef080 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18ef0b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18ef0f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18ef128 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18ef160 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18ef198 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18ef1d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18ef208 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18ef240 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0f19159e0 .functor OR 1, L_000001b0f1916310, L_000001b0f19117b0, C4<0>, C4<0>;
L_000001b0f19155f0 .functor OR 1, L_000001b0f19159e0, L_000001b0f1911990, C4<0>, C4<0>;
v000001b0f18e8df0_0 .net "EX1_opcode", 11 0, v000001b0f18e49c0_0;  alias, 1 drivers
v000001b0f18e8e90_0 .net "EX2_opcode", 11 0, v000001b0f18e2940_0;  alias, 1 drivers
v000001b0f18e6870_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
v000001b0f18e6c30_0 .net "PC_src", 2 0, L_000001b0f1911850;  alias, 1 drivers
v000001b0f18e6eb0_0 .net "Wrong_prediction", 0 0, L_000001b0f192d2f0;  alias, 1 drivers
L_000001b0f19303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b0f18e76d0_0 .net/2u *"_ivl_0", 2 0, L_000001b0f19303e8;  1 drivers
v000001b0f18e7770_0 .net *"_ivl_10", 0 0, L_000001b0f19106d0;  1 drivers
L_000001b0f1930508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b0f18e8f30_0 .net/2u *"_ivl_12", 2 0, L_000001b0f1930508;  1 drivers
L_000001b0f1930550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e67d0_0 .net/2u *"_ivl_14", 11 0, L_000001b0f1930550;  1 drivers
v000001b0f18e8030_0 .net *"_ivl_16", 0 0, L_000001b0f19117b0;  1 drivers
v000001b0f18e8cb0_0 .net *"_ivl_19", 0 0, L_000001b0f19159e0;  1 drivers
L_000001b0f1930430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e7c70_0 .net/2u *"_ivl_2", 11 0, L_000001b0f1930430;  1 drivers
L_000001b0f1930598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e7450_0 .net/2u *"_ivl_20", 11 0, L_000001b0f1930598;  1 drivers
v000001b0f18e8850_0 .net *"_ivl_22", 0 0, L_000001b0f1911990;  1 drivers
v000001b0f18e88f0_0 .net *"_ivl_25", 0 0, L_000001b0f19155f0;  1 drivers
L_000001b0f19305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b0f18e7130_0 .net/2u *"_ivl_26", 2 0, L_000001b0f19305e0;  1 drivers
L_000001b0f1930628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e8990_0 .net/2u *"_ivl_28", 2 0, L_000001b0f1930628;  1 drivers
v000001b0f18e80d0_0 .net *"_ivl_30", 2 0, L_000001b0f1910270;  1 drivers
v000001b0f18e8b70_0 .net *"_ivl_32", 2 0, L_000001b0f1911c10;  1 drivers
v000001b0f18e8c10_0 .net *"_ivl_34", 2 0, L_000001b0f1911f30;  1 drivers
v000001b0f18e8d50_0 .net *"_ivl_4", 0 0, L_000001b0f1911b70;  1 drivers
L_000001b0f1930478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b0f18e8490_0 .net/2u *"_ivl_6", 2 0, L_000001b0f1930478;  1 drivers
L_000001b0f19304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e6910_0 .net/2u *"_ivl_8", 11 0, L_000001b0f19304c0;  1 drivers
v000001b0f18e7bd0_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18e71d0_0 .net "predicted", 0 0, L_000001b0f1916310;  alias, 1 drivers
v000001b0f18e82b0_0 .net "predicted_to_EX", 0 0, v000001b0f18e6e10_0;  alias, 1 drivers
v000001b0f18e7270_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
v000001b0f18e7ef0_0 .net "state", 1 0, v000001b0f18e7090_0;  1 drivers
L_000001b0f1911b70 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930430;
L_000001b0f19106d0 .cmp/eq 12, v000001b0f18e49c0_0, L_000001b0f19304c0;
L_000001b0f19117b0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930550;
L_000001b0f1911990 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930598;
L_000001b0f1910270 .functor MUXZ 3, L_000001b0f1930628, L_000001b0f19305e0, L_000001b0f19155f0, C4<>;
L_000001b0f1911c10 .functor MUXZ 3, L_000001b0f1910270, L_000001b0f1930508, L_000001b0f19106d0, C4<>;
L_000001b0f1911f30 .functor MUXZ 3, L_000001b0f1911c10, L_000001b0f1930478, L_000001b0f1911b70, C4<>;
L_000001b0f1911850 .functor MUXZ 3, L_000001b0f1911f30, L_000001b0f19303e8, L_000001b0f192d2f0, C4<>;
S_000001b0f18e0470 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b0f18e10f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b0f18ef280 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18ef2b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18ef2f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18ef328 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18ef360 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18ef398 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18ef3d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18ef408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18ef440 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18ef478 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18ef4b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18ef4e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18ef520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18ef558 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18ef590 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18ef5c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18ef600 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18ef638 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18ef670 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18ef6a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18ef6e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18ef718 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18ef750 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18ef788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18ef7c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0f1916380 .functor OR 1, L_000001b0f1910130, L_000001b0f1911ad0, C4<0>, C4<0>;
L_000001b0f19164d0 .functor OR 1, L_000001b0f1911670, L_000001b0f19122f0, C4<0>, C4<0>;
L_000001b0f1915c80 .functor AND 1, L_000001b0f1916380, L_000001b0f19164d0, C4<1>, C4<1>;
L_000001b0f1915430 .functor NOT 1, L_000001b0f1915c80, C4<0>, C4<0>, C4<0>;
L_000001b0f1916af0 .functor OR 1, v000001b0f190dc50_0, L_000001b0f1915430, C4<0>, C4<0>;
L_000001b0f1916310 .functor NOT 1, L_000001b0f1916af0, C4<0>, C4<0>, C4<0>;
v000001b0f18e78b0_0 .net "EX_opcode", 11 0, v000001b0f18e2940_0;  alias, 1 drivers
v000001b0f18e74f0_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
v000001b0f18e79f0_0 .net "Wrong_prediction", 0 0, L_000001b0f192d2f0;  alias, 1 drivers
L_000001b0f19302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e85d0_0 .net/2u *"_ivl_0", 11 0, L_000001b0f19302c8;  1 drivers
L_000001b0f1930358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b0f18e7950_0 .net/2u *"_ivl_10", 1 0, L_000001b0f1930358;  1 drivers
v000001b0f18e8a30_0 .net *"_ivl_12", 0 0, L_000001b0f1911670;  1 drivers
L_000001b0f19303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b0f18e8210_0 .net/2u *"_ivl_14", 1 0, L_000001b0f19303a0;  1 drivers
v000001b0f18e6a50_0 .net *"_ivl_16", 0 0, L_000001b0f19122f0;  1 drivers
v000001b0f18e8710_0 .net *"_ivl_19", 0 0, L_000001b0f19164d0;  1 drivers
v000001b0f18e8670_0 .net *"_ivl_2", 0 0, L_000001b0f1910130;  1 drivers
v000001b0f18e7f90_0 .net *"_ivl_21", 0 0, L_000001b0f1915c80;  1 drivers
v000001b0f18e7590_0 .net *"_ivl_22", 0 0, L_000001b0f1915430;  1 drivers
v000001b0f18e7e50_0 .net *"_ivl_25", 0 0, L_000001b0f1916af0;  1 drivers
L_000001b0f1930310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e6b90_0 .net/2u *"_ivl_4", 11 0, L_000001b0f1930310;  1 drivers
v000001b0f18e8ad0_0 .net *"_ivl_6", 0 0, L_000001b0f1911ad0;  1 drivers
v000001b0f18e6cd0_0 .net *"_ivl_9", 0 0, L_000001b0f1916380;  1 drivers
v000001b0f18e7a90_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18e7630_0 .net "predicted", 0 0, L_000001b0f1916310;  alias, 1 drivers
v000001b0f18e6e10_0 .var "predicted_to_EX", 0 0;
v000001b0f18e6d70_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
v000001b0f18e7090_0 .var "state", 1 0;
E_000001b0f1858df0 .event posedge, v000001b0f18e7a90_0, v000001b0f18d4d00_0;
L_000001b0f1910130 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f19302c8;
L_000001b0f1911ad0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930310;
L_000001b0f1911670 .cmp/eq 2, v000001b0f18e7090_0, L_000001b0f1930358;
L_000001b0f19122f0 .cmp/eq 2, v000001b0f18e7090_0, L_000001b0f19303a0;
S_000001b0f18dfca0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b0f18e0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b0f18f9820 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18f9858 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18f9890 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18f98c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18f9900 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18f9938 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18f9970 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18f99a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18f99e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18f9a18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18f9a50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18f9a88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18f9ac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18f9af8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18f9b30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18f9b68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18f9ba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18f9bd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18f9c10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18f9c48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18f9c80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18f9cb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18f9cf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18f9d28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18f9d60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18e7810_0 .net "EX1_memread", 0 0, v000001b0f18e5500_0;  alias, 1 drivers
v000001b0f18e7d10_0 .net "EX1_rd_ind", 4 0, v000001b0f18e4b00_0;  alias, 1 drivers
v000001b0f18e69b0_0 .net "EX1_rd_indzero", 0 0, v000001b0f18e58c0_0;  alias, 1 drivers
v000001b0f18e7310_0 .net "EX2_memread", 0 0, v000001b0f18e33e0_0;  alias, 1 drivers
v000001b0f18e73b0_0 .net "EX2_rd_ind", 4 0, v000001b0f18e3480_0;  alias, 1 drivers
v000001b0f18e7b30_0 .net "EX2_rd_indzero", 0 0, v000001b0f18e2b20_0;  alias, 1 drivers
v000001b0f18e8350_0 .var "ID_EX1_flush", 0 0;
v000001b0f18e7db0_0 .var "ID_EX2_flush", 0 0;
v000001b0f18e6af0_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
v000001b0f18e8170_0 .net "ID_rs1_ind", 4 0, v000001b0f19002e0_0;  alias, 1 drivers
v000001b0f18e8530_0 .net "ID_rs2_ind", 4 0, v000001b0f19024a0_0;  alias, 1 drivers
v000001b0f18eb730_0 .var "IF_ID_Write", 0 0;
v000001b0f18eabf0_0 .var "IF_ID_flush", 0 0;
v000001b0f18ea8d0_0 .var "PC_Write", 0 0;
v000001b0f18e8fd0_0 .net "Wrong_prediction", 0 0, L_000001b0f192d2f0;  alias, 1 drivers
E_000001b0f1859e30/0 .event anyedge, v000001b0f18d6d30_0, v000001b0f18e5500_0, v000001b0f18e58c0_0, v000001b0f18e35c0_0;
E_000001b0f1859e30/1 .event anyedge, v000001b0f18e4b00_0, v000001b0f18e24e0_0, v000001b0f17f5fb0_0, v000001b0f18e2b20_0;
E_000001b0f1859e30/2 .event anyedge, v000001b0f18d6100_0, v000001b0f18e2e40_0;
E_000001b0f1859e30 .event/or E_000001b0f1859e30/0, E_000001b0f1859e30/1, E_000001b0f1859e30/2;
S_000001b0f18e1280 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b0f18e0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b0f18f9da0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18f9dd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18f9e10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18f9e48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18f9e80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18f9eb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18f9ef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18f9f28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18f9f60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18f9f98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18f9fd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18fa008 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18fa040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18fa078 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18fa0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18fa0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18fa120 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18fa158 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18fa190 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18fa1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18fa200 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18fa238 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18fa270 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18fa2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18fa2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b0f1916540 .functor OR 1, L_000001b0f1911cb0, L_000001b0f1910950, C4<0>, C4<0>;
L_000001b0f1916000 .functor OR 1, L_000001b0f1916540, L_000001b0f1911fd0, C4<0>, C4<0>;
L_000001b0f19154a0 .functor OR 1, L_000001b0f1916000, L_000001b0f1912070, C4<0>, C4<0>;
L_000001b0f19163f0 .functor OR 1, L_000001b0f19154a0, L_000001b0f1910a90, C4<0>, C4<0>;
L_000001b0f19168c0 .functor OR 1, L_000001b0f19163f0, L_000001b0f190fc30, C4<0>, C4<0>;
L_000001b0f1915eb0 .functor OR 1, L_000001b0f19168c0, L_000001b0f190fcd0, C4<0>, C4<0>;
L_000001b0f19160e0 .functor OR 1, L_000001b0f1915eb0, L_000001b0f1910590, C4<0>, C4<0>;
L_000001b0f19167e0 .functor OR 1, L_000001b0f19160e0, L_000001b0f1910b30, C4<0>, C4<0>;
L_000001b0f19165b0 .functor OR 1, L_000001b0f19142d0, L_000001b0f1914230, C4<0>, C4<0>;
L_000001b0f1916150 .functor OR 1, L_000001b0f19165b0, L_000001b0f1914050, C4<0>, C4<0>;
L_000001b0f1915510 .functor OR 1, L_000001b0f1916150, L_000001b0f1913bf0, C4<0>, C4<0>;
L_000001b0f1916620 .functor OR 1, L_000001b0f1915510, L_000001b0f1912a70, C4<0>, C4<0>;
v000001b0f18e9b10_0 .net "ID_opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
L_000001b0f1930670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9610_0 .net/2u *"_ivl_0", 11 0, L_000001b0f1930670;  1 drivers
L_000001b0f1930700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9890_0 .net/2u *"_ivl_10", 11 0, L_000001b0f1930700;  1 drivers
L_000001b0f1930bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eb550_0 .net/2u *"_ivl_102", 11 0, L_000001b0f1930bc8;  1 drivers
L_000001b0f1930c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18ea330_0 .net/2u *"_ivl_106", 11 0, L_000001b0f1930c10;  1 drivers
v000001b0f18ea1f0_0 .net *"_ivl_12", 0 0, L_000001b0f1911fd0;  1 drivers
v000001b0f18eaa10_0 .net *"_ivl_15", 0 0, L_000001b0f1916000;  1 drivers
L_000001b0f1930748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18ea3d0_0 .net/2u *"_ivl_16", 11 0, L_000001b0f1930748;  1 drivers
v000001b0f18eafb0_0 .net *"_ivl_18", 0 0, L_000001b0f1912070;  1 drivers
v000001b0f18ea830_0 .net *"_ivl_2", 0 0, L_000001b0f1911cb0;  1 drivers
v000001b0f18e9390_0 .net *"_ivl_21", 0 0, L_000001b0f19154a0;  1 drivers
L_000001b0f1930790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e96b0_0 .net/2u *"_ivl_22", 11 0, L_000001b0f1930790;  1 drivers
v000001b0f18e9930_0 .net *"_ivl_24", 0 0, L_000001b0f1910a90;  1 drivers
v000001b0f18e97f0_0 .net *"_ivl_27", 0 0, L_000001b0f19163f0;  1 drivers
L_000001b0f19307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9ed0_0 .net/2u *"_ivl_28", 11 0, L_000001b0f19307d8;  1 drivers
v000001b0f18eb5f0_0 .net *"_ivl_30", 0 0, L_000001b0f190fc30;  1 drivers
v000001b0f18eb690_0 .net *"_ivl_33", 0 0, L_000001b0f19168c0;  1 drivers
L_000001b0f1930820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eb050_0 .net/2u *"_ivl_34", 11 0, L_000001b0f1930820;  1 drivers
v000001b0f18eb4b0_0 .net *"_ivl_36", 0 0, L_000001b0f190fcd0;  1 drivers
v000001b0f18ea470_0 .net *"_ivl_39", 0 0, L_000001b0f1915eb0;  1 drivers
L_000001b0f19306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9110_0 .net/2u *"_ivl_4", 11 0, L_000001b0f19306b8;  1 drivers
L_000001b0f1930868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b0f18eb0f0_0 .net/2u *"_ivl_40", 11 0, L_000001b0f1930868;  1 drivers
v000001b0f18eb190_0 .net *"_ivl_42", 0 0, L_000001b0f1910590;  1 drivers
v000001b0f18eadd0_0 .net *"_ivl_45", 0 0, L_000001b0f19160e0;  1 drivers
L_000001b0f19308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9a70_0 .net/2u *"_ivl_46", 11 0, L_000001b0f19308b0;  1 drivers
v000001b0f18eb230_0 .net *"_ivl_48", 0 0, L_000001b0f1910b30;  1 drivers
L_000001b0f19308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eb410_0 .net/2u *"_ivl_52", 11 0, L_000001b0f19308f8;  1 drivers
L_000001b0f1930940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9d90_0 .net/2u *"_ivl_56", 11 0, L_000001b0f1930940;  1 drivers
v000001b0f18e99d0_0 .net *"_ivl_6", 0 0, L_000001b0f1910950;  1 drivers
L_000001b0f1930988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eab50_0 .net/2u *"_ivl_60", 11 0, L_000001b0f1930988;  1 drivers
L_000001b0f19309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e9f70_0 .net/2u *"_ivl_64", 11 0, L_000001b0f19309d0;  1 drivers
L_000001b0f1930a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eae70_0 .net/2u *"_ivl_68", 11 0, L_000001b0f1930a18;  1 drivers
L_000001b0f1930a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eaf10_0 .net/2u *"_ivl_72", 11 0, L_000001b0f1930a60;  1 drivers
v000001b0f18e9bb0_0 .net *"_ivl_74", 0 0, L_000001b0f19142d0;  1 drivers
L_000001b0f1930aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18eaab0_0 .net/2u *"_ivl_76", 11 0, L_000001b0f1930aa8;  1 drivers
v000001b0f18ea650_0 .net *"_ivl_78", 0 0, L_000001b0f1914230;  1 drivers
v000001b0f18ea510_0 .net *"_ivl_81", 0 0, L_000001b0f19165b0;  1 drivers
L_000001b0f1930af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18e94d0_0 .net/2u *"_ivl_82", 11 0, L_000001b0f1930af0;  1 drivers
v000001b0f18ea6f0_0 .net *"_ivl_84", 0 0, L_000001b0f1914050;  1 drivers
v000001b0f18eac90_0 .net *"_ivl_87", 0 0, L_000001b0f1916150;  1 drivers
L_000001b0f1930b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18ea5b0_0 .net/2u *"_ivl_88", 11 0, L_000001b0f1930b38;  1 drivers
v000001b0f18e9570_0 .net *"_ivl_9", 0 0, L_000001b0f1916540;  1 drivers
v000001b0f18ead30_0 .net *"_ivl_90", 0 0, L_000001b0f1913bf0;  1 drivers
v000001b0f18eb2d0_0 .net *"_ivl_93", 0 0, L_000001b0f1915510;  1 drivers
L_000001b0f1930b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18ea970_0 .net/2u *"_ivl_94", 11 0, L_000001b0f1930b80;  1 drivers
v000001b0f18e9750_0 .net *"_ivl_96", 0 0, L_000001b0f1912a70;  1 drivers
v000001b0f18eb370_0 .net *"_ivl_99", 0 0, L_000001b0f1916620;  1 drivers
v000001b0f18e9070_0 .net "is_beq", 0 0, L_000001b0f1910bd0;  alias, 1 drivers
v000001b0f18e9430_0 .net "is_bne", 0 0, L_000001b0f1912110;  alias, 1 drivers
v000001b0f18e91b0_0 .net "is_j", 0 0, L_000001b0f1914af0;  alias, 1 drivers
v000001b0f18ea010_0 .net "is_jal", 0 0, L_000001b0f1913b50;  alias, 1 drivers
v000001b0f18ea790_0 .net "is_jr", 0 0, L_000001b0f19101d0;  alias, 1 drivers
v000001b0f18e9250_0 .net "is_oper2_immed", 0 0, L_000001b0f19167e0;  alias, 1 drivers
v000001b0f18e92f0_0 .net "memread", 0 0, L_000001b0f1914730;  alias, 1 drivers
v000001b0f18e9c50_0 .net "memwrite", 0 0, L_000001b0f1912430;  alias, 1 drivers
v000001b0f18e9cf0_0 .net "regwrite", 0 0, L_000001b0f1913150;  alias, 1 drivers
L_000001b0f1911cb0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930670;
L_000001b0f1910950 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f19306b8;
L_000001b0f1911fd0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930700;
L_000001b0f1912070 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930748;
L_000001b0f1910a90 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930790;
L_000001b0f190fc30 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f19307d8;
L_000001b0f190fcd0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930820;
L_000001b0f1910590 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930868;
L_000001b0f1910b30 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f19308b0;
L_000001b0f1910bd0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f19308f8;
L_000001b0f1912110 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930940;
L_000001b0f19101d0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930988;
L_000001b0f1913b50 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f19309d0;
L_000001b0f1914af0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930a18;
L_000001b0f19142d0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930a60;
L_000001b0f1914230 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930aa8;
L_000001b0f1914050 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930af0;
L_000001b0f1913bf0 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930b38;
L_000001b0f1912a70 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930b80;
L_000001b0f1913150 .reduce/nor L_000001b0f1916620;
L_000001b0f1914730 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930bc8;
L_000001b0f1912430 .cmp/eq 12, v000001b0f1902400_0, L_000001b0f1930c10;
S_000001b0f18e1410 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b0f18e0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b0f18fa320 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18fa358 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18fa390 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18fa3c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18fa400 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18fa438 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18fa470 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18fa4a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18fa4e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18fa518 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18fa550 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18fa588 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18fa5c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18fa5f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18fa630 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18fa668 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18fa6a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18fa6d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18fa710 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18fa748 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18fa780 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18fa7b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18fa7f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18fa828 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18fa860 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18e9e30_0 .var "Immed", 31 0;
v000001b0f18ea0b0_0 .net "Inst", 31 0, v000001b0f18ee1b0_0;  alias, 1 drivers
v000001b0f18ea150_0 .net "opcode", 11 0, v000001b0f1902400_0;  alias, 1 drivers
E_000001b0f1859b70 .event anyedge, v000001b0f18e2e40_0, v000001b0f18ea0b0_0;
S_000001b0f18e15a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b0f18e0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b0f18ecb30_0 .var "Read_data1", 31 0;
v000001b0f18ec810_0 .var "Read_data2", 31 0;
v000001b0f18ec3b0_0 .net "Read_reg1", 4 0, v000001b0f19002e0_0;  alias, 1 drivers
v000001b0f18ec090_0 .net "Read_reg2", 4 0, v000001b0f19024a0_0;  alias, 1 drivers
v000001b0f18edd50_0 .net "Write_data", 31 0, L_000001b0f192d600;  alias, 1 drivers
v000001b0f18ece50_0 .net "Write_en", 0 0, v000001b0f18fbb00_0;  alias, 1 drivers
v000001b0f18ec770_0 .net "Write_reg", 4 0, v000001b0f18fb560_0;  alias, 1 drivers
v000001b0f18ebb90_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18edb70_0 .var/i "i", 31 0;
v000001b0f18ebf50 .array "reg_file", 0 31, 31 0;
v000001b0f18ec950_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
E_000001b0f185a3b0 .event posedge, v000001b0f18e7a90_0;
S_000001b0f18dfe30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b0f18e15a0;
 .timescale 0 0;
v000001b0f18edad0_0 .var/i "i", 31 0;
S_000001b0f18dffc0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b0f18fa8a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f18fa8d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f18fa910 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f18fa948 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f18fa980 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f18fa9b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f18fa9f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f18faa28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f18faa60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f18faa98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f18faad0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f18fab08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f18fab40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f18fab78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f18fabb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f18fabe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f18fac20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f18fac58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f18fac90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f18facc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f18fad00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f18fad38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f18fad70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f18fada8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f18fade0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18ee1b0_0 .var "ID_INST", 31 0;
v000001b0f18ee250_0 .var "ID_PC", 31 0;
v000001b0f1902400_0 .var "ID_opcode", 11 0;
v000001b0f1900d80_0 .var "ID_rd_ind", 4 0;
v000001b0f19002e0_0 .var "ID_rs1_ind", 4 0;
v000001b0f19024a0_0 .var "ID_rs2_ind", 4 0;
v000001b0f1901780_0 .net "IF_FLUSH", 0 0, v000001b0f18eabf0_0;  alias, 1 drivers
v000001b0f1901e60_0 .net "IF_INST", 31 0, L_000001b0f1915c10;  alias, 1 drivers
v000001b0f1902360_0 .net "IF_PC", 31 0, v000001b0f19009c0_0;  alias, 1 drivers
v000001b0f18fffc0_0 .net "clk", 0 0, L_000001b0f1915f90;  1 drivers
v000001b0f1901280_0 .net "if_id_Write", 0 0, v000001b0f18eb730_0;  alias, 1 drivers
v000001b0f1901c80_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
E_000001b0f185a370 .event posedge, v000001b0f18d4d00_0, v000001b0f18fffc0_0;
S_000001b0f18e1a50 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b0f18fb7e0_0 .net "EX1_PFC", 31 0, L_000001b0f1913790;  alias, 1 drivers
v000001b0f18fcf00_0 .net "EX2_PFC", 31 0, v000001b0f18e2580_0;  alias, 1 drivers
v000001b0f18fb920_0 .net "ID_PFC", 31 0, L_000001b0f1911d50;  alias, 1 drivers
v000001b0f18fcbe0_0 .net "PC_src", 2 0, L_000001b0f1911850;  alias, 1 drivers
v000001b0f18fc0a0_0 .net "PC_write", 0 0, v000001b0f18ea8d0_0;  alias, 1 drivers
L_000001b0f1930088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b0f18fb4c0_0 .net/2u *"_ivl_0", 31 0, L_000001b0f1930088;  1 drivers
v000001b0f18fc960_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18fc460_0 .net "inst", 31 0, L_000001b0f1915c10;  alias, 1 drivers
v000001b0f18fcb40_0 .net "inst_mem_in", 31 0, v000001b0f19009c0_0;  alias, 1 drivers
v000001b0f18fd360_0 .net "pc_reg_in", 31 0, L_000001b0f1915ba0;  1 drivers
v000001b0f18fd400_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
L_000001b0f1911710 .arith/sum 32, v000001b0f19009c0_0, L_000001b0f1930088;
S_000001b0f18e1730 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b0f18e1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b0f1915c10 .functor BUFZ 32, L_000001b0f1911030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f1901be0_0 .net "Data_Out", 31 0, L_000001b0f1915c10;  alias, 1 drivers
v000001b0f1901dc0 .array "InstMem", 0 1023, 31 0;
v000001b0f1900740_0 .net *"_ivl_0", 31 0, L_000001b0f1911030;  1 drivers
v000001b0f19004c0_0 .net *"_ivl_3", 9 0, L_000001b0f1910c70;  1 drivers
v000001b0f19011e0_0 .net *"_ivl_4", 11 0, L_000001b0f1910810;  1 drivers
L_000001b0f19301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b0f1901f00_0 .net *"_ivl_7", 1 0, L_000001b0f19301a8;  1 drivers
v000001b0f19018c0_0 .net "addr", 31 0, v000001b0f19009c0_0;  alias, 1 drivers
v000001b0f1900ba0_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f1900420_0 .var/i "i", 31 0;
L_000001b0f1911030 .array/port v000001b0f1901dc0, L_000001b0f1910810;
L_000001b0f1910c70 .part v000001b0f19009c0_0, 0, 10;
L_000001b0f1910810 .concat [ 10 2 0 0], L_000001b0f1910c70, L_000001b0f19301a8;
S_000001b0f18e0790 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b0f18e1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b0f185a6f0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b0f19007e0_0 .net "DataIn", 31 0, L_000001b0f1915ba0;  alias, 1 drivers
v000001b0f19009c0_0 .var "DataOut", 31 0;
v000001b0f1900560_0 .net "PC_Write", 0 0, v000001b0f18ea8d0_0;  alias, 1 drivers
v000001b0f19025e0_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f1900240_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
S_000001b0f18e18c0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b0f18e1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b0f185a8b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b0f1852750 .functor NOT 1, L_000001b0f1910db0, C4<0>, C4<0>, C4<0>;
L_000001b0f1852440 .functor NOT 1, L_000001b0f19109f0, C4<0>, C4<0>, C4<0>;
L_000001b0f1852670 .functor AND 1, L_000001b0f1852750, L_000001b0f1852440, C4<1>, C4<1>;
L_000001b0f18526e0 .functor NOT 1, L_000001b0f1910090, C4<0>, C4<0>, C4<0>;
L_000001b0f17ed050 .functor AND 1, L_000001b0f1852670, L_000001b0f18526e0, C4<1>, C4<1>;
L_000001b0f17ec1e0 .functor AND 32, L_000001b0f19110d0, L_000001b0f1911710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f17ec720 .functor NOT 1, L_000001b0f190fff0, C4<0>, C4<0>, C4<0>;
L_000001b0f17ecb10 .functor NOT 1, L_000001b0f190fe10, C4<0>, C4<0>, C4<0>;
L_000001b0f1916bd0 .functor AND 1, L_000001b0f17ec720, L_000001b0f17ecb10, C4<1>, C4<1>;
L_000001b0f1916e70 .functor AND 1, L_000001b0f1916bd0, L_000001b0f1910d10, C4<1>, C4<1>;
L_000001b0f1915dd0 .functor AND 32, L_000001b0f1910310, L_000001b0f1911d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1916460 .functor OR 32, L_000001b0f17ec1e0, L_000001b0f1915dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f1915f20 .functor NOT 1, L_000001b0f1910630, C4<0>, C4<0>, C4<0>;
L_000001b0f1916a80 .functor AND 1, L_000001b0f1915f20, L_000001b0f1912250, C4<1>, C4<1>;
L_000001b0f1916230 .functor NOT 1, L_000001b0f19121b0, C4<0>, C4<0>, C4<0>;
L_000001b0f1916cb0 .functor AND 1, L_000001b0f1916a80, L_000001b0f1916230, C4<1>, C4<1>;
L_000001b0f1915820 .functor AND 32, L_000001b0f1911df0, v000001b0f19009c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1916ee0 .functor OR 32, L_000001b0f1916460, L_000001b0f1915820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f1915cf0 .functor NOT 1, L_000001b0f190feb0, C4<0>, C4<0>, C4<0>;
L_000001b0f19161c0 .functor AND 1, L_000001b0f1915cf0, L_000001b0f19103b0, C4<1>, C4<1>;
L_000001b0f1915d60 .functor AND 1, L_000001b0f19161c0, L_000001b0f1911350, C4<1>, C4<1>;
L_000001b0f1916d20 .functor AND 32, L_000001b0f19118f0, L_000001b0f1913790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1916070 .functor OR 32, L_000001b0f1916ee0, L_000001b0f1916d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0f1916f50 .functor NOT 1, L_000001b0f190ff50, C4<0>, C4<0>, C4<0>;
L_000001b0f19169a0 .functor AND 1, L_000001b0f190fd70, L_000001b0f1916f50, C4<1>, C4<1>;
L_000001b0f1916e00 .functor NOT 1, L_000001b0f1911a30, C4<0>, C4<0>, C4<0>;
L_000001b0f1916850 .functor AND 1, L_000001b0f19169a0, L_000001b0f1916e00, C4<1>, C4<1>;
L_000001b0f1915b30 .functor AND 32, L_000001b0f1911210, v000001b0f18e2580_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f1915ba0 .functor OR 32, L_000001b0f1916070, L_000001b0f1915b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f1900100_0 .net *"_ivl_1", 0 0, L_000001b0f1910db0;  1 drivers
v000001b0f1901320_0 .net *"_ivl_11", 0 0, L_000001b0f1910090;  1 drivers
v000001b0f1901fa0_0 .net *"_ivl_12", 0 0, L_000001b0f18526e0;  1 drivers
v000001b0f1900600_0 .net *"_ivl_14", 0 0, L_000001b0f17ed050;  1 drivers
v000001b0f18ffe80_0 .net *"_ivl_16", 31 0, L_000001b0f19110d0;  1 drivers
v000001b0f1901500_0 .net *"_ivl_18", 31 0, L_000001b0f17ec1e0;  1 drivers
v000001b0f18fff20_0 .net *"_ivl_2", 0 0, L_000001b0f1852750;  1 drivers
v000001b0f1900060_0 .net *"_ivl_21", 0 0, L_000001b0f190fff0;  1 drivers
v000001b0f1900f60_0 .net *"_ivl_22", 0 0, L_000001b0f17ec720;  1 drivers
v000001b0f1900c40_0 .net *"_ivl_25", 0 0, L_000001b0f190fe10;  1 drivers
v000001b0f19006a0_0 .net *"_ivl_26", 0 0, L_000001b0f17ecb10;  1 drivers
v000001b0f1901000_0 .net *"_ivl_28", 0 0, L_000001b0f1916bd0;  1 drivers
v000001b0f1902540_0 .net *"_ivl_31", 0 0, L_000001b0f1910d10;  1 drivers
v000001b0f19013c0_0 .net *"_ivl_32", 0 0, L_000001b0f1916e70;  1 drivers
v000001b0f1900880_0 .net *"_ivl_34", 31 0, L_000001b0f1910310;  1 drivers
v000001b0f1901960_0 .net *"_ivl_36", 31 0, L_000001b0f1915dd0;  1 drivers
v000001b0f19001a0_0 .net *"_ivl_38", 31 0, L_000001b0f1916460;  1 drivers
v000001b0f1901460_0 .net *"_ivl_41", 0 0, L_000001b0f1910630;  1 drivers
v000001b0f1901b40_0 .net *"_ivl_42", 0 0, L_000001b0f1915f20;  1 drivers
v000001b0f1902040_0 .net *"_ivl_45", 0 0, L_000001b0f1912250;  1 drivers
v000001b0f1900ce0_0 .net *"_ivl_46", 0 0, L_000001b0f1916a80;  1 drivers
v000001b0f1900380_0 .net *"_ivl_49", 0 0, L_000001b0f19121b0;  1 drivers
v000001b0f1900920_0 .net *"_ivl_5", 0 0, L_000001b0f19109f0;  1 drivers
v000001b0f19022c0_0 .net *"_ivl_50", 0 0, L_000001b0f1916230;  1 drivers
v000001b0f1900a60_0 .net *"_ivl_52", 0 0, L_000001b0f1916cb0;  1 drivers
v000001b0f19015a0_0 .net *"_ivl_54", 31 0, L_000001b0f1911df0;  1 drivers
v000001b0f1900b00_0 .net *"_ivl_56", 31 0, L_000001b0f1915820;  1 drivers
v000001b0f19020e0_0 .net *"_ivl_58", 31 0, L_000001b0f1916ee0;  1 drivers
v000001b0f1902180_0 .net *"_ivl_6", 0 0, L_000001b0f1852440;  1 drivers
v000001b0f1900e20_0 .net *"_ivl_61", 0 0, L_000001b0f190feb0;  1 drivers
v000001b0f1902220_0 .net *"_ivl_62", 0 0, L_000001b0f1915cf0;  1 drivers
v000001b0f1901640_0 .net *"_ivl_65", 0 0, L_000001b0f19103b0;  1 drivers
v000001b0f1900ec0_0 .net *"_ivl_66", 0 0, L_000001b0f19161c0;  1 drivers
v000001b0f19010a0_0 .net *"_ivl_69", 0 0, L_000001b0f1911350;  1 drivers
v000001b0f1901140_0 .net *"_ivl_70", 0 0, L_000001b0f1915d60;  1 drivers
v000001b0f19016e0_0 .net *"_ivl_72", 31 0, L_000001b0f19118f0;  1 drivers
v000001b0f1901820_0 .net *"_ivl_74", 31 0, L_000001b0f1916d20;  1 drivers
v000001b0f1901a00_0 .net *"_ivl_76", 31 0, L_000001b0f1916070;  1 drivers
v000001b0f1901aa0_0 .net *"_ivl_79", 0 0, L_000001b0f190fd70;  1 drivers
v000001b0f1902a40_0 .net *"_ivl_8", 0 0, L_000001b0f1852670;  1 drivers
v000001b0f1902cc0_0 .net *"_ivl_81", 0 0, L_000001b0f190ff50;  1 drivers
v000001b0f1902c20_0 .net *"_ivl_82", 0 0, L_000001b0f1916f50;  1 drivers
v000001b0f1902b80_0 .net *"_ivl_84", 0 0, L_000001b0f19169a0;  1 drivers
v000001b0f1902900_0 .net *"_ivl_87", 0 0, L_000001b0f1911a30;  1 drivers
v000001b0f19027c0_0 .net *"_ivl_88", 0 0, L_000001b0f1916e00;  1 drivers
v000001b0f1902d60_0 .net *"_ivl_90", 0 0, L_000001b0f1916850;  1 drivers
v000001b0f1902860_0 .net *"_ivl_92", 31 0, L_000001b0f1911210;  1 drivers
v000001b0f1902680_0 .net *"_ivl_94", 31 0, L_000001b0f1915b30;  1 drivers
v000001b0f1902720_0 .net "ina", 31 0, L_000001b0f1911710;  1 drivers
v000001b0f19029a0_0 .net "inb", 31 0, L_000001b0f1911d50;  alias, 1 drivers
v000001b0f1902ae0_0 .net "inc", 31 0, v000001b0f19009c0_0;  alias, 1 drivers
v000001b0f18fc5a0_0 .net "ind", 31 0, L_000001b0f1913790;  alias, 1 drivers
v000001b0f18fcfa0_0 .net "ine", 31 0, v000001b0f18e2580_0;  alias, 1 drivers
L_000001b0f19300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18fb600_0 .net "inf", 31 0, L_000001b0f19300d0;  1 drivers
L_000001b0f1930118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18fcd20_0 .net "ing", 31 0, L_000001b0f1930118;  1 drivers
L_000001b0f1930160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0f18fc6e0_0 .net "inh", 31 0, L_000001b0f1930160;  1 drivers
v000001b0f18fc1e0_0 .net "out", 31 0, L_000001b0f1915ba0;  alias, 1 drivers
v000001b0f18fc640_0 .net "sel", 2 0, L_000001b0f1911850;  alias, 1 drivers
L_000001b0f1910db0 .part L_000001b0f1911850, 2, 1;
L_000001b0f19109f0 .part L_000001b0f1911850, 1, 1;
L_000001b0f1910090 .part L_000001b0f1911850, 0, 1;
LS_000001b0f19110d0_0_0 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_4 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_8 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_12 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_16 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_20 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_24 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_0_28 .concat [ 1 1 1 1], L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050, L_000001b0f17ed050;
LS_000001b0f19110d0_1_0 .concat [ 4 4 4 4], LS_000001b0f19110d0_0_0, LS_000001b0f19110d0_0_4, LS_000001b0f19110d0_0_8, LS_000001b0f19110d0_0_12;
LS_000001b0f19110d0_1_4 .concat [ 4 4 4 4], LS_000001b0f19110d0_0_16, LS_000001b0f19110d0_0_20, LS_000001b0f19110d0_0_24, LS_000001b0f19110d0_0_28;
L_000001b0f19110d0 .concat [ 16 16 0 0], LS_000001b0f19110d0_1_0, LS_000001b0f19110d0_1_4;
L_000001b0f190fff0 .part L_000001b0f1911850, 2, 1;
L_000001b0f190fe10 .part L_000001b0f1911850, 1, 1;
L_000001b0f1910d10 .part L_000001b0f1911850, 0, 1;
LS_000001b0f1910310_0_0 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_4 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_8 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_12 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_16 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_20 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_24 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_0_28 .concat [ 1 1 1 1], L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70, L_000001b0f1916e70;
LS_000001b0f1910310_1_0 .concat [ 4 4 4 4], LS_000001b0f1910310_0_0, LS_000001b0f1910310_0_4, LS_000001b0f1910310_0_8, LS_000001b0f1910310_0_12;
LS_000001b0f1910310_1_4 .concat [ 4 4 4 4], LS_000001b0f1910310_0_16, LS_000001b0f1910310_0_20, LS_000001b0f1910310_0_24, LS_000001b0f1910310_0_28;
L_000001b0f1910310 .concat [ 16 16 0 0], LS_000001b0f1910310_1_0, LS_000001b0f1910310_1_4;
L_000001b0f1910630 .part L_000001b0f1911850, 2, 1;
L_000001b0f1912250 .part L_000001b0f1911850, 1, 1;
L_000001b0f19121b0 .part L_000001b0f1911850, 0, 1;
LS_000001b0f1911df0_0_0 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_4 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_8 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_12 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_16 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_20 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_24 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_0_28 .concat [ 1 1 1 1], L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0, L_000001b0f1916cb0;
LS_000001b0f1911df0_1_0 .concat [ 4 4 4 4], LS_000001b0f1911df0_0_0, LS_000001b0f1911df0_0_4, LS_000001b0f1911df0_0_8, LS_000001b0f1911df0_0_12;
LS_000001b0f1911df0_1_4 .concat [ 4 4 4 4], LS_000001b0f1911df0_0_16, LS_000001b0f1911df0_0_20, LS_000001b0f1911df0_0_24, LS_000001b0f1911df0_0_28;
L_000001b0f1911df0 .concat [ 16 16 0 0], LS_000001b0f1911df0_1_0, LS_000001b0f1911df0_1_4;
L_000001b0f190feb0 .part L_000001b0f1911850, 2, 1;
L_000001b0f19103b0 .part L_000001b0f1911850, 1, 1;
L_000001b0f1911350 .part L_000001b0f1911850, 0, 1;
LS_000001b0f19118f0_0_0 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_4 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_8 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_12 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_16 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_20 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_24 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_0_28 .concat [ 1 1 1 1], L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60, L_000001b0f1915d60;
LS_000001b0f19118f0_1_0 .concat [ 4 4 4 4], LS_000001b0f19118f0_0_0, LS_000001b0f19118f0_0_4, LS_000001b0f19118f0_0_8, LS_000001b0f19118f0_0_12;
LS_000001b0f19118f0_1_4 .concat [ 4 4 4 4], LS_000001b0f19118f0_0_16, LS_000001b0f19118f0_0_20, LS_000001b0f19118f0_0_24, LS_000001b0f19118f0_0_28;
L_000001b0f19118f0 .concat [ 16 16 0 0], LS_000001b0f19118f0_1_0, LS_000001b0f19118f0_1_4;
L_000001b0f190fd70 .part L_000001b0f1911850, 2, 1;
L_000001b0f190ff50 .part L_000001b0f1911850, 1, 1;
L_000001b0f1911a30 .part L_000001b0f1911850, 0, 1;
LS_000001b0f1911210_0_0 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_4 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_8 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_12 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_16 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_20 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_24 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_0_28 .concat [ 1 1 1 1], L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850, L_000001b0f1916850;
LS_000001b0f1911210_1_0 .concat [ 4 4 4 4], LS_000001b0f1911210_0_0, LS_000001b0f1911210_0_4, LS_000001b0f1911210_0_8, LS_000001b0f1911210_0_12;
LS_000001b0f1911210_1_4 .concat [ 4 4 4 4], LS_000001b0f1911210_0_16, LS_000001b0f1911210_0_20, LS_000001b0f1911210_0_24, LS_000001b0f1911210_0_28;
L_000001b0f1911210 .concat [ 16 16 0 0], LS_000001b0f1911210_1_0, LS_000001b0f1911210_1_4;
S_000001b0f18e0ab0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b0f18fbec0_0 .net "Write_Data", 31 0, v000001b0f18d57a0_0;  alias, 1 drivers
v000001b0f18fc8c0_0 .net "addr", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18fbba0_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18fcaa0_0 .net "mem_out", 31 0, v000001b0f18fbe20_0;  alias, 1 drivers
v000001b0f18fc780_0 .net "mem_read", 0 0, v000001b0f18d4da0_0;  alias, 1 drivers
v000001b0f18fb6a0_0 .net "mem_write", 0 0, v000001b0f18d6240_0;  alias, 1 drivers
S_000001b0f18e0150 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b0f18e0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b0f18fce60 .array "DataMem", 1023 0, 31 0;
v000001b0f18fcc80_0 .net "Data_In", 31 0, v000001b0f18d57a0_0;  alias, 1 drivers
v000001b0f18fbe20_0 .var "Data_Out", 31 0;
v000001b0f18faf20_0 .net "Write_en", 0 0, v000001b0f18d6240_0;  alias, 1 drivers
v000001b0f18fcdc0_0 .net "addr", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18fb740_0 .net "clk", 0 0, L_000001b0f18508b0;  alias, 1 drivers
v000001b0f18fafc0_0 .var/i "i", 31 0;
S_000001b0f18e0c40 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b0f190ce50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b0f190ce88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b0f190cec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b0f190cef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b0f190cf30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b0f190cf68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b0f190cfa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b0f190cfd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b0f190d010 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b0f190d048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b0f190d080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b0f190d0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b0f190d0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b0f190d128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b0f190d160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b0f190d198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b0f190d1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b0f190d208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b0f190d240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b0f190d278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b0f190d2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b0f190d2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b0f190d320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b0f190d358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b0f190d390 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b0f18fd5e0_0 .net "MEM_ALU_OUT", 31 0, v000001b0f18d5480_0;  alias, 1 drivers
v000001b0f18fd220_0 .net "MEM_Data_mem_out", 31 0, v000001b0f18fbe20_0;  alias, 1 drivers
v000001b0f18fb880_0 .net "MEM_memread", 0 0, v000001b0f18d4da0_0;  alias, 1 drivers
v000001b0f18fbce0_0 .net "MEM_opcode", 11 0, v000001b0f18d62e0_0;  alias, 1 drivers
v000001b0f18fc320_0 .net "MEM_rd_ind", 4 0, v000001b0f18d5e80_0;  alias, 1 drivers
v000001b0f18fd040_0 .net "MEM_rd_indzero", 0 0, v000001b0f18d61a0_0;  alias, 1 drivers
v000001b0f18fd0e0_0 .net "MEM_regwrite", 0 0, v000001b0f18d58e0_0;  alias, 1 drivers
v000001b0f18fca00_0 .var "WB_ALU_OUT", 31 0;
v000001b0f18fb100_0 .var "WB_Data_mem_out", 31 0;
v000001b0f18fc820_0 .var "WB_memread", 0 0;
v000001b0f18fb560_0 .var "WB_rd_ind", 4 0;
v000001b0f18fae80_0 .var "WB_rd_indzero", 0 0;
v000001b0f18fbb00_0 .var "WB_regwrite", 0 0;
v000001b0f18fc500_0 .net "clk", 0 0, L_000001b0f192d4b0;  1 drivers
v000001b0f18fb240_0 .var "hlt", 0 0;
v000001b0f18fd2c0_0 .net "rst", 0 0, v000001b0f190dc50_0;  alias, 1 drivers
E_000001b0f1859bb0 .event posedge, v000001b0f18d4d00_0, v000001b0f18fc500_0;
S_000001b0f18e0600 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001b0f16496a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b0f192d440 .functor AND 32, v000001b0f18fb100_0, L_000001b0f1982d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192d520 .functor NOT 1, v000001b0f18fc820_0, C4<0>, C4<0>, C4<0>;
L_000001b0f192d590 .functor AND 32, v000001b0f18fca00_0, L_000001b0f1983f50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b0f192d600 .functor OR 32, L_000001b0f192d440, L_000001b0f192d590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0f18fd180_0 .net "Write_Data_RegFile", 31 0, L_000001b0f192d600;  alias, 1 drivers
v000001b0f18fc140_0 .net *"_ivl_0", 31 0, L_000001b0f1982d30;  1 drivers
v000001b0f18fd4a0_0 .net *"_ivl_2", 31 0, L_000001b0f192d440;  1 drivers
v000001b0f18fd540_0 .net *"_ivl_4", 0 0, L_000001b0f192d520;  1 drivers
v000001b0f18fb060_0 .net *"_ivl_6", 31 0, L_000001b0f1983f50;  1 drivers
v000001b0f18fb1a0_0 .net *"_ivl_8", 31 0, L_000001b0f192d590;  1 drivers
v000001b0f18fb9c0_0 .net "alu_out", 31 0, v000001b0f18fca00_0;  alias, 1 drivers
v000001b0f18fbd80_0 .net "mem_out", 31 0, v000001b0f18fb100_0;  alias, 1 drivers
v000001b0f18fb2e0_0 .net "mem_read", 0 0, v000001b0f18fc820_0;  alias, 1 drivers
LS_000001b0f1982d30_0_0 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_4 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_8 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_12 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_16 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_20 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_24 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_0_28 .concat [ 1 1 1 1], v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0, v000001b0f18fc820_0;
LS_000001b0f1982d30_1_0 .concat [ 4 4 4 4], LS_000001b0f1982d30_0_0, LS_000001b0f1982d30_0_4, LS_000001b0f1982d30_0_8, LS_000001b0f1982d30_0_12;
LS_000001b0f1982d30_1_4 .concat [ 4 4 4 4], LS_000001b0f1982d30_0_16, LS_000001b0f1982d30_0_20, LS_000001b0f1982d30_0_24, LS_000001b0f1982d30_0_28;
L_000001b0f1982d30 .concat [ 16 16 0 0], LS_000001b0f1982d30_1_0, LS_000001b0f1982d30_1_4;
LS_000001b0f1983f50_0_0 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_4 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_8 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_12 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_16 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_20 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_24 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_0_28 .concat [ 1 1 1 1], L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520, L_000001b0f192d520;
LS_000001b0f1983f50_1_0 .concat [ 4 4 4 4], LS_000001b0f1983f50_0_0, LS_000001b0f1983f50_0_4, LS_000001b0f1983f50_0_8, LS_000001b0f1983f50_0_12;
LS_000001b0f1983f50_1_4 .concat [ 4 4 4 4], LS_000001b0f1983f50_0_16, LS_000001b0f1983f50_0_20, LS_000001b0f1983f50_0_24, LS_000001b0f1983f50_0_28;
L_000001b0f1983f50 .concat [ 16 16 0 0], LS_000001b0f1983f50_1_0, LS_000001b0f1983f50_1_4;
    .scope S_000001b0f18e0790;
T_0 ;
    %wait E_000001b0f1858df0;
    %load/vec4 v000001b0f1900240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b0f19009c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b0f1900560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b0f19007e0_0;
    %assign/vec4 v000001b0f19009c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b0f18e1730;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0f1900420_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b0f1900420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b0f1900420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %load/vec4 v000001b0f1900420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0f1900420_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f1901dc0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b0f18dffc0;
T_2 ;
    %wait E_000001b0f185a370;
    %load/vec4 v000001b0f1901c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b0f18ee250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18ee1b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f1900d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f19024a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f19002e0_0, 0;
    %assign/vec4 v000001b0f1902400_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b0f1901280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b0f1901780_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b0f18ee250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18ee1b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f1900d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f19024a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f19002e0_0, 0;
    %assign/vec4 v000001b0f1902400_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b0f1901280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b0f1901e60_0;
    %assign/vec4 v000001b0f18ee1b0_0, 0;
    %load/vec4 v000001b0f1902360_0;
    %assign/vec4 v000001b0f18ee250_0, 0;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b0f19024a0_0, 0;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b0f1902400_0, 4, 5;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b0f1902400_0, 4, 5;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b0f19002e0_0, 0;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b0f1900d80_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b0f1900d80_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b0f1901e60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b0f1900d80_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b0f18e15a0;
T_3 ;
    %wait E_000001b0f1858df0;
    %load/vec4 v000001b0f18ec950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0f18edb70_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b0f18edb70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b0f18edb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f18ebf50, 0, 4;
    %load/vec4 v000001b0f18edb70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0f18edb70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b0f18ec770_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b0f18ece50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b0f18edd50_0;
    %load/vec4 v000001b0f18ec770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f18ebf50, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f18ebf50, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b0f18e15a0;
T_4 ;
    %wait E_000001b0f185a3b0;
    %load/vec4 v000001b0f18ec770_0;
    %load/vec4 v000001b0f18ec3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b0f18ec770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b0f18ece50_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b0f18edd50_0;
    %assign/vec4 v000001b0f18ecb30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b0f18ec3b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b0f18ebf50, 4;
    %assign/vec4 v000001b0f18ecb30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b0f18e15a0;
T_5 ;
    %wait E_000001b0f185a3b0;
    %load/vec4 v000001b0f18ec770_0;
    %load/vec4 v000001b0f18ec090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b0f18ec770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b0f18ece50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b0f18edd50_0;
    %assign/vec4 v000001b0f18ec810_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b0f18ec090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b0f18ebf50, 4;
    %assign/vec4 v000001b0f18ec810_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b0f18e15a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b0f18dfe30;
    %jmp t_0;
    .scope S_000001b0f18dfe30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0f18edad0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b0f18edad0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b0f18edad0_0;
    %ix/getv/s 4, v000001b0f18edad0_0;
    %load/vec4a v000001b0f18ebf50, 4;
    %ix/getv/s 4, v000001b0f18edad0_0;
    %load/vec4a v000001b0f18ebf50, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b0f18edad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0f18edad0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b0f18e15a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b0f18e1410;
T_7 ;
    %wait E_000001b0f1859b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0f18e9e30_0, 0, 32;
    %load/vec4 v000001b0f18ea150_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0f18ea150_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b0f18ea0b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b0f18e9e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b0f18ea150_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0f18ea150_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0f18ea150_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b0f18ea0b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b0f18e9e30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b0f18ea0b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b0f18ea0b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b0f18e9e30_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b0f18e0470;
T_8 ;
    %wait E_000001b0f1858df0;
    %load/vec4 v000001b0f18e6d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b0f18e78b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b0f18e78b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b0f18e7090_0;
    %load/vec4 v000001b0f18e79f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b0f18e7090_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b0f18e0470;
T_9 ;
    %wait E_000001b0f1858df0;
    %load/vec4 v000001b0f18e6d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18e6e10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b0f18e7630_0;
    %assign/vec4 v000001b0f18e6e10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b0f18dfca0;
T_10 ;
    %wait E_000001b0f1859e30;
    %load/vec4 v000001b0f18e8fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18ea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18eb730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18eabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18e8350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18e7db0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b0f18e7810_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b0f18e69b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b0f18e8170_0;
    %load/vec4 v000001b0f18e7d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b0f18e8530_0;
    %load/vec4 v000001b0f18e7d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b0f18e7310_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b0f18e7b30_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b0f18e8170_0;
    %load/vec4 v000001b0f18e73b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b0f18e8530_0;
    %load/vec4 v000001b0f18e73b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18ea8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18eb730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18eabf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18e8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18e7db0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b0f18e6af0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18ea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18eb730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18eabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18e8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18e7db0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18ea8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b0f18eb730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18eabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18e8350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18e7db0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b0f18e0f60;
T_11 ;
    %wait E_000001b0f1858b30;
    %load/vec4 v000001b0f18e4380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e58c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e5000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e5820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e4e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e4f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e5960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e50a0_0, 0;
    %assign/vec4 v000001b0f18e49c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b0f18e2080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b0f18e2e40_0;
    %assign/vec4 v000001b0f18e49c0_0, 0;
    %load/vec4 v000001b0f18e35c0_0;
    %assign/vec4 v000001b0f18e50a0_0, 0;
    %load/vec4 v000001b0f18e24e0_0;
    %assign/vec4 v000001b0f18e5960_0, 0;
    %load/vec4 v000001b0f18e3fc0_0;
    %assign/vec4 v000001b0f18e4b00_0, 0;
    %load/vec4 v000001b0f18e4060_0;
    %assign/vec4 v000001b0f18e4f60_0, 0;
    %load/vec4 v000001b0f18e3520_0;
    %assign/vec4 v000001b0f18e4e20_0, 0;
    %load/vec4 v000001b0f18e3660_0;
    %assign/vec4 v000001b0f18e5820_0, 0;
    %load/vec4 v000001b0f18e1d60_0;
    %assign/vec4 v000001b0f18e5000_0, 0;
    %load/vec4 v000001b0f18e3160_0;
    %assign/vec4 v000001b0f18e5500_0, 0;
    %load/vec4 v000001b0f18e3020_0;
    %assign/vec4 v000001b0f18e4740_0, 0;
    %load/vec4 v000001b0f18e21c0_0;
    %assign/vec4 v000001b0f18e5b40_0, 0;
    %load/vec4 v000001b0f18e42e0_0;
    %assign/vec4 v000001b0f18e4a60_0, 0;
    %load/vec4 v000001b0f18e2260_0;
    %assign/vec4 v000001b0f18e4ce0_0, 0;
    %load/vec4 v000001b0f18e29e0_0;
    %assign/vec4 v000001b0f18e4d80_0, 0;
    %load/vec4 v000001b0f18e1ea0_0;
    %assign/vec4 v000001b0f18e44c0_0, 0;
    %load/vec4 v000001b0f18e2da0_0;
    %assign/vec4 v000001b0f18e4600_0, 0;
    %load/vec4 v000001b0f18e2ee0_0;
    %assign/vec4 v000001b0f18e5aa0_0, 0;
    %load/vec4 v000001b0f18e2800_0;
    %assign/vec4 v000001b0f18e5320_0, 0;
    %load/vec4 v000001b0f18e2f80_0;
    %assign/vec4 v000001b0f18e58c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e58c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e5000_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e5820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e4e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e4f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e5960_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e50a0_0, 0;
    %assign/vec4 v000001b0f18e49c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b0f18e02e0;
T_12 ;
    %wait E_000001b0f1858d70;
    %load/vec4 v000001b0f18e6ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e2580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e26c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e3980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e33e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e3ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e3e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e2bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e3c00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e3480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e3de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e3d40_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b0f18e2940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e3b60_0, 0;
    %assign/vec4 v000001b0f18e2c60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b0f18e87b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b0f18e4420_0;
    %assign/vec4 v000001b0f18e2c60_0, 0;
    %load/vec4 v000001b0f18e3a20_0;
    %assign/vec4 v000001b0f18e3b60_0, 0;
    %load/vec4 v000001b0f18e30c0_0;
    %assign/vec4 v000001b0f18e2940_0, 0;
    %load/vec4 v000001b0f18e3840_0;
    %assign/vec4 v000001b0f18e3d40_0, 0;
    %load/vec4 v000001b0f18e2440_0;
    %assign/vec4 v000001b0f18e3de0_0, 0;
    %load/vec4 v000001b0f18e4100_0;
    %assign/vec4 v000001b0f18e3480_0, 0;
    %load/vec4 v000001b0f18e3700_0;
    %assign/vec4 v000001b0f18e3c00_0, 0;
    %load/vec4 v000001b0f18e2300_0;
    %assign/vec4 v000001b0f18e2bc0_0, 0;
    %load/vec4 v000001b0f18e38e0_0;
    %assign/vec4 v000001b0f18e3e80_0, 0;
    %load/vec4 v000001b0f18e23a0_0;
    %assign/vec4 v000001b0f18e3ac0_0, 0;
    %load/vec4 v000001b0f18e3200_0;
    %assign/vec4 v000001b0f18e33e0_0, 0;
    %load/vec4 v000001b0f18e1fe0_0;
    %assign/vec4 v000001b0f18e28a0_0, 0;
    %load/vec4 v000001b0f18e32a0_0;
    %assign/vec4 v000001b0f18e2a80_0, 0;
    %load/vec4 v000001b0f18e41a0_0;
    %assign/vec4 v000001b0f18e3980_0, 0;
    %load/vec4 v000001b0f18e1cc0_0;
    %assign/vec4 v000001b0f18e2760_0, 0;
    %load/vec4 v000001b0f18e1e00_0;
    %assign/vec4 v000001b0f18e4240_0, 0;
    %load/vec4 v000001b0f18e3ca0_0;
    %assign/vec4 v000001b0f18e3340_0, 0;
    %load/vec4 v000001b0f18e37a0_0;
    %assign/vec4 v000001b0f18e2d00_0, 0;
    %load/vec4 v000001b0f18e2120_0;
    %assign/vec4 v000001b0f18e26c0_0, 0;
    %load/vec4 v000001b0f18e2620_0;
    %assign/vec4 v000001b0f18e2580_0, 0;
    %load/vec4 v000001b0f18e3f20_0;
    %assign/vec4 v000001b0f18e2b20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e2580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e26c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e4240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e3980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e2a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e33e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18e3ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e3e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e2bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e3c00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e3480_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e3de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18e3d40_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b0f18e2940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18e3b60_0, 0;
    %assign/vec4 v000001b0f18e2c60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b0f1673170;
T_13 ;
    %wait E_000001b0f1858cf0;
    %load/vec4 v000001b0f18d6f10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b0f18d8590_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b0f1629c60;
T_14 ;
    %wait E_000001b0f1858a70;
    %load/vec4 v000001b0f18d6830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b0f18d8310_0;
    %pad/u 33;
    %load/vec4 v000001b0f18d6510_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b0f18d8310_0;
    %pad/u 33;
    %load/vec4 v000001b0f18d6510_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b0f18d8310_0;
    %pad/u 33;
    %load/vec4 v000001b0f18d6510_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b0f18d8310_0;
    %pad/u 33;
    %load/vec4 v000001b0f18d6510_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b0f18d8310_0;
    %pad/u 33;
    %load/vec4 v000001b0f18d6510_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b0f18d8310_0;
    %pad/u 33;
    %load/vec4 v000001b0f18d6510_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b0f18d6510_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b0f18d84f0_0;
    %load/vec4 v000001b0f18d6510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b0f18d8310_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b0f18d6510_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b0f18d6510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %load/vec4 v000001b0f18d8310_0;
    %ix/getv 4, v000001b0f18d6510_0;
    %shiftl 4;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b0f18d6510_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b0f18d84f0_0;
    %load/vec4 v000001b0f18d6510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b0f18d8310_0;
    %load/vec4 v000001b0f18d6510_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b0f18d6510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %load/vec4 v000001b0f18d8310_0;
    %ix/getv 4, v000001b0f18d6510_0;
    %shiftr 4;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %load/vec4 v000001b0f18d8310_0;
    %load/vec4 v000001b0f18d6510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b0f18d84f0_0, 0;
    %load/vec4 v000001b0f18d6510_0;
    %load/vec4 v000001b0f18d8310_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b0f18d7230_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b0f1606190;
T_15 ;
    %wait E_000001b0f1858fb0;
    %load/vec4 v000001b0f18d4d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b0f18d61a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18d58e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18d6240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18d4da0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b0f18d62e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18d5e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18d57a0_0, 0;
    %assign/vec4 v000001b0f18d5480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b0f17f5f10_0;
    %assign/vec4 v000001b0f18d5480_0, 0;
    %load/vec4 v000001b0f18d4f80_0;
    %assign/vec4 v000001b0f18d57a0_0, 0;
    %load/vec4 v000001b0f18d6100_0;
    %assign/vec4 v000001b0f18d5e80_0, 0;
    %load/vec4 v000001b0f17de600_0;
    %assign/vec4 v000001b0f18d62e0_0, 0;
    %load/vec4 v000001b0f17f5fb0_0;
    %assign/vec4 v000001b0f18d4da0_0, 0;
    %load/vec4 v000001b0f17de4c0_0;
    %assign/vec4 v000001b0f18d6240_0, 0;
    %load/vec4 v000001b0f18d5a20_0;
    %assign/vec4 v000001b0f18d58e0_0, 0;
    %load/vec4 v000001b0f18d5840_0;
    %assign/vec4 v000001b0f18d61a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b0f18e0150;
T_16 ;
    %wait E_000001b0f185a3b0;
    %load/vec4 v000001b0f18faf20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b0f18fcc80_0;
    %load/vec4 v000001b0f18fcdc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f18fce60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b0f18e0150;
T_17 ;
    %wait E_000001b0f185a3b0;
    %load/vec4 v000001b0f18fcdc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b0f18fce60, 4;
    %assign/vec4 v000001b0f18fbe20_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b0f18e0150;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0f18fafc0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b0f18fafc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b0f18fafc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b0f18fce60, 0, 4;
    %load/vec4 v000001b0f18fafc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0f18fafc0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001b0f18e0150;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b0f18fafc0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b0f18fafc0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b0f18fafc0_0;
    %load/vec4a v000001b0f18fce60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b0f18fafc0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b0f18fafc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b0f18fafc0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b0f18e0c40;
T_20 ;
    %wait E_000001b0f1859bb0;
    %load/vec4 v000001b0f18fd2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b0f18fae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18fb240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18fbb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b0f18fc820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b0f18fb560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b0f18fb100_0, 0;
    %assign/vec4 v000001b0f18fca00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b0f18fd5e0_0;
    %assign/vec4 v000001b0f18fca00_0, 0;
    %load/vec4 v000001b0f18fd220_0;
    %assign/vec4 v000001b0f18fb100_0, 0;
    %load/vec4 v000001b0f18fb880_0;
    %assign/vec4 v000001b0f18fc820_0, 0;
    %load/vec4 v000001b0f18fc320_0;
    %assign/vec4 v000001b0f18fb560_0, 0;
    %load/vec4 v000001b0f18fd0e0_0;
    %assign/vec4 v000001b0f18fbb00_0, 0;
    %load/vec4 v000001b0f18fd040_0;
    %assign/vec4 v000001b0f18fae80_0, 0;
    %load/vec4 v000001b0f18fbce0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b0f18fb240_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b0f16496a0;
T_21 ;
    %wait E_000001b0f1859330;
    %load/vec4 v000001b0f190f370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b0f190db10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b0f190db10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b0f190db10_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b0f1639f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0f190ec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0f190dc50_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b0f1639f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b0f190ec90_0;
    %inv;
    %assign/vec4 v000001b0f190ec90_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b0f1639f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0f190dc50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0f190dc50_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b0f190d890_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
