// Seed: 2981439715
module module_0;
  always id_1 = -1;
  wire id_2;
  this id_3 (id_1);
  wire id_4, id_5, id_6 = id_5, id_7;
endmodule
module module_1 (
    input supply0 id_0
);
  wire id_2;
  assign id_3 = id_3;
  assign id_2 = 1;
  assign id_2 = id_0 - id_2;
  module_0 modCall_1 ();
  assign id_2 = (-1'b0);
  wire id_4;
  reg id_5, id_6, id_7;
  id_8 :
  assert property (@(*) 1)
    if (1) id_7 <= id_8;
    else begin : LABEL_0
      id_6 <= (id_5 - 1'b0);
    end
  wire id_9;
endprogram
