
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ca  00800100  00001d36  00001dca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000066  008001ca  008001ca  00001e94  2**0
                  ALLOC
  3 .stab         00001b24  00000000  00000000  00001e94  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000fd0  00000000  00000000  000039b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 4d 03 	jmp	0x69a	; 0x69a <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 d4 00 	jmp	0x1a8	; 0x1a8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 e5 00 	jmp	0x1ca	; 0x1ca <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 f5 00 	jmp	0x1ea	; 0x1ea <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_18>
      4c:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e6 e3       	ldi	r30, 0x36	; 54
     17e:	fd e1       	ldi	r31, 0x1D	; 29
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	aa 3c       	cpi	r26, 0xCA	; 202
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	12 e0       	ldi	r17, 0x02	; 2
     18e:	aa ec       	ldi	r26, 0xCA	; 202
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a0 33       	cpi	r26, 0x30	; 48
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 b0 04 	call	0x960	; 0x960 <main>
     1a0:	0c 94 99 0e 	jmp	0x1d32	; 0x1d32 <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <__vector_9>:
uint16_t	t_abs_threshold_down	=  250;
*/


// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1a8:	1f 92       	push	r1
     1aa:	0f 92       	push	r0
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	0f 92       	push	r0
     1b0:	11 24       	eor	r1, r1
     1b2:	8f 93       	push	r24
	interval++;
     1b4:	80 91 c3 01 	lds	r24, 0x01C3
     1b8:	8f 5f       	subi	r24, 0xFF	; 255
     1ba:	80 93 c3 01 	sts	0x01C3, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <__vector_13>:

SIGNAL(SIG_OVERFLOW1) {
     1ca:	1f 92       	push	r1
     1cc:	0f 92       	push	r0
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	0f 92       	push	r0
     1d2:	11 24       	eor	r1, r1
	TIMER1_STOP;
     1d4:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;
     1d8:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
     1dc:	10 92 84 00 	sts	0x0084, r1
}
     1e0:	0f 90       	pop	r0
     1e2:	0f be       	out	0x3f, r0	; 63
     1e4:	0f 90       	pop	r0
     1e6:	1f 90       	pop	r1
     1e8:	18 95       	reti

000001ea <__vector_16>:


// LED Flasher
SIGNAL(SIG_OVERFLOW0) {
     1ea:	1f 92       	push	r1
     1ec:	0f 92       	push	r0
     1ee:	0f b6       	in	r0, 0x3f	; 63
     1f0:	0f 92       	push	r0
     1f2:	11 24       	eor	r1, r1
     1f4:	2f 93       	push	r18
     1f6:	3f 93       	push	r19
     1f8:	4f 93       	push	r20
     1fa:	8f 93       	push	r24
     1fc:	9f 93       	push	r25
     1fe:	ef 93       	push	r30
     200:	ff 93       	push	r31
	static uint8_t	c1 = 0;
	static uint8_t c2 = 0;
	uint8_t slow=0;
	c1++;
     202:	80 91 d2 01 	lds	r24, 0x01D2
     206:	28 2f       	mov	r18, r24
     208:	2f 5f       	subi	r18, 0xFF	; 255
     20a:	20 93 d2 01 	sts	0x01D2, r18
	c2++;
     20e:	80 91 d1 01 	lds	r24, 0x01D1
     212:	38 2f       	mov	r19, r24
     214:	3f 5f       	subi	r19, 0xFF	; 255
     216:	30 93 d1 01 	sts	0x01D1, r19
	
	// Tasten LED
	if (mode==MODE_TEMP_PROT) {
     21a:	40 91 03 02 	lds	r20, 0x0203
     21e:	43 30       	cpi	r20, 0x03	; 3
     220:	49 f4       	brne	.+18     	; 0x234 <__vector_16+0x4a>
		if(c1 > (6<<slow)) {
     222:	82 2f       	mov	r24, r18
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	07 97       	sbiw	r24, 0x07	; 7
     228:	2c f0       	brlt	.+10     	; 0x234 <__vector_16+0x4a>
			FLASH_LED_ON;
     22a:	e8 e2       	ldi	r30, 0x28	; 40
     22c:	f0 e0       	ldi	r31, 0x00	; 0
     22e:	80 81       	ld	r24, Z
     230:	88 60       	ori	r24, 0x08	; 8
     232:	80 83       	st	Z, r24
		}
	}
	if(c1 > (10<<slow)) {
     234:	82 2f       	mov	r24, r18
     236:	90 e0       	ldi	r25, 0x00	; 0
     238:	0b 97       	sbiw	r24, 0x0b	; 11
     23a:	3c f0       	brlt	.+14     	; 0x24a <__vector_16+0x60>
		c1 = 0;
     23c:	10 92 d2 01 	sts	0x01D2, r1
		FLASH_LED_OFF;
     240:	e8 e2       	ldi	r30, 0x28	; 40
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	87 7f       	andi	r24, 0xF7	; 247
     248:	80 83       	st	Z, r24
	}
	
	// Status LED
	if (mode==MODE_ON_NO_PROT) {
     24a:	42 30       	cpi	r20, 0x02	; 2
     24c:	39 f4       	brne	.+14     	; 0x25c <__vector_16+0x72>
		if(c2 > 120) {
     24e:	39 37       	cpi	r19, 0x79	; 121
     250:	28 f0       	brcs	.+10     	; 0x25c <__vector_16+0x72>
			STATUS_LED1_OFF;	// rot
     252:	eb e2       	ldi	r30, 0x2B	; 43
     254:	f0 e0       	ldi	r31, 0x00	; 0
     256:	80 81       	ld	r24, Z
     258:	8f 7e       	andi	r24, 0xEF	; 239
     25a:	80 83       	st	Z, r24
		}
	}
	if(c2 > 135) {
     25c:	38 38       	cpi	r19, 0x88	; 136
     25e:	38 f0       	brcs	.+14     	; 0x26e <__vector_16+0x84>
		c2 = 0;
     260:	10 92 d1 01 	sts	0x01D1, r1
		STATUS_LED1_ON; 		// orange
     264:	eb e2       	ldi	r30, 0x2B	; 43
     266:	f0 e0       	ldi	r31, 0x00	; 0
     268:	80 81       	ld	r24, Z
     26a:	80 61       	ori	r24, 0x10	; 16
     26c:	80 83       	st	Z, r24
	}	
}
     26e:	ff 91       	pop	r31
     270:	ef 91       	pop	r30
     272:	9f 91       	pop	r25
     274:	8f 91       	pop	r24
     276:	4f 91       	pop	r20
     278:	3f 91       	pop	r19
     27a:	2f 91       	pop	r18
     27c:	0f 90       	pop	r0
     27e:	0f be       	out	0x3f, r0	; 63
     280:	0f 90       	pop	r0
     282:	1f 90       	pop	r1
     284:	18 95       	reti

00000286 <__vector_18>:
	//printf("Exit\n");
}



SIGNAL(SIG_USART_RECV) {
     286:	1f 92       	push	r1
     288:	0f 92       	push	r0
     28a:	0f b6       	in	r0, 0x3f	; 63
     28c:	0f 92       	push	r0
     28e:	11 24       	eor	r1, r1
     290:	8f 93       	push	r24
     292:	ef 93       	push	r30
     294:	ff 93       	push	r31
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     296:	80 91 c6 00 	lds	r24, 0x00C6
	rbuf[r_in & RMASK] = c;
     29a:	e0 91 d5 01 	lds	r30, 0x01D5
     29e:	f0 e0       	ldi	r31, 0x00	; 0
     2a0:	ef 71       	andi	r30, 0x1F	; 31
     2a2:	f0 70       	andi	r31, 0x00	; 0
     2a4:	ee 51       	subi	r30, 0x1E	; 30
     2a6:	fe 4f       	sbci	r31, 0xFE	; 254
     2a8:	80 83       	st	Z, r24
	r_in++;
     2aa:	80 91 d5 01 	lds	r24, 0x01D5
     2ae:	8f 5f       	subi	r24, 0xFF	; 255
     2b0:	80 93 d5 01 	sts	0x01D5, r24
}
     2b4:	ff 91       	pop	r31
     2b6:	ef 91       	pop	r30
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     2d6:	90 91 02 02 	lds	r25, 0x0202
     2da:	80 91 05 02 	lds	r24, 0x0205
     2de:	98 17       	cp	r25, r24
     2e0:	81 f0       	breq	.+32     	; 0x302 <__vector_19+0x3e>
		UDR0 = tbuf[t_out & TMASK];
     2e2:	e0 91 05 02 	lds	r30, 0x0205
     2e6:	f0 e0       	ldi	r31, 0x00	; 0
     2e8:	ef 71       	andi	r30, 0x1F	; 31
     2ea:	f0 70       	andi	r31, 0x00	; 0
     2ec:	ea 5f       	subi	r30, 0xFA	; 250
     2ee:	fd 4f       	sbci	r31, 0xFD	; 253
     2f0:	80 81       	ld	r24, Z
     2f2:	80 93 c6 00 	sts	0x00C6, r24
		t_out++;	
     2f6:	80 91 05 02 	lds	r24, 0x0205
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	80 93 05 02 	sts	0x0205, r24
     300:	05 c0       	rjmp	.+10     	; 0x30c <__vector_19+0x48>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     302:	e1 ec       	ldi	r30, 0xC1	; 193
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	8f 7d       	andi	r24, 0xDF	; 223
     30a:	80 83       	st	Z, r24
	}
}
     30c:	ff 91       	pop	r31
     30e:	ef 91       	pop	r30
     310:	9f 91       	pop	r25
     312:	8f 91       	pop	r24
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <tbuflen>:

char tbuflen(void) {
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     31e:	80 91 02 02 	lds	r24, 0x0202
     322:	90 91 05 02 	lds	r25, 0x0205
}
     326:	89 1b       	sub	r24, r25
     328:	08 95       	ret

0000032a <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     32a:	1f 93       	push	r17
     32c:	cf 93       	push	r28
     32e:	df 93       	push	r29
     330:	18 2f       	mov	r17, r24
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     332:	c0 e2       	ldi	r28, 0x20	; 32
     334:	d0 e0       	ldi	r29, 0x00	; 0
     336:	0e 94 8f 01 	call	0x31e	; 0x31e <tbuflen>
     33a:	9e 01       	movw	r18, r28
     33c:	28 1b       	sub	r18, r24
     33e:	31 09       	sbc	r19, r1
     340:	23 30       	cpi	r18, 0x03	; 3
     342:	31 05       	cpc	r19, r1
     344:	c4 f3       	brlt	.-16     	; 0x336 <UART_putchar+0xc>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     346:	e0 91 02 02 	lds	r30, 0x0202
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	ef 71       	andi	r30, 0x1F	; 31
     34e:	f0 70       	andi	r31, 0x00	; 0
     350:	ea 5f       	subi	r30, 0xFA	; 250
     352:	fd 4f       	sbci	r31, 0xFD	; 253
     354:	10 83       	st	Z, r17
	t_in++;	
     356:	80 91 02 02 	lds	r24, 0x0202
     35a:	8f 5f       	subi	r24, 0xFF	; 255
     35c:	80 93 02 02 	sts	0x0202, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     360:	e1 ec       	ldi	r30, 0xC1	; 193
     362:	f0 e0       	ldi	r31, 0x00	; 0
     364:	80 81       	ld	r24, Z
     366:	80 62       	ori	r24, 0x20	; 32
     368:	80 83       	st	Z, r24
	return(0);
}
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	df 91       	pop	r29
     370:	cf 91       	pop	r28
     372:	1f 91       	pop	r17
     374:	08 95       	ret

00000376 <rbuflen>:

char rbuflen(void) {
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     376:	80 91 d5 01 	lds	r24, 0x01D5
     37a:	90 91 04 02 	lds	r25, 0x0204
}
     37e:	89 1b       	sub	r24, r25
     380:	08 95       	ret

00000382 <UART_getchar>:
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     382:	0e 94 bb 01 	call	0x376	; 0x376 <rbuflen>
     386:	88 23       	and	r24, r24
     388:	e1 f3       	breq	.-8      	; 0x382 <UART_getchar>
	c = rbuf[r_out & RMASK];
     38a:	e0 91 04 02 	lds	r30, 0x0204
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	ef 71       	andi	r30, 0x1F	; 31
     392:	f0 70       	andi	r31, 0x00	; 0
     394:	ee 51       	subi	r30, 0x1E	; 30
     396:	fe 4f       	sbci	r31, 0xFE	; 254
     398:	80 81       	ld	r24, Z
	r_out++;	
     39a:	90 91 04 02 	lds	r25, 0x0204
     39e:	9f 5f       	subi	r25, 0xFF	; 255
     3a0:	90 93 04 02 	sts	0x0204, r25
	return(c);
}
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	08 95       	ret

000003a8 <exp_slope>:
}




int16_t exp_slope(int16_t temp) {
     3a8:	22 27       	eor	r18, r18
     3aa:	33 27       	eor	r19, r19
     3ac:	28 1b       	sub	r18, r24
     3ae:	39 0b       	sbc	r19, r25
     3b0:	12 f4       	brpl	.+4      	; 0x3b6 <exp_slope+0xe>
     3b2:	21 5f       	subi	r18, 0xF1	; 241
     3b4:	3f 4f       	sbci	r19, 0xFF	; 255
     3b6:	c9 01       	movw	r24, r18
     3b8:	95 95       	asr	r25
     3ba:	87 95       	ror	r24
     3bc:	95 95       	asr	r25
     3be:	87 95       	ror	r24
     3c0:	95 95       	asr	r25
     3c2:	87 95       	ror	r24
     3c4:	95 95       	asr	r25
     3c6:	87 95       	ror	r24
     3c8:	9c 01       	movw	r18, r24
     3ca:	22 0f       	add	r18, r18
     3cc:	33 1f       	adc	r19, r19
     3ce:	88 0f       	add	r24, r24
     3d0:	99 1f       	adc	r25, r25
     3d2:	88 0f       	add	r24, r24
     3d4:	99 1f       	adc	r25, r25
     3d6:	88 0f       	add	r24, r24
     3d8:	99 1f       	adc	r25, r25
     3da:	28 0f       	add	r18, r24
     3dc:	39 1f       	adc	r19, r25
     3de:	21 5b       	subi	r18, 0xB1	; 177
     3e0:	3e 4f       	sbci	r19, 0xFE	; 254
	return 10 * (-temp/16 + 32) + 15;
}
     3e2:	82 2f       	mov	r24, r18
     3e4:	93 2f       	mov	r25, r19
     3e6:	08 95       	ret

000003e8 <get_slope2>:


int16_t get_slope2() {
	static int16_t last_slope = 0;
//	last_slope = (200*(t_array[5]-t_array[2]) / 16 +  2*last_slope) / 3;
	last_slope = (16*(t_array[5]-t_array[2]) +  2*last_slope) / 3;
     3e8:	80 91 e0 01 	lds	r24, 0x01E0
     3ec:	90 91 e1 01 	lds	r25, 0x01E1
     3f0:	20 91 da 01 	lds	r18, 0x01DA
     3f4:	30 91 db 01 	lds	r19, 0x01DB
     3f8:	82 1b       	sub	r24, r18
     3fa:	93 0b       	sbc	r25, r19
     3fc:	88 0f       	add	r24, r24
     3fe:	99 1f       	adc	r25, r25
     400:	88 0f       	add	r24, r24
     402:	99 1f       	adc	r25, r25
     404:	88 0f       	add	r24, r24
     406:	99 1f       	adc	r25, r25
     408:	20 91 ce 01 	lds	r18, 0x01CE
     40c:	30 91 cf 01 	lds	r19, 0x01CF
     410:	82 0f       	add	r24, r18
     412:	93 1f       	adc	r25, r19
     414:	88 0f       	add	r24, r24
     416:	99 1f       	adc	r25, r25
     418:	63 e0       	ldi	r22, 0x03	; 3
     41a:	70 e0       	ldi	r23, 0x00	; 0
     41c:	0e 94 12 0b 	call	0x1624	; 0x1624 <__divmodhi4>
     420:	86 2f       	mov	r24, r22
     422:	97 2f       	mov	r25, r23
     424:	60 93 ce 01 	sts	0x01CE, r22
     428:	70 93 cf 01 	sts	0x01CF, r23
	return last_slope;
}
     42c:	08 95       	ret

0000042e <add_value>:
//
// Fügt einen Meßwert zum Ringspeicher hinzu
// Der Ringspeicher enthält die letzten 6 Werte
// t_array[5] ist der neuste Wert
//
void add_value(uint16_t value) {
     42e:	48 2f       	mov	r20, r24
     430:	59 2f       	mov	r21, r25
	uint8_t i;
	if(t_array[0]==0) {
     432:	80 91 d6 01 	lds	r24, 0x01D6
     436:	90 91 d7 01 	lds	r25, 0x01D7
     43a:	89 2b       	or	r24, r25
     43c:	e1 f4       	brne	.+56     	; 0x476 <add_value+0x48>
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     43e:	e0 ee       	ldi	r30, 0xE0	; 224
     440:	f1 e0       	ldi	r31, 0x01	; 1
     442:	40 83       	st	Z, r20
     444:	51 83       	std	Z+1, r21	; 0x01
     446:	df 01       	movw	r26, r30
     448:	12 97       	sbiw	r26, 0x02	; 2
     44a:	4c 93       	st	X, r20
     44c:	11 96       	adiw	r26, 0x01	; 1
     44e:	5c 93       	st	X, r21
     450:	df 01       	movw	r26, r30
     452:	14 97       	sbiw	r26, 0x04	; 4
     454:	4c 93       	st	X, r20
     456:	11 96       	adiw	r26, 0x01	; 1
     458:	5c 93       	st	X, r21
     45a:	df 01       	movw	r26, r30
     45c:	16 97       	sbiw	r26, 0x06	; 6
     45e:	4c 93       	st	X, r20
     460:	11 96       	adiw	r26, 0x01	; 1
     462:	5c 93       	st	X, r21
     464:	df 01       	movw	r26, r30
     466:	18 97       	sbiw	r26, 0x08	; 8
     468:	4c 93       	st	X, r20
     46a:	11 96       	adiw	r26, 0x01	; 1
     46c:	5c 93       	st	X, r21
     46e:	3a 97       	sbiw	r30, 0x0a	; 10
     470:	40 83       	st	Z, r20
     472:	51 83       	std	Z+1, r21	; 0x01
     474:	08 95       	ret
     476:	e6 ed       	ldi	r30, 0xD6	; 214
     478:	f1 e0       	ldi	r31, 0x01	; 1
	}
	else {
		for(i=0;i<5;i++) {
     47a:	20 ee       	ldi	r18, 0xE0	; 224
     47c:	31 e0       	ldi	r19, 0x01	; 1
			t_array[i]=t_array[i+1];
     47e:	82 81       	ldd	r24, Z+2	; 0x02
     480:	93 81       	ldd	r25, Z+3	; 0x03
     482:	81 93       	st	Z+, r24
     484:	91 93       	st	Z+, r25
	uint8_t i;
	if(t_array[0]==0) {
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     486:	e2 17       	cp	r30, r18
     488:	f3 07       	cpc	r31, r19
     48a:	c9 f7       	brne	.-14     	; 0x47e <add_value+0x50>
			t_array[i]=t_array[i+1];
		}
		t_array[5] = value;
     48c:	24 2f       	mov	r18, r20
     48e:	35 2f       	mov	r19, r21
     490:	30 93 e1 01 	sts	0x01E1, r19
     494:	20 93 e0 01 	sts	0x01E0, r18
		slope2 = (10*(t_array[5]-t_array[4]) + 19*slope2) / 20;
     498:	80 91 de 01 	lds	r24, 0x01DE
     49c:	90 91 df 01 	lds	r25, 0x01DF
     4a0:	28 1b       	sub	r18, r24
     4a2:	39 0b       	sbc	r19, r25
     4a4:	c9 01       	movw	r24, r18
     4a6:	88 0f       	add	r24, r24
     4a8:	99 1f       	adc	r25, r25
     4aa:	22 0f       	add	r18, r18
     4ac:	33 1f       	adc	r19, r19
     4ae:	22 0f       	add	r18, r18
     4b0:	33 1f       	adc	r19, r19
     4b2:	22 0f       	add	r18, r18
     4b4:	33 1f       	adc	r19, r19
     4b6:	82 0f       	add	r24, r18
     4b8:	93 1f       	adc	r25, r19
     4ba:	60 91 d3 01 	lds	r22, 0x01D3
     4be:	70 91 d4 01 	lds	r23, 0x01D4
     4c2:	9b 01       	movw	r18, r22
     4c4:	22 0f       	add	r18, r18
     4c6:	33 1f       	adc	r19, r19
     4c8:	a9 01       	movw	r20, r18
     4ca:	44 0f       	add	r20, r20
     4cc:	55 1f       	adc	r21, r21
     4ce:	44 0f       	add	r20, r20
     4d0:	55 1f       	adc	r21, r21
     4d2:	44 0f       	add	r20, r20
     4d4:	55 1f       	adc	r21, r21
     4d6:	24 0f       	add	r18, r20
     4d8:	35 1f       	adc	r19, r21
     4da:	26 0f       	add	r18, r22
     4dc:	37 1f       	adc	r19, r23
     4de:	82 0f       	add	r24, r18
     4e0:	93 1f       	adc	r25, r19
     4e2:	64 e1       	ldi	r22, 0x14	; 20
     4e4:	70 e0       	ldi	r23, 0x00	; 0
     4e6:	0e 94 12 0b 	call	0x1624	; 0x1624 <__divmodhi4>
     4ea:	70 93 d4 01 	sts	0x01D4, r23
     4ee:	60 93 d3 01 	sts	0x01D3, r22
     4f2:	08 95       	ret

000004f4 <get_slope>:
//********************************************
//
// Gibt die gemittelte Steigung
// über die letzten 4 Sekunden zurück
//
int16_t get_slope() {
     4f4:	ae ed       	ldi	r26, 0xDE	; 222
     4f6:	b1 e0       	ldi	r27, 0x01	; 1
     4f8:	fd 01       	movw	r30, r26
     4fa:	21 91       	ld	r18, Z+
     4fc:	31 91       	ld	r19, Z+
     4fe:	80 91 d8 01 	lds	r24, 0x01D8
     502:	90 91 d9 01 	lds	r25, 0x01D9
     506:	28 1b       	sub	r18, r24
     508:	39 0b       	sbc	r19, r25
     50a:	c9 01       	movw	r24, r18
     50c:	88 0f       	add	r24, r24
     50e:	99 1f       	adc	r25, r25
     510:	88 0f       	add	r24, r24
     512:	99 1f       	adc	r25, r25
     514:	82 0f       	add	r24, r18
     516:	93 1f       	adc	r25, r19
     518:	18 97       	sbiw	r26, 0x08	; 8
     51a:	40 81       	ld	r20, Z
     51c:	51 81       	ldd	r21, Z+1	; 0x01
     51e:	2d 91       	ld	r18, X+
     520:	3c 91       	ld	r19, X
     522:	11 97       	sbiw	r26, 0x01	; 1
     524:	42 1b       	sub	r20, r18
     526:	53 0b       	sbc	r21, r19
     528:	9a 01       	movw	r18, r20
     52a:	22 0f       	add	r18, r18
     52c:	33 1f       	adc	r19, r19
     52e:	24 0f       	add	r18, r20
     530:	35 1f       	adc	r19, r21
     532:	82 0f       	add	r24, r18
     534:	93 1f       	adc	r25, r19
     536:	16 96       	adiw	r26, 0x06	; 6
     538:	4d 91       	ld	r20, X+
     53a:	5c 91       	ld	r21, X
     53c:	17 97       	sbiw	r26, 0x07	; 7
     53e:	14 96       	adiw	r26, 0x04	; 4
     540:	2d 91       	ld	r18, X+
     542:	3c 91       	ld	r19, X
     544:	15 97       	sbiw	r26, 0x05	; 5
     546:	42 1b       	sub	r20, r18
     548:	53 0b       	sbc	r21, r19
     54a:	9a 01       	movw	r18, r20
     54c:	22 0f       	add	r18, r18
     54e:	33 1f       	adc	r19, r19
     550:	24 0f       	add	r18, r20
     552:	35 1f       	adc	r19, r21
     554:	a9 01       	movw	r20, r18
     556:	44 0f       	add	r20, r20
     558:	55 1f       	adc	r21, r21
     55a:	44 0f       	add	r20, r20
     55c:	55 1f       	adc	r21, r21
     55e:	24 0f       	add	r18, r20
     560:	35 1f       	adc	r19, r21
     562:	82 0f       	add	r24, r18
     564:	93 1f       	adc	r25, r19
     566:	69 e0       	ldi	r22, 0x09	; 9
     568:	70 e0       	ldi	r23, 0x00	; 0
     56a:	0e 94 12 0b 	call	0x1624	; 0x1624 <__divmodhi4>
     56e:	86 2f       	mov	r24, r22
     570:	97 2f       	mov	r25, r23
	s1 = t_array[5] - t_array[0];
	s2 = t_array[4] - t_array[1];
	s3 = t_array[3] - t_array[2];
	
	return ((3*s1+5*s2+15*s3)/9);
}
     572:	08 95       	ret

00000574 <get_last_slope>:
//********************************************
//
// Gibt die aktuelle Steigung der Temperatur zurück
// in 0.1°C in 4s
//
int16_t	get_last_slope() {
     574:	20 91 e0 01 	lds	r18, 0x01E0
     578:	30 91 e1 01 	lds	r19, 0x01E1
     57c:	80 91 de 01 	lds	r24, 0x01DE
     580:	90 91 df 01 	lds	r25, 0x01DF
     584:	28 1b       	sub	r18, r24
     586:	39 0b       	sbc	r19, r25
    return (t_array[5] - t_array[4]);
}
     588:	82 2f       	mov	r24, r18
     58a:	93 2f       	mov	r25, r19
     58c:	08 95       	ret

0000058e <_beep>:



void _beep(uint16_t duration_ms){
	uint16_t i;
	BUZZER_ON;
     58e:	e5 e2       	ldi	r30, 0x25	; 37
     590:	f0 e0       	ldi	r31, 0x00	; 0
     592:	20 81       	ld	r18, Z
     594:	20 68       	ori	r18, 0x80	; 128
     596:	20 83       	st	Z, r18
	for(i=0;i<(duration_ms/20);i++) _delay_ms(20);
     598:	64 e1       	ldi	r22, 0x14	; 20
     59a:	70 e0       	ldi	r23, 0x00	; 0
     59c:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <__udivmodhi4>
     5a0:	86 2f       	mov	r24, r22
     5a2:	97 2f       	mov	r25, r23
     5a4:	00 97       	sbiw	r24, 0x00	; 0
     5a6:	61 f0       	breq	.+24     	; 0x5c0 <_beep+0x32>
     5a8:	20 e0       	ldi	r18, 0x00	; 0
     5aa:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     5ac:	40 e1       	ldi	r20, 0x10	; 16
     5ae:	57 e2       	ldi	r21, 0x27	; 39
     5b0:	fa 01       	movw	r30, r20
     5b2:	31 97       	sbiw	r30, 0x01	; 1
     5b4:	f1 f7       	brne	.-4      	; 0x5b2 <_beep+0x24>
     5b6:	2f 5f       	subi	r18, 0xFF	; 255
     5b8:	3f 4f       	sbci	r19, 0xFF	; 255
     5ba:	28 17       	cp	r18, r24
     5bc:	39 07       	cpc	r19, r25
     5be:	c0 f3       	brcs	.-16     	; 0x5b0 <_beep+0x22>
	BUZZER_OFF;
     5c0:	e5 e2       	ldi	r30, 0x25	; 37
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	8f 77       	andi	r24, 0x7F	; 127
     5c8:	80 83       	st	Z, r24
}
     5ca:	08 95       	ret

000005cc <set_relais>:

//***************************************************
//
// Relais Ein- und Ausschalen
//
void set_relais(uint8_t on) {
     5cc:	1f 93       	push	r17
     5ce:	18 2f       	mov	r17, r24
	static uint8_t last = 0;
	if(on) {
     5d0:	88 23       	and	r24, r24
     5d2:	71 f0       	breq	.+28     	; 0x5f0 <set_relais+0x24>
		if(on != last) printf(">>> Relais ON\n");
     5d4:	80 91 cd 01 	lds	r24, 0x01CD
     5d8:	18 17       	cp	r17, r24
     5da:	21 f0       	breq	.+8      	; 0x5e4 <set_relais+0x18>
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	91 e0       	ldi	r25, 0x01	; 1
     5e0:	0e 94 de 0c 	call	0x19bc	; 0x19bc <puts>
		RELAIS_ON;
     5e4:	e5 e2       	ldi	r30, 0x25	; 37
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	80 64       	ori	r24, 0x40	; 64
     5ec:	80 83       	st	Z, r24
     5ee:	0d c0       	rjmp	.+26     	; 0x60a <set_relais+0x3e>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     5f0:	80 91 cd 01 	lds	r24, 0x01CD
     5f4:	88 23       	and	r24, r24
     5f6:	21 f0       	breq	.+8      	; 0x600 <set_relais+0x34>
     5f8:	8e e0       	ldi	r24, 0x0E	; 14
     5fa:	91 e0       	ldi	r25, 0x01	; 1
     5fc:	0e 94 de 0c 	call	0x19bc	; 0x19bc <puts>
		RELAIS_OFF;
     600:	e5 e2       	ldi	r30, 0x25	; 37
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	80 81       	ld	r24, Z
     606:	8f 7b       	andi	r24, 0xBF	; 191
     608:	80 83       	st	Z, r24
	}
	last = on;
     60a:	10 93 cd 01 	sts	0x01CD, r17
}
     60e:	1f 91       	pop	r17
     610:	08 95       	ret

00000612 <beep>:
	BUZZER_OFF;
}


void	beep(uint8_t type){
	cli();
     612:	f8 94       	cli
	wdt_reset();
     614:	a8 95       	wdr
	switch(type){
     616:	83 30       	cpi	r24, 0x03	; 3
     618:	89 f0       	breq	.+34     	; 0x63c <beep+0x2a>
     61a:	84 30       	cpi	r24, 0x04	; 4
     61c:	28 f4       	brcc	.+10     	; 0x628 <beep+0x16>
     61e:	81 30       	cpi	r24, 0x01	; 1
     620:	41 f0       	breq	.+16     	; 0x632 <beep+0x20>
     622:	82 30       	cpi	r24, 0x02	; 2
     624:	a1 f5       	brne	.+104    	; 0x68e <beep+0x7c>
     626:	14 c0       	rjmp	.+40     	; 0x650 <beep+0x3e>
     628:	84 30       	cpi	r24, 0x04	; 4
     62a:	69 f0       	breq	.+26     	; 0x646 <beep+0x34>
     62c:	86 30       	cpi	r24, 0x06	; 6
     62e:	79 f5       	brne	.+94     	; 0x68e <beep+0x7c>
     630:	1c c0       	rjmp	.+56     	; 0x66a <beep+0x58>
	case BEEP_SHORT:
		_beep(120);
     632:	88 e7       	ldi	r24, 0x78	; 120
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     63a:	29 c0       	rjmp	.+82     	; 0x68e <beep+0x7c>
		break;
	case BEEP_LONG:
		_beep(200);
     63c:	88 ec       	ldi	r24, 0xC8	; 200
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     644:	24 c0       	rjmp	.+72     	; 0x68e <beep+0x7c>
		break;
	case BEEP_XLONG:
		_beep(850);
     646:	82 e5       	ldi	r24, 0x52	; 82
     648:	93 e0       	ldi	r25, 0x03	; 3
     64a:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     64e:	1f c0       	rjmp	.+62     	; 0x68e <beep+0x7c>
		break;
	case BEEP_2SHORT:
		_beep(80);
     650:	80 e5       	ldi	r24, 0x50	; 80
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     658:	80 e4       	ldi	r24, 0x40	; 64
     65a:	9c e9       	ldi	r25, 0x9C	; 156
     65c:	01 97       	sbiw	r24, 0x01	; 1
     65e:	f1 f7       	brne	.-4      	; 0x65c <beep+0x4a>
		_delay_ms(80);
		_beep(80);
     660:	80 e5       	ldi	r24, 0x50	; 80
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     668:	12 c0       	rjmp	.+36     	; 0x68e <beep+0x7c>
		break;
	case BEEP_SHORT_LONG:
		_beep(100);
     66a:	84 e6       	ldi	r24, 0x64	; 100
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
     672:	28 e0       	ldi	r18, 0x08	; 8
     674:	37 e0       	ldi	r19, 0x07	; 7
     676:	42 e3       	ldi	r20, 0x32	; 50
     678:	50 e0       	ldi	r21, 0x00	; 0
     67a:	ca 01       	movw	r24, r20
     67c:	01 97       	sbiw	r24, 0x01	; 1
     67e:	f1 f7       	brne	.-4      	; 0x67c <beep+0x6a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     680:	21 50       	subi	r18, 0x01	; 1
     682:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     684:	d1 f7       	brne	.-12     	; 0x67a <beep+0x68>
		_delay_ms(180);
		_beep(350);		
     686:	8e e5       	ldi	r24, 0x5E	; 94
     688:	91 e0       	ldi	r25, 0x01	; 1
     68a:	0e 94 c7 02 	call	0x58e	; 0x58e <_beep>
	}
	sei();	
     68e:	78 94       	sei
	printf("Beep\n");
     690:	8d e1       	ldi	r24, 0x1D	; 29
     692:	91 e0       	ldi	r25, 0x01	; 1
     694:	0e 94 de 0c 	call	0x19bc	; 0x19bc <puts>
}
     698:	08 95       	ret

0000069a <__vector_1>:

//*******************************************
//
// Taster IQR und Entprellung
//
SIGNAL(SIG_INTERRUPT0) {
     69a:	1f 92       	push	r1
     69c:	0f 92       	push	r0
     69e:	0f b6       	in	r0, 0x3f	; 63
     6a0:	0f 92       	push	r0
     6a2:	11 24       	eor	r1, r1
     6a4:	2f 93       	push	r18
     6a6:	3f 93       	push	r19
     6a8:	4f 93       	push	r20
     6aa:	5f 93       	push	r21
     6ac:	6f 93       	push	r22
     6ae:	7f 93       	push	r23
     6b0:	8f 93       	push	r24
     6b2:	9f 93       	push	r25
     6b4:	af 93       	push	r26
     6b6:	bf 93       	push	r27
     6b8:	ef 93       	push	r30
     6ba:	ff 93       	push	r31
	static uint8_t running = 0;
	
	if(running | TCNT1H | TCNT1L){
     6bc:	80 91 85 00 	lds	r24, 0x0085
     6c0:	20 91 84 00 	lds	r18, 0x0084
     6c4:	90 91 d0 01 	lds	r25, 0x01D0
     6c8:	89 2b       	or	r24, r25
     6ca:	82 2b       	or	r24, r18
     6cc:	09 f0       	breq	.+2      	; 0x6d0 <__vector_1+0x36>
     6ce:	6d c0       	rjmp	.+218    	; 0x7aa <__vector_1+0x110>
//		printf("X");
		return;
	}
	running = 1;
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	80 93 d0 01 	sts	0x01D0, r24
	wdt_reset();
     6d6:	a8 95       	wdr
	
	uint16_t i;
	uint16_t c = 0;
	EIMSK = 0;
     6d8:	1d ba       	out	0x1d, r1	; 29
	sei();
     6da:	78 94       	sei
     6dc:	20 e0       	ldi	r18, 0x00	; 0
     6de:	30 e0       	ldi	r19, 0x00	; 0
     6e0:	40 e0       	ldi	r20, 0x00	; 0
     6e2:	50 e0       	ldi	r21, 0x00	; 0
	//printf("In");
	for(i=0;i<1000;i++) if((PIND & (1<<SWITCH))) c++;
     6e4:	e9 e2       	ldi	r30, 0x29	; 41
     6e6:	f0 e0       	ldi	r31, 0x00	; 0
     6e8:	80 81       	ld	r24, Z
     6ea:	82 ff       	sbrs	r24, 2
     6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <__vector_1+0x58>
     6ee:	4f 5f       	subi	r20, 0xFF	; 255
     6f0:	5f 4f       	sbci	r21, 0xFF	; 255
     6f2:	2f 5f       	subi	r18, 0xFF	; 255
     6f4:	3f 4f       	sbci	r19, 0xFF	; 255
     6f6:	83 e0       	ldi	r24, 0x03	; 3
     6f8:	28 3e       	cpi	r18, 0xE8	; 232
     6fa:	38 07       	cpc	r19, r24
     6fc:	a9 f7       	brne	.-22     	; 0x6e8 <__vector_1+0x4e>
	//printf(" %i ", c);

	if(c < 200) {
     6fe:	48 3c       	cpi	r20, 0xC8	; 200
     700:	51 05       	cpc	r21, r1
     702:	08 f0       	brcs	.+2      	; 0x706 <__vector_1+0x6c>
     704:	4d c0       	rjmp	.+154    	; 0x7a0 <__vector_1+0x106>
		TCNT1L = 1;
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	80 93 84 00 	sts	0x0084, r24
		TIMER1_RUN;
     70c:	82 e0       	ldi	r24, 0x02	; 2
     70e:	80 93 81 00 	sts	0x0081, r24
		switch(mode) {
     712:	80 91 03 02 	lds	r24, 0x0203
     716:	88 23       	and	r24, r24
     718:	09 f0       	breq	.+2      	; 0x71c <__vector_1+0x82>
     71a:	3c c0       	rjmp	.+120    	; 0x794 <__vector_1+0xfa>
		case MODE_OFF:
			mode = MODE_ON;
     71c:	81 e0       	ldi	r24, 0x01	; 1
     71e:	80 93 03 02 	sts	0x0203, r24
			set_relais(1);
     722:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED1_ON;			// orange
     726:	eb e2       	ldi	r30, 0x2B	; 43
     728:	f0 e0       	ldi	r31, 0x00	; 0
     72a:	80 81       	ld	r24, Z
     72c:	80 61       	ori	r24, 0x10	; 16
     72e:	80 83       	st	Z, r24
			STATUS_LED2_ON;
     730:	80 81       	ld	r24, Z
     732:	88 60       	ori	r24, 0x08	; 8
     734:	80 83       	st	Z, r24
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     736:	4a 99       	sbic	0x09, 2	; 9
     738:	16 c0       	rjmp	.+44     	; 0x766 <__vector_1+0xcc>
     73a:	20 e0       	ldi	r18, 0x00	; 0
     73c:	30 e0       	ldi	r19, 0x00	; 0
     73e:	48 e8       	ldi	r20, 0x88	; 136
     740:	53 e1       	ldi	r21, 0x13	; 19
     742:	e9 e2       	ldi	r30, 0x29	; 41
     744:	f0 e0       	ldi	r31, 0x00	; 0
				c++;
     746:	2f 5f       	subi	r18, 0xFF	; 255
     748:	3f 4f       	sbci	r19, 0xFF	; 255
     74a:	ca 01       	movw	r24, r20
     74c:	01 97       	sbiw	r24, 0x01	; 1
     74e:	f1 f7       	brne	.-4      	; 0x74c <__vector_1+0xb2>
			mode = MODE_ON;
			set_relais(1);
			STATUS_LED1_ON;			// orange
			STATUS_LED2_ON;
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     750:	80 81       	ld	r24, Z
     752:	82 fd       	sbrc	r24, 2
     754:	05 c0       	rjmp	.+10     	; 0x760 <__vector_1+0xc6>
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	2c 32       	cpi	r18, 0x2C	; 44
     75a:	38 07       	cpc	r19, r24
     75c:	a1 f7       	brne	.-24     	; 0x746 <__vector_1+0xac>
     75e:	07 c0       	rjmp	.+14     	; 0x76e <__vector_1+0xd4>
				c++;
				_delay_ms (10);
			}
			//printf("c: %i", c);

			if(c < 300) {
     760:	2c 52       	subi	r18, 0x2C	; 44
     762:	31 40       	sbci	r19, 0x01	; 1
     764:	20 f4       	brcc	.+8      	; 0x76e <__vector_1+0xd4>
				// normal einnschalten
				mode = MODE_ON;
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	80 93 03 02 	sts	0x0203, r24
     76c:	19 c0       	rjmp	.+50     	; 0x7a0 <__vector_1+0x106>
			}
			else {
				// einschalten, aber ohne Hitzeschutz
				mode = MODE_ON_NO_PROT;
     76e:	82 e0       	ldi	r24, 0x02	; 2
     770:	80 93 03 02 	sts	0x0203, r24
				printf("Temperature Protection Off!\n");
     774:	82 e2       	ldi	r24, 0x22	; 34
     776:	91 e0       	ldi	r25, 0x01	; 1
     778:	0e 94 de 0c 	call	0x19bc	; 0x19bc <puts>
				STATUS_LED1_OFF;		// rot
     77c:	eb e2       	ldi	r30, 0x2B	; 43
     77e:	f0 e0       	ldi	r31, 0x00	; 0
     780:	80 81       	ld	r24, Z
     782:	8f 7e       	andi	r24, 0xEF	; 239
     784:	80 83       	st	Z, r24
				STATUS_LED2_ON;
     786:	80 81       	ld	r24, Z
     788:	88 60       	ori	r24, 0x08	; 8
     78a:	80 83       	st	Z, r24
				beep(BEEP_SHORT_LONG);
     78c:	86 e0       	ldi	r24, 0x06	; 6
     78e:	0e 94 09 03 	call	0x612	; 0x612 <beep>
     792:	06 c0       	rjmp	.+12     	; 0x7a0 <__vector_1+0x106>
			break;
		case MODE_ON:
		case MODE_ON_NO_PROT:
		case MODE_TEMP_PROT:
		default:
			printf("\nxXx\n");
     794:	8e e3       	ldi	r24, 0x3E	; 62
     796:	91 e0       	ldi	r25, 0x01	; 1
     798:	0e 94 de 0c 	call	0x19bc	; 0x19bc <puts>
			mode = MODE_OFF;
     79c:	10 92 03 02 	sts	0x0203, r1
		}
	}
//	printf("Out\n");
	EIFR 		= (1<<INTF0);
     7a0:	81 e0       	ldi	r24, 0x01	; 1
     7a2:	8c bb       	out	0x1c, r24	; 28
	EIMSK 	= (1<<INT0);
     7a4:	8d bb       	out	0x1d, r24	; 29
	running 	= 0;
     7a6:	10 92 d0 01 	sts	0x01D0, r1
	//printf("Exit\n");
}
     7aa:	ff 91       	pop	r31
     7ac:	ef 91       	pop	r30
     7ae:	bf 91       	pop	r27
     7b0:	af 91       	pop	r26
     7b2:	9f 91       	pop	r25
     7b4:	8f 91       	pop	r24
     7b6:	7f 91       	pop	r23
     7b8:	6f 91       	pop	r22
     7ba:	5f 91       	pop	r21
     7bc:	4f 91       	pop	r20
     7be:	3f 91       	pop	r19
     7c0:	2f 91       	pop	r18
     7c2:	0f 90       	pop	r0
     7c4:	0f be       	out	0x3f, r0	; 63
     7c6:	0f 90       	pop	r0
     7c8:	1f 90       	pop	r1
     7ca:	18 95       	reti

000007cc <get_temperature>:
//********************************************
//
// Liest die vom MLX90614 gemessene Temperatur aus
// Rückgabe in 0.1°C, also 215 = 21.5°C
//
uint16_t get_temperature(uint8_t adr) {
     7cc:	1f 93       	push	r17
     7ce:	cf 93       	push	r28
     7d0:	df 93       	push	r29
     7d2:	18 2f       	mov	r17, r24
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	if(i2c_start(MLX90614_WRITE)) return DEFAULT_TEMP;
     7d4:	84 eb       	ldi	r24, 0xB4	; 180
     7d6:	0e 94 b1 06 	call	0xd62	; 0xd62 <i2c_start>
     7da:	88 23       	and	r24, r24
     7dc:	39 f5       	brne	.+78     	; 0x82c <get_temperature+0x60>
	if(i2c_write(adr)) return DEFAULT_TEMP;
     7de:	81 2f       	mov	r24, r17
     7e0:	0e 94 20 07 	call	0xe40	; 0xe40 <i2c_write>
     7e4:	88 23       	and	r24, r24
     7e6:	11 f5       	brne	.+68     	; 0x82c <get_temperature+0x60>
	
	ret = i2c_rep_start(MLX90614_READ);
     7e8:	85 eb       	ldi	r24, 0xB5	; 181
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	0e 94 0f 07 	call	0xe1e	; 0xe1e <i2c_rep_start>
	if(ret) {
     7f0:	88 23       	and	r24, r24
     7f2:	21 f0       	breq	.+8      	; 0x7fc <get_temperature+0x30>
		i2c_rep_start(MLX90614_READ);
     7f4:	85 eb       	ldi	r24, 0xB5	; 181
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	0e 94 0f 07 	call	0xe1e	; 0xe1e <i2c_rep_start>
   }

	lo = i2c_readAck();
     7fc:	0e 94 3a 07 	call	0xe74	; 0xe74 <i2c_readAck>
     800:	18 2f       	mov	r17, r24
	hi = i2c_readAck();
     802:	0e 94 3a 07 	call	0xe74	; 0xe74 <i2c_readAck>
	raw = (uint16_t)(hi<<8)+lo;
     806:	38 2f       	mov	r19, r24
     808:	20 e0       	ldi	r18, 0x00	; 0
     80a:	e9 01       	movw	r28, r18
     80c:	c1 0f       	add	r28, r17
     80e:	d1 1d       	adc	r29, r1
	pec = i2c_readAck();
     810:	0e 94 3a 07 	call	0xe74	; 0xe74 <i2c_readAck>
	
	i2c_stop();
     814:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_stop>
	
	if(raw & 0x8000) return DEFAULT_TEMP;
     818:	dd 23       	and	r29, r29
     81a:	44 f0       	brlt	.+16     	; 0x82c <get_temperature+0x60>
	
	return (raw / 5 - 2731); 					// 1 = 0.1°C
     81c:	ce 01       	movw	r24, r28
     81e:	65 e0       	ldi	r22, 0x05	; 5
     820:	70 e0       	ldi	r23, 0x00	; 0
     822:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <__udivmodhi4>
     826:	6b 5a       	subi	r22, 0xAB	; 171
     828:	7a 40       	sbci	r23, 0x0A	; 10
     82a:	02 c0       	rjmp	.+4      	; 0x830 <get_temperature+0x64>
     82c:	66 e9       	ldi	r22, 0x96	; 150
     82e:	70 e0       	ldi	r23, 0x00	; 0
}
     830:	86 2f       	mov	r24, r22
     832:	97 2f       	mov	r25, r23
     834:	df 91       	pop	r29
     836:	cf 91       	pop	r28
     838:	1f 91       	pop	r17
     83a:	08 95       	ret

0000083c <print_array>:
//*********************************************
//
// Gibt den Temperatur Ringspeicher
// über den UART aus
//
void print_array(){
     83c:	cf 92       	push	r12
     83e:	df 92       	push	r13
     840:	ef 92       	push	r14
     842:	ff 92       	push	r15
     844:	0f 93       	push	r16
     846:	1f 93       	push	r17
	uint8_t i;
  	printf("Array:");
     848:	00 d0       	rcall	.+0      	; 0x84a <print_array+0xe>
     84a:	83 e4       	ldi	r24, 0x43	; 67
     84c:	91 e0       	ldi	r25, 0x01	; 1
     84e:	ad b7       	in	r26, 0x3d	; 61
     850:	be b7       	in	r27, 0x3e	; 62
     852:	12 96       	adiw	r26, 0x02	; 2
     854:	9c 93       	st	X, r25
     856:	8e 93       	st	-X, r24
     858:	11 97       	sbiw	r26, 0x01	; 1
     85a:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
	for(i=0;i<6;i++) {
   	printf(" %i", t_array[i]);
     85e:	00 d0       	rcall	.+0      	; 0x860 <print_array+0x24>
     860:	ed b7       	in	r30, 0x3d	; 61
     862:	fe b7       	in	r31, 0x3e	; 62
     864:	31 96       	adiw	r30, 0x01	; 1
     866:	0f 2e       	mov	r0, r31
     868:	fa e4       	ldi	r31, 0x4A	; 74
     86a:	ef 2e       	mov	r14, r31
     86c:	f1 e0       	ldi	r31, 0x01	; 1
     86e:	ff 2e       	mov	r15, r31
     870:	f0 2d       	mov	r31, r0
     872:	f1 82       	std	Z+1, r15	; 0x01
     874:	e0 82       	st	Z, r14
     876:	0f 2e       	mov	r0, r31
     878:	f6 ed       	ldi	r31, 0xD6	; 214
     87a:	cf 2e       	mov	r12, r31
     87c:	f1 e0       	ldi	r31, 0x01	; 1
     87e:	df 2e       	mov	r13, r31
     880:	f0 2d       	mov	r31, r0
     882:	d6 01       	movw	r26, r12
     884:	8d 91       	ld	r24, X+
     886:	9d 91       	ld	r25, X+
     888:	8d 01       	movw	r16, r26
     88a:	93 83       	std	Z+3, r25	; 0x03
     88c:	82 83       	std	Z+2, r24	; 0x02
     88e:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     892:	ed b7       	in	r30, 0x3d	; 61
     894:	fe b7       	in	r31, 0x3e	; 62
     896:	31 96       	adiw	r30, 0x01	; 1
     898:	f1 82       	std	Z+1, r15	; 0x01
     89a:	e0 82       	st	Z, r14
     89c:	d8 01       	movw	r26, r16
     89e:	8d 91       	ld	r24, X+
     8a0:	9c 91       	ld	r25, X
     8a2:	93 83       	std	Z+3, r25	; 0x03
     8a4:	82 83       	std	Z+2, r24	; 0x02
     8a6:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     8aa:	ed b7       	in	r30, 0x3d	; 61
     8ac:	fe b7       	in	r31, 0x3e	; 62
     8ae:	31 96       	adiw	r30, 0x01	; 1
     8b0:	f1 82       	std	Z+1, r15	; 0x01
     8b2:	e0 82       	st	Z, r14
     8b4:	d6 01       	movw	r26, r12
     8b6:	14 96       	adiw	r26, 0x04	; 4
     8b8:	8d 91       	ld	r24, X+
     8ba:	9c 91       	ld	r25, X
     8bc:	15 97       	sbiw	r26, 0x05	; 5
     8be:	93 83       	std	Z+3, r25	; 0x03
     8c0:	82 83       	std	Z+2, r24	; 0x02
     8c2:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     8c6:	ed b7       	in	r30, 0x3d	; 61
     8c8:	fe b7       	in	r31, 0x3e	; 62
     8ca:	31 96       	adiw	r30, 0x01	; 1
     8cc:	f1 82       	std	Z+1, r15	; 0x01
     8ce:	e0 82       	st	Z, r14
     8d0:	d6 01       	movw	r26, r12
     8d2:	16 96       	adiw	r26, 0x06	; 6
     8d4:	8d 91       	ld	r24, X+
     8d6:	9c 91       	ld	r25, X
     8d8:	17 97       	sbiw	r26, 0x07	; 7
     8da:	93 83       	std	Z+3, r25	; 0x03
     8dc:	82 83       	std	Z+2, r24	; 0x02
     8de:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     8e2:	ed b7       	in	r30, 0x3d	; 61
     8e4:	fe b7       	in	r31, 0x3e	; 62
     8e6:	31 96       	adiw	r30, 0x01	; 1
     8e8:	f1 82       	std	Z+1, r15	; 0x01
     8ea:	e0 82       	st	Z, r14
     8ec:	d6 01       	movw	r26, r12
     8ee:	18 96       	adiw	r26, 0x08	; 8
     8f0:	8d 91       	ld	r24, X+
     8f2:	9c 91       	ld	r25, X
     8f4:	19 97       	sbiw	r26, 0x09	; 9
     8f6:	93 83       	std	Z+3, r25	; 0x03
     8f8:	82 83       	std	Z+2, r24	; 0x02
     8fa:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     8fe:	ed b7       	in	r30, 0x3d	; 61
     900:	fe b7       	in	r31, 0x3e	; 62
     902:	31 96       	adiw	r30, 0x01	; 1
     904:	f1 82       	std	Z+1, r15	; 0x01
     906:	e0 82       	st	Z, r14
     908:	d6 01       	movw	r26, r12
     90a:	1a 96       	adiw	r26, 0x0a	; 10
     90c:	8d 91       	ld	r24, X+
     90e:	9c 91       	ld	r25, X
     910:	1b 97       	sbiw	r26, 0x0b	; 11
     912:	93 83       	std	Z+3, r25	; 0x03
     914:	82 83       	std	Z+2, r24	; 0x02
     916:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
	}
  	printf("\n");
     91a:	0f 90       	pop	r0
     91c:	0f 90       	pop	r0
     91e:	0f 90       	pop	r0
     920:	0f 90       	pop	r0
     922:	8a e0       	ldi	r24, 0x0A	; 10
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	0e 94 d7 0c 	call	0x19ae	; 0x19ae <putchar>
}
     92a:	1f 91       	pop	r17
     92c:	0f 91       	pop	r16
     92e:	ff 90       	pop	r15
     930:	ef 90       	pop	r14
     932:	df 90       	pop	r13
     934:	cf 90       	pop	r12
     936:	08 95       	ret

00000938 <UART_first_init>:
void UART_first_init(void) {
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 		// 4800 BPS
     938:	8c e0       	ldi	r24, 0x0C	; 12
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	90 93 c5 00 	sts	0x00C5, r25
     940:	80 93 c4 00 	sts	0x00C4, r24
	
	//UCSR0A |= (1<<U2X0);
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	// 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     944:	88 e9       	ldi	r24, 0x98	; 152
     946:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     94a:	86 e0       	ldi	r24, 0x06	; 6
     94c:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(UART_putchar, UART_getchar);
     950:	85 e9       	ldi	r24, 0x95	; 149
     952:	91 e0       	ldi	r25, 0x01	; 1
     954:	61 ec       	ldi	r22, 0xC1	; 193
     956:	71 e0       	ldi	r23, 0x01	; 1
     958:	0e 94 4a 0c 	call	0x1894	; 0x1894 <fdevopen>
	sei();											 		// Global interrupt enable
     95c:	78 94       	sei
}
     95e:	08 95       	ret

00000960 <main>:


// ***********************************************************
// Main program
//
int main(void) {
     960:	2f 92       	push	r2
     962:	3f 92       	push	r3
     964:	4f 92       	push	r4
     966:	5f 92       	push	r5
     968:	6f 92       	push	r6
     96a:	7f 92       	push	r7
     96c:	8f 92       	push	r8
     96e:	9f 92       	push	r9
     970:	af 92       	push	r10
     972:	bf 92       	push	r11
     974:	cf 92       	push	r12
     976:	df 92       	push	r13
     978:	ef 92       	push	r14
     97a:	ff 92       	push	r15
     97c:	0f 93       	push	r16
     97e:	1f 93       	push	r17
     980:	df 93       	push	r29
     982:	cf 93       	push	r28
     984:	00 d0       	rcall	.+0      	; 0x986 <main+0x26>
     986:	0f 92       	push	r0
     988:	cd b7       	in	r28, 0x3d	; 61
     98a:	de b7       	in	r29, 0x3e	; 62
   // Ausgänge definieren
	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     98c:	80 ec       	ldi	r24, 0xC0	; 192
     98e:	84 b9       	out	0x04, r24	; 4
	DDRC = 0x00 | (1<<FLASH_LED);
     990:	88 e0       	ldi	r24, 0x08	; 8
     992:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED);
     994:	88 e1       	ldi	r24, 0x18	; 24
     996:	8a b9       	out	0x0a, r24	; 10

	// Ausgänge ausschalten
	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     998:	8f e3       	ldi	r24, 0x3F	; 63
     99a:	85 b9       	out	0x05, r24	; 5
	PORTC = ~(1<<FLASH_LED);
     99c:	87 ef       	ldi	r24, 0xF7	; 247
     99e:	88 b9       	out	0x08, r24	; 8
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     9a0:	0b e2       	ldi	r16, 0x2B	; 43
     9a2:	10 e0       	ldi	r17, 0x00	; 0
     9a4:	87 ee       	ldi	r24, 0xE7	; 231
     9a6:	f8 01       	movw	r30, r16
     9a8:	80 83       	st	Z, r24

	// TWI aus Energiesparmode rausnehmen
	PRR != ~(1<<PRTWI);
     9aa:	80 91 64 00 	lds	r24, 0x0064

	// Whatchdog initialisieren
	wdt_reset();
     9ae:	a8 95       	wdr
	wdt_enable(WDTO_8S);
     9b0:	29 e2       	ldi	r18, 0x29	; 41
     9b2:	88 e1       	ldi	r24, 0x18	; 24
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	0f b6       	in	r0, 0x3f	; 63
     9b8:	f8 94       	cli
     9ba:	a8 95       	wdr
     9bc:	80 93 60 00 	sts	0x0060, r24
     9c0:	0f be       	out	0x3f, r0	; 63
     9c2:	20 93 60 00 	sts	0x0060, r18
	
	// Set clock divider to 4 => 2MHz
	clock_prescale_set(clock_div_4);
     9c6:	82 e0       	ldi	r24, 0x02	; 2
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	20 e8       	ldi	r18, 0x80	; 128
     9cc:	0f b6       	in	r0, 0x3f	; 63
     9ce:	f8 94       	cli
     9d0:	20 93 61 00 	sts	0x0061, r18
     9d4:	80 93 61 00 	sts	0x0061, r24
     9d8:	0f be       	out	0x3f, r0	; 63
	
	// UART initialisieren
	UART_first_init();
     9da:	0e 94 9c 04 	call	0x938	; 0x938 <UART_first_init>
	i2c_init();
     9de:	0e 94 a8 06 	call	0xd50	; 0xd50 <i2c_init>
	
	interval=0;
     9e2:	10 92 c3 01 	sts	0x01C3, r1
	
	// Timer 2 initialisieren (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     9e6:	87 e0       	ldi	r24, 0x07	; 7
     9e8:	80 93 b1 00 	sts	0x00B1, r24
   TIMSK2 = (1<<TOIE2);
     9ec:	91 e0       	ldi	r25, 0x01	; 1
     9ee:	90 93 70 00 	sts	0x0070, r25

 	// Timer 0 initialisieren (Blinken)
	TCCR0A = 0;
     9f2:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     9f8:	90 93 6e 00 	sts	0x006E, r25
	
	// Timer 1 initialisieren (Entprellen?)
	TCCR1A = 0;
     9fc:	10 92 80 00 	sts	0x0080, r1
	TIMER1_STOP;
     a00:	10 92 81 00 	sts	0x0081, r1
	TCCR1C = 0;
     a04:	10 92 82 00 	sts	0x0082, r1
	TIMSK1 = (1<<TOIE1);
     a08:	90 93 6f 00 	sts	0x006F, r25
	
	// Interrupt für Taster initialisieren
	EICRA = (1<<ISC01);
     a0c:	82 e0       	ldi	r24, 0x02	; 2
     a0e:	80 93 69 00 	sts	0x0069, r24
	EIMSK = (1<<INT0);
     a12:	9d bb       	out	0x1d, r25	; 29
	

	printf("\n\nStart\n\n");
     a14:	8e e4       	ldi	r24, 0x4E	; 78
     a16:	91 e0       	ldi	r25, 0x01	; 1
     a18:	0e 94 de 0c 	call	0x19bc	; 0x19bc <puts>
	STATUS_LED1_ON;		// grüne LED ein
     a1c:	f8 01       	movw	r30, r16
     a1e:	80 81       	ld	r24, Z
     a20:	80 61       	ori	r24, 0x10	; 16
     a22:	80 83       	st	Z, r24
	STATUS_LED2_OFF;		// rote LED aus
     a24:	80 81       	ld	r24, Z
     a26:	87 7f       	andi	r24, 0xF7	; 247
     a28:	80 83       	st	Z, r24
	set_relais(0);			// Relais aus
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
	mode = MODE_OFF;
     a30:	10 92 03 02 	sts	0x0203, r1
	
	int16_t	slope_std = 0;
	int16_t	slope_real = 0;
		
	// Interrupts aktivieren
	sei();
     a34:	78 94       	sei
     a36:	aa 24       	eor	r10, r10
     a38:	bb 24       	eor	r11, r11
     a3a:	77 24       	eor	r7, r7
     a3c:	ee 24       	eor	r14, r14
     a3e:	ff 24       	eor	r15, r15
     a40:	00 e0       	ldi	r16, 0x00	; 0
     a42:	ff ef       	ldi	r31, 0xFF	; 255
     a44:	f9 83       	std	Y+1, r31	; 0x01
     a46:	0f 2e       	mov	r0, r31
     a48:	f3 e0       	ldi	r31, 0x03	; 3
     a4a:	6f 2e       	mov	r6, r31
     a4c:	f0 2d       	mov	r31, r0

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
		case MODE_OFF:
			set_relais(0);
			STATUS_LED1_ON;      // Grün
     a4e:	0f 2e       	mov	r0, r31
     a50:	fb e2       	ldi	r31, 0x2B	; 43
     a52:	cf 2e       	mov	r12, r31
     a54:	dd 24       	eor	r13, r13
     a56:	f0 2d       	mov	r31, r0

   		if(off_counter) {
   			// Protection Counter läuft
  				off_counter--;
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
				printf("Off-Counter: %i; \n", off_counter);
     a58:	22 24       	eor	r2, r2
     a5a:	33 24       	eor	r3, r3
     a5c:	0f 2e       	mov	r0, r31
     a5e:	f0 e5       	ldi	r31, 0x50	; 80
     a60:	4f 2e       	mov	r4, r31
     a62:	f3 ec       	ldi	r31, 0xC3	; 195
     a64:	5f 2e       	mov	r5, r31
     a66:	f0 2d       	mov	r31, r0
		
	// Interrupts aktivieren
	sei();

   while(1) {
   	if(!(interval < 16)) { 					// Alle 16x (alle 4 Sekunden) Temperatur checken
     a68:	40 91 c3 01 	lds	r20, 0x01C3
     a6c:	40 31       	cpi	r20, 0x10	; 16
     a6e:	0c f4       	brge	.+2      	; 0xa72 <main+0x112>
     a70:	25 c1       	rjmp	.+586    	; 0xcbc <main+0x35c>
   		wdt_reset();                  	// Whatchdog zurücksetzen
     a72:	a8 95       	wdr

			temp = temp_sum / count;				// Mittelwert der 16 Messungen ermitteln
     a74:	c7 01       	movw	r24, r14
     a76:	60 2f       	mov	r22, r16
     a78:	70 e0       	ldi	r23, 0x00	; 0
     a7a:	0e 94 12 0b 	call	0x1624	; 0x1624 <__divmodhi4>
     a7e:	86 2f       	mov	r24, r22
     a80:	97 2f       	mov	r25, r23
     a82:	7c 01       	movw	r14, r24

   		interval=0;
     a84:	10 92 c3 01 	sts	0x01C3, r1
   		count=0;
			temp_sum = 0;
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     a88:	e1 14       	cp	r14, r1
     a8a:	f1 04       	cpc	r15, r1
     a8c:	61 f4       	brne	.+24     	; 0xaa6 <main+0x146>
	      	// error!
	      	printf("Error Temp=0");
     a8e:	00 d0       	rcall	.+0      	; 0xa90 <main+0x130>
     a90:	87 e5       	ldi	r24, 0x57	; 87
     a92:	91 e0       	ldi	r25, 0x01	; 1
     a94:	ed b7       	in	r30, 0x3d	; 61
     a96:	fe b7       	in	r31, 0x3e	; 62
     a98:	92 83       	std	Z+2, r25	; 0x02
     a9a:	81 83       	std	Z+1, r24	; 0x01
     a9c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     aa0:	0f 90       	pop	r0
     aa2:	0f 90       	pop	r0
     aa4:	db c0       	rjmp	.+438    	; 0xc5c <main+0x2fc>
	      }
	      else {
				if (startup>0) {
     aa6:	66 20       	and	r6, r6
     aa8:	b1 f0       	breq	.+44     	; 0xad6 <main+0x176>
					// wird nur beim ersten Durchlauf, direkt nach Startup ausgeführt
					printf("Startup %i ", startup);
     aaa:	00 d0       	rcall	.+0      	; 0xaac <main+0x14c>
     aac:	00 d0       	rcall	.+0      	; 0xaae <main+0x14e>
     aae:	ed b7       	in	r30, 0x3d	; 61
     ab0:	fe b7       	in	r31, 0x3e	; 62
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	84 e6       	ldi	r24, 0x64	; 100
     ab6:	91 e0       	ldi	r25, 0x01	; 1
     ab8:	91 83       	std	Z+1, r25	; 0x01
     aba:	80 83       	st	Z, r24
     abc:	62 82       	std	Z+2, r6	; 0x02
     abe:	13 82       	std	Z+3, r1	; 0x03
     ac0:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
					startup--;
     ac4:	6a 94       	dec	r6
					temp = get_temperature(ADR_T_OBJ1);
     ac6:	0f 90       	pop	r0
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	0f 90       	pop	r0
     ace:	87 e0       	ldi	r24, 0x07	; 7
     ad0:	0e 94 e6 03 	call	0x7cc	; 0x7cc <get_temperature>
     ad4:	7c 01       	movw	r14, r24
					slope = 0;
				}
   	   	printf("Temp: %i, ", temp);
     ad6:	00 d0       	rcall	.+0      	; 0xad8 <main+0x178>
     ad8:	00 d0       	rcall	.+0      	; 0xada <main+0x17a>
     ada:	ed b7       	in	r30, 0x3d	; 61
     adc:	fe b7       	in	r31, 0x3e	; 62
     ade:	31 96       	adiw	r30, 0x01	; 1
     ae0:	80 e7       	ldi	r24, 0x70	; 112
     ae2:	91 e0       	ldi	r25, 0x01	; 1
     ae4:	91 83       	std	Z+1, r25	; 0x01
     ae6:	80 83       	st	Z, r24
     ae8:	f3 82       	std	Z+3, r15	; 0x03
     aea:	e2 82       	std	Z+2, r14	; 0x02
     aec:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
   	   	add_value(temp);									// Neue Temperatur zu Array hinzufügen
     af0:	0f 90       	pop	r0
     af2:	0f 90       	pop	r0
     af4:	0f 90       	pop	r0
     af6:	0f 90       	pop	r0
     af8:	c7 01       	movw	r24, r14
     afa:	0e 94 17 02 	call	0x42e	; 0x42e <add_value>
   	   	slope_raw = get_slope();						// Aktuelle Steigung ermitteln
     afe:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <get_slope>
     b02:	4c 01       	movw	r8, r24
   	   	if (slope_raw < -100) slope_raw = -100;
   	   	
   	   	factor = (temp - 620) / -25;					// Fakort ermitteln
   	   	temp_a = get_temperature(ADR_T_A);
     b04:	86 e0       	ldi	r24, 0x06	; 6
     b06:	0e 94 e6 03 	call	0x7cc	; 0x7cc <get_temperature>
				else {
	   	   	slope = (31*slope + 10*slope_raw)/32;	// Positive Steigung wird mit einer Dämpfung von 16 gedämpft
	   	   }
	   	

	   		slope_real = get_slope2();
     b0a:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <get_slope2>
     b0e:	9b 83       	std	Y+3, r25	; 0x03
     b10:	8a 83       	std	Y+2, r24	; 0x02

				//printf("bc: %i,sr: %i", beep_counter, slope_real);
				if(beep_counter > 0) {
     b12:	1b 14       	cp	r1, r11
     b14:	54 f4       	brge	.+20     	; 0xb2a <main+0x1ca>
					beep_counter++;
					if((slope_real < 0)) {
     b16:	99 23       	and	r25, r25
     b18:	14 f0       	brlt	.+4      	; 0xb1e <main+0x1be>

	   		slope_real = get_slope2();

				//printf("bc: %i,sr: %i", beep_counter, slope_real);
				if(beep_counter > 0) {
					beep_counter++;
     b1a:	b3 94       	inc	r11
     b1c:	06 c0       	rjmp	.+12     	; 0xb2a <main+0x1ca>
					if((slope_real < 0)) {
						fx = fx+20;
     b1e:	94 e1       	ldi	r25, 0x14	; 20
     b20:	79 0e       	add	r7, r25
     b22:	0f 2e       	mov	r0, r31
     b24:	f6 ef       	ldi	r31, 0xF6	; 246
     b26:	bf 2e       	mov	r11, r31
     b28:	f0 2d       	mov	r31, r0
     b2a:	ec e3       	ldi	r30, 0x3C	; 60
     b2c:	e7 15       	cp	r30, r7
     b2e:	24 f4       	brge	.+8      	; 0xb38 <main+0x1d8>
     b30:	0f 2e       	mov	r0, r31
     b32:	fc e3       	ldi	r31, 0x3C	; 60
     b34:	7f 2e       	mov	r7, r31
     b36:	f0 2d       	mov	r31, r0
					}
				}
				
				if(fx > 60) fx= 60;

	   		slope_std = exp_slope(temp) + fx;
     b38:	c7 01       	movw	r24, r14
     b3a:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <exp_slope>
     b3e:	27 2d       	mov	r18, r7
     b40:	33 27       	eor	r19, r19
     b42:	27 fd       	sbrc	r18, 7
     b44:	30 95       	com	r19
     b46:	89 01       	movw	r16, r18
     b48:	08 0f       	add	r16, r24
     b4a:	19 1f       	adc	r17, r25
//   	   	max_slope = temp_a * -1.3 + 240;
//   	   	max_slope = max_slope * (600-temp)/50;
				max_slope = (float)temp * -0.8 + 360;

//   	   	printf("sl_raw: %i, sl: %i, s_max: %i, f: %i, int: %i t_a: %i\n", slope_raw, slope, max_slope, factor, integral, temp_a);
   	   	printf("exp_s: %i, s2: %i, bc: %i, fx: %i\n", slope_std, slope_real, beep_counter, fx);
     b4c:	8d b7       	in	r24, 0x3d	; 61
     b4e:	9e b7       	in	r25, 0x3e	; 62
     b50:	0a 97       	sbiw	r24, 0x0a	; 10
     b52:	0f b6       	in	r0, 0x3f	; 63
     b54:	f8 94       	cli
     b56:	9e bf       	out	0x3e, r25	; 62
     b58:	0f be       	out	0x3f, r0	; 63
     b5a:	8d bf       	out	0x3d, r24	; 61
     b5c:	ed b7       	in	r30, 0x3d	; 61
     b5e:	fe b7       	in	r31, 0x3e	; 62
     b60:	31 96       	adiw	r30, 0x01	; 1
     b62:	8b e7       	ldi	r24, 0x7B	; 123
     b64:	91 e0       	ldi	r25, 0x01	; 1
     b66:	91 83       	std	Z+1, r25	; 0x01
     b68:	80 83       	st	Z, r24
     b6a:	13 83       	std	Z+3, r17	; 0x03
     b6c:	02 83       	std	Z+2, r16	; 0x02
     b6e:	8a 81       	ldd	r24, Y+2	; 0x02
     b70:	9b 81       	ldd	r25, Y+3	; 0x03
     b72:	95 83       	std	Z+5, r25	; 0x05
     b74:	84 83       	std	Z+4, r24	; 0x04
     b76:	8b 2d       	mov	r24, r11
     b78:	99 27       	eor	r25, r25
     b7a:	87 fd       	sbrc	r24, 7
     b7c:	90 95       	com	r25
     b7e:	97 83       	std	Z+7, r25	; 0x07
     b80:	86 83       	std	Z+6, r24	; 0x06
     b82:	31 87       	std	Z+9, r19	; 0x09
     b84:	20 87       	std	Z+8, r18	; 0x08
     b86:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>

//				if((slope > max_slope) || (integral > 500)) {
				if(slope_real > slope_std) {
     b8a:	ed b7       	in	r30, 0x3d	; 61
     b8c:	fe b7       	in	r31, 0x3e	; 62
     b8e:	3a 96       	adiw	r30, 0x0a	; 10
     b90:	0f b6       	in	r0, 0x3f	; 63
     b92:	f8 94       	cli
     b94:	fe bf       	out	0x3e, r31	; 62
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	ed bf       	out	0x3d, r30	; 61
     b9a:	8a 81       	ldd	r24, Y+2	; 0x02
     b9c:	9b 81       	ldd	r25, Y+3	; 0x03
     b9e:	08 17       	cp	r16, r24
     ba0:	19 07       	cpc	r17, r25
     ba2:	0c f0       	brlt	.+2      	; 0xba6 <main+0x246>
     ba4:	5a c0       	rjmp	.+180    	; 0xc5a <main+0x2fa>
					on_counter++;
     ba6:	a3 94       	inc	r10
		   		printf("On-Counter: %i; \n", on_counter);
     ba8:	00 d0       	rcall	.+0      	; 0xbaa <main+0x24a>
     baa:	00 d0       	rcall	.+0      	; 0xbac <main+0x24c>
     bac:	ed b7       	in	r30, 0x3d	; 61
     bae:	fe b7       	in	r31, 0x3e	; 62
     bb0:	31 96       	adiw	r30, 0x01	; 1
     bb2:	8e e9       	ldi	r24, 0x9E	; 158
     bb4:	91 e0       	ldi	r25, 0x01	; 1
     bb6:	91 83       	std	Z+1, r25	; 0x01
     bb8:	80 83       	st	Z, r24
     bba:	a2 82       	std	Z+2, r10	; 0x02
     bbc:	13 82       	std	Z+3, r1	; 0x03
     bbe:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
	   			if(mode == MODE_ON_NO_PROT){
     bc2:	0f 90       	pop	r0
     bc4:	0f 90       	pop	r0
     bc6:	0f 90       	pop	r0
     bc8:	0f 90       	pop	r0
     bca:	80 91 03 02 	lds	r24, 0x0203
     bce:	82 30       	cpi	r24, 0x02	; 2
     bd0:	59 f4       	brne	.+22     	; 0xbe8 <main+0x288>
						//on_counter++;
	   				if(on_counter==3){
     bd2:	93 e0       	ldi	r25, 0x03	; 3
     bd4:	a9 16       	cp	r10, r25
     bd6:	09 f0       	breq	.+2      	; 0xbda <main+0x27a>
     bd8:	41 c0       	rjmp	.+130    	; 0xc5c <main+0x2fc>
	   					beep(BEEP_SHORT);
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	0e 94 09 03 	call	0x612	; 0x612 <beep>
     be0:	aa 24       	eor	r10, r10
     be2:	bb 24       	eor	r11, r11
     be4:	b3 94       	inc	r11
     be6:	3a c0       	rjmp	.+116    	; 0xc5c <main+0x2fc>
	   					beep_counter=1;
	   					on_counter = 0;
	   				}
  					}
   				else {
   					if(get_last_slope() > 0) {
     be8:	0e 94 ba 02 	call	0x574	; 0x574 <get_last_slope>
     bec:	18 16       	cp	r1, r24
     bee:	19 06       	cpc	r1, r25
     bf0:	94 f5       	brge	.+100    	; 0xc56 <main+0x2f6>
							//on_counter++;
			   			if((on_counter > 11) || (temp > 520)) {
     bf2:	eb e0       	ldi	r30, 0x0B	; 11
     bf4:	ea 15       	cp	r30, r10
     bf6:	28 f0       	brcs	.+10     	; 0xc02 <main+0x2a2>
     bf8:	f9 e0       	ldi	r31, 0x09	; 9
     bfa:	ef 16       	cp	r14, r31
     bfc:	f2 e0       	ldi	r31, 0x02	; 2
     bfe:	ff 06       	cpc	r15, r31
     c00:	b4 f0       	brlt	.+44     	; 0xc2e <main+0x2ce>
   							off_counter = OFF_COUNTER+1;
     c02:	53 e0       	ldi	r21, 0x03	; 3
     c04:	50 93 ca 01 	sts	0x01CA, r21
   							on_counter = 0;
   							if(mode == MODE_ON) {
     c08:	80 91 03 02 	lds	r24, 0x0203
     c0c:	81 30       	cpi	r24, 0x01	; 1
     c0e:	19 f0       	breq	.+6      	; 0xc16 <main+0x2b6>
     c10:	aa 24       	eor	r10, r10
     c12:	83 e0       	ldi	r24, 0x03	; 3
     c14:	27 c0       	rjmp	.+78     	; 0xc64 <main+0x304>
	   							beep(BEEP_XLONG);
     c16:	84 e0       	ldi	r24, 0x04	; 4
     c18:	0e 94 09 03 	call	0x612	; 0x612 <beep>
   								if(temp<500) {
     c1c:	84 ef       	ldi	r24, 0xF4	; 244
     c1e:	e8 16       	cp	r14, r24
     c20:	81 e0       	ldi	r24, 0x01	; 1
     c22:	f8 06       	cpc	r15, r24
     c24:	d4 f4       	brge	.+52     	; 0xc5a <main+0x2fa>
     c26:	aa 24       	eor	r10, r10
     c28:	bb 24       	eor	r11, r11
     c2a:	b3 94       	inc	r11
     c2c:	17 c0       	rjmp	.+46     	; 0xc5c <main+0x2fc>
   									//fx = fx+20;
   								}
   							}
		   				}
		   				else {
		   					if( ((on_counter > 4) && ((on_counter % 3) == 0)) || (temp > 500) ) {
     c2e:	94 e0       	ldi	r25, 0x04	; 4
     c30:	9a 15       	cp	r25, r10
     c32:	30 f4       	brcc	.+12     	; 0xc40 <main+0x2e0>
     c34:	8a 2d       	mov	r24, r10
     c36:	63 e0       	ldi	r22, 0x03	; 3
     c38:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <__udivmodqi4>
     c3c:	99 23       	and	r25, r25
     c3e:	29 f0       	breq	.+10     	; 0xc4a <main+0x2ea>
     c40:	e5 ef       	ldi	r30, 0xF5	; 245
     c42:	ee 16       	cp	r14, r30
     c44:	e1 e0       	ldi	r30, 0x01	; 1
     c46:	fe 06       	cpc	r15, r30
     c48:	4c f0       	brlt	.+18     	; 0xc5c <main+0x2fc>
		   						beep(BEEP_LONG);
     c4a:	83 e0       	ldi	r24, 0x03	; 3
     c4c:	0e 94 09 03 	call	0x612	; 0x612 <beep>
     c50:	bb 24       	eor	r11, r11
     c52:	b3 94       	inc	r11
     c54:	03 c0       	rjmp	.+6      	; 0xc5c <main+0x2fc>
		   						beep_counter = 1;
		   					}
   						}
   					}
   					else {
   						if(slope_raw<0) on_counter=0;
     c56:	99 20       	and	r9, r9
     c58:	0c f4       	brge	.+2      	; 0xc5c <main+0x2fc>
     c5a:	aa 24       	eor	r10, r10
				else {
					on_counter = 0;
				}					
   	   }

   		if(off_counter) {
     c5c:	80 91 ca 01 	lds	r24, 0x01CA
     c60:	88 23       	and	r24, r24
     c62:	01 f1       	breq	.+64     	; 0xca4 <main+0x344>
   			// Protection Counter läuft
  				off_counter--;
     c64:	81 50       	subi	r24, 0x01	; 1
     c66:	80 93 ca 01 	sts	0x01CA, r24
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     c6a:	80 91 03 02 	lds	r24, 0x0203
     c6e:	81 30       	cpi	r24, 0x01	; 1
     c70:	19 f4       	brne	.+6      	; 0xc78 <main+0x318>
     c72:	f3 e0       	ldi	r31, 0x03	; 3
     c74:	f0 93 03 02 	sts	0x0203, r31
				printf("Off-Counter: %i; \n", off_counter);
     c78:	00 d0       	rcall	.+0      	; 0xc7a <main+0x31a>
     c7a:	00 d0       	rcall	.+0      	; 0xc7c <main+0x31c>
     c7c:	ed b7       	in	r30, 0x3d	; 61
     c7e:	fe b7       	in	r31, 0x3e	; 62
     c80:	31 96       	adiw	r30, 0x01	; 1
     c82:	80 eb       	ldi	r24, 0xB0	; 176
     c84:	91 e0       	ldi	r25, 0x01	; 1
     c86:	91 83       	std	Z+1, r25	; 0x01
     c88:	80 83       	st	Z, r24
     c8a:	80 91 ca 01 	lds	r24, 0x01CA
     c8e:	82 83       	std	Z+2, r24	; 0x02
     c90:	13 82       	std	Z+3, r1	; 0x03
     c92:	0e 94 c2 0c 	call	0x1984	; 0x1984 <printf>
     c96:	71 01       	movw	r14, r2
     c98:	00 e0       	ldi	r16, 0x00	; 0
     c9a:	0f 90       	pop	r0
     c9c:	0f 90       	pop	r0
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	1f c0       	rjmp	.+62     	; 0xce2 <main+0x382>
   		}
   		else {
   			if(mode == MODE_TEMP_PROT) {
     ca4:	80 91 03 02 	lds	r24, 0x0203
     ca8:	83 30       	cpi	r24, 0x03	; 3
     caa:	19 f0       	breq	.+6      	; 0xcb2 <main+0x352>
     cac:	71 01       	movw	r14, r2
     cae:	00 e0       	ldi	r16, 0x00	; 0
     cb0:	18 c0       	rjmp	.+48     	; 0xce2 <main+0x382>
   				slope = 0;
   				integral = 0;
   				mode = MODE_OFF;
     cb2:	10 92 03 02 	sts	0x0203, r1
     cb6:	71 01       	movw	r14, r2
     cb8:	00 e0       	ldi	r16, 0x00	; 0
     cba:	1e c0       	rjmp	.+60     	; 0xcf8 <main+0x398>
   			}
   		}
		}
		else if(interval != last_interval) {
     cbc:	24 2f       	mov	r18, r20
     cbe:	33 27       	eor	r19, r19
     cc0:	27 fd       	sbrc	r18, 7
     cc2:	30 95       	com	r19
     cc4:	e9 81       	ldd	r30, Y+1	; 0x01
     cc6:	8e 2f       	mov	r24, r30
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	28 17       	cp	r18, r24
     ccc:	39 07       	cpc	r19, r25
     cce:	49 f0       	breq	.+18     	; 0xce2 <main+0x382>
			// In jedem Interval 1x die Temperatur abrufen
			// und für den Mittelwert aufsummieren
   		last_interval = interval;
     cd0:	49 83       	std	Y+1, r20	; 0x01
    		if(count<16) {
     cd2:	00 31       	cpi	r16, 0x10	; 16
     cd4:	30 f4       	brcc	.+12     	; 0xce2 <main+0x382>
	   		count++;
     cd6:	0f 5f       	subi	r16, 0xFF	; 255
   			// Messwerte für den Mittelwert aufsummieren
   			temp_sum += get_temperature(ADR_T_OBJ1);
     cd8:	87 e0       	ldi	r24, 0x07	; 7
     cda:	0e 94 e6 03 	call	0x7cc	; 0x7cc <get_temperature>
     cde:	e8 0e       	add	r14, r24
     ce0:	f9 1e       	adc	r15, r25
   		}
   	}

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
     ce2:	80 91 03 02 	lds	r24, 0x0203
     ce6:	81 30       	cpi	r24, 0x01	; 1
     ce8:	b1 f0       	breq	.+44     	; 0xd16 <main+0x3b6>
     cea:	81 30       	cpi	r24, 0x01	; 1
     cec:	28 f0       	brcs	.+10     	; 0xcf8 <main+0x398>
     cee:	82 30       	cpi	r24, 0x02	; 2
     cf0:	b1 f0       	breq	.+44     	; 0xd1e <main+0x3be>
     cf2:	83 30       	cpi	r24, 0x03	; 3
     cf4:	39 f5       	brne	.+78     	; 0xd44 <main+0x3e4>
     cf6:	1b c0       	rjmp	.+54     	; 0xd2e <main+0x3ce>
		case MODE_OFF:
			set_relais(0);
     cf8:	80 e0       	ldi	r24, 0x00	; 0
     cfa:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED1_ON;      // Grün
     cfe:	f6 01       	movw	r30, r12
     d00:	80 81       	ld	r24, Z
     d02:	80 61       	ori	r24, 0x10	; 16
     d04:	80 83       	st	Z, r24
			STATUS_LED2_OFF;
     d06:	80 81       	ld	r24, Z
     d08:	87 7f       	andi	r24, 0xF7	; 247
     d0a:	80 83       	st	Z, r24
			off_counter = 0;
     d0c:	10 92 ca 01 	sts	0x01CA, r1
     d10:	aa 24       	eor	r10, r10
     d12:	bb 24       	eor	r11, r11
     d14:	19 c0       	rjmp	.+50     	; 0xd48 <main+0x3e8>
			on_counter = 0;
			beep_counter = 0;
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
     d16:	f6 01       	movw	r30, r12
     d18:	80 81       	ld	r24, Z
     d1a:	80 61       	ori	r24, 0x10	; 16
     d1c:	80 83       	st	Z, r24
		case MODE_ON_NO_PROT:
			set_relais(1);
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED2_ON;      // Rot
     d24:	f6 01       	movw	r30, r12
     d26:	80 81       	ld	r24, Z
     d28:	88 60       	ori	r24, 0x08	; 8
     d2a:	80 83       	st	Z, r24
     d2c:	0d c0       	rjmp	.+26     	; 0xd48 <main+0x3e8>
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     d2e:	80 e0       	ldi	r24, 0x00	; 0
     d30:	0e 94 e6 02 	call	0x5cc	; 0x5cc <set_relais>
			STATUS_LED1_OFF;
     d34:	f6 01       	movw	r30, r12
     d36:	80 81       	ld	r24, Z
     d38:	8f 7e       	andi	r24, 0xEF	; 239
     d3a:	80 83       	st	Z, r24
			STATUS_LED2_ON;      // Rot
     d3c:	80 81       	ld	r24, Z
     d3e:	88 60       	ori	r24, 0x08	; 8
     d40:	80 83       	st	Z, r24
     d42:	02 c0       	rjmp	.+4      	; 0xd48 <main+0x3e8>
			slope = 0;
			integral = 0;
			break;
		default:
			mode = MODE_OFF;
     d44:	10 92 03 02 	sts	0x0203, r1
     d48:	c2 01       	movw	r24, r4
     d4a:	01 97       	sbiw	r24, 0x01	; 1
     d4c:	f1 f7       	brne	.-4      	; 0xd4a <main+0x3ea>
     d4e:	8c ce       	rjmp	.-744    	; 0xa68 <main+0x108>

00000d50 <i2c_init>:
/*************************************************************************
 Initialization of the I2C bus interface. Need to be called only once
*************************************************************************/
void i2c_init(void){
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  TWSR = 0;                         /* no prescaler */
     d50:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
     d54:	e8 eb       	ldi	r30, 0xB8	; 184
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	8a ef       	ldi	r24, 0xFA	; 250
     d5a:	80 83       	st	Z, r24
  TWBR = 10;
     d5c:	8a e0       	ldi	r24, 0x0A	; 10
     d5e:	80 83       	st	Z, r24
}/* i2c_init */
     d60:	08 95       	ret

00000d62 <i2c_start>:

/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address){
     d62:	98 2f       	mov	r25, r24
    uint8_t   twst;
    uint16_t timeout=0xFFFF;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     d64:	84 ea       	ldi	r24, 0xA4	; 164
     d66:	80 93 bc 00 	sts	0x00BC, r24
     d6a:	2e ef       	ldi	r18, 0xFE	; 254
     d6c:	3f ef       	ldi	r19, 0xFF	; 255

	// wait until  START condition has been transmitted
    while( --timeout > 0 ){
        if( TWCR & (1<<TWINT) ){
     d6e:	ec eb       	ldi	r30, 0xBC	; 188
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	80 81       	ld	r24, Z
     d74:	88 23       	and	r24, r24
     d76:	24 f0       	brlt	.+8      	; 0xd80 <i2c_start+0x1e>

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);

	// wait until  START condition has been transmitted
    while( --timeout > 0 ){
     d78:	21 50       	subi	r18, 0x01	; 1
     d7a:	30 40       	sbci	r19, 0x00	; 0
     d7c:	d1 f7       	brne	.-12     	; 0xd72 <i2c_start+0x10>
     d7e:	24 c0       	rjmp	.+72     	; 0xdc8 <i2c_start+0x66>
        return 1;
    }
    timeout=0xFFFF;

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
     d80:	80 91 b9 00 	lds	r24, 0x00B9
     d84:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
     d86:	88 30       	cpi	r24, 0x08	; 8
     d88:	11 f0       	breq	.+4      	; 0xd8e <i2c_start+0x2c>
     d8a:	80 31       	cpi	r24, 0x10	; 16
     d8c:	e9 f4       	brne	.+58     	; 0xdc8 <i2c_start+0x66>

	// send device address
	TWDR = address;
     d8e:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
     d92:	84 e8       	ldi	r24, 0x84	; 132
     d94:	80 93 bc 00 	sts	0x00BC, r24
     d98:	2e ef       	ldi	r18, 0xFE	; 254
     d9a:	3f ef       	ldi	r19, 0xFF	; 255

	// wail until transmission completed and ACK/NACK has been received
    while( --timeout > 0 ){
        if( TWCR & (1<<TWINT) ){
     d9c:	ec eb       	ldi	r30, 0xBC	; 188
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	88 23       	and	r24, r24
     da4:	24 f0       	brlt	.+8      	; 0xdae <i2c_start+0x4c>
	// send device address
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);

	// wail until transmission completed and ACK/NACK has been received
    while( --timeout > 0 ){
     da6:	21 50       	subi	r18, 0x01	; 1
     da8:	30 40       	sbci	r19, 0x00	; 0
     daa:	d1 f7       	brne	.-12     	; 0xda0 <i2c_start+0x3e>
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <i2c_start+0x66>
    if( timeout == 0 ){
        //debug_str("i2c_start(): timeout\n");
        return 1;
    }
	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
     dae:	80 91 b9 00 	lds	r24, 0x00B9
     db2:	98 2f       	mov	r25, r24
     db4:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ){
     db6:	98 31       	cpi	r25, 0x18	; 24
     db8:	11 f4       	brne	.+4      	; 0xdbe <i2c_start+0x5c>
     dba:	80 e0       	ldi	r24, 0x00	; 0
     dbc:	08 95       	ret
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	90 34       	cpi	r25, 0x40	; 64
     dc2:	19 f0       	breq	.+6      	; 0xdca <i2c_start+0x68>
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	08 95       	ret
     dc8:	81 e0       	ldi	r24, 0x01	; 1
//		debug_str("\ni2c_start(): !!! com error !!!\n");
		return 1;
	}
	return 0;
}/* i2c_start */
     dca:	08 95       	ret

00000dcc <i2c_start_wait>:
/*************************************************************************
 Issues a start condition and sends address and transfer direction.
 If device is busy, use ack polling to wait until device is ready
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address){
     dcc:	cf 93       	push	r28
     dce:	df 93       	push	r29
     dd0:	28 2f       	mov	r18, r24
    uint8_t   twst;
    while ( 1 ) {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     dd2:	ec eb       	ldi	r30, 0xBC	; 188
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	94 ea       	ldi	r25, 0xA4	; 164

    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));

    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     dd8:	a9 eb       	ldi	r26, 0xB9	; 185
     dda:	b0 e0       	ldi	r27, 0x00	; 0
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;

    	// send device address
    	TWDR = address;
     ddc:	cb eb       	ldi	r28, 0xBB	; 187
     dde:	d0 e0       	ldi	r29, 0x00	; 0
    	TWCR = (1<<TWINT) | (1<<TWEN);
     de0:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) )
    	{    	
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     de2:	44 e9       	ldi	r20, 0x94	; 148
*************************************************************************/
void i2c_start_wait(unsigned char address){
    uint8_t   twst;
    while ( 1 ) {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     de4:	90 83       	st	Z, r25

    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
     de6:	80 81       	ld	r24, Z
     de8:	88 23       	and	r24, r24
     dea:	ec f7       	brge	.-6      	; 0xde6 <i2c_start_wait+0x1a>

    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     dec:	8c 91       	ld	r24, X
     dee:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
     df0:	88 30       	cpi	r24, 0x08	; 8
     df2:	11 f0       	breq	.+4      	; 0xdf8 <i2c_start_wait+0x2c>
     df4:	80 31       	cpi	r24, 0x10	; 16
     df6:	b1 f7       	brne	.-20     	; 0xde4 <i2c_start_wait+0x18>

    	// send device address
    	TWDR = address;
     df8:	28 83       	st	Y, r18
    	TWCR = (1<<TWINT) | (1<<TWEN);
     dfa:	30 83       	st	Z, r19

    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
     dfc:	80 81       	ld	r24, Z
     dfe:	88 23       	and	r24, r24
     e00:	ec f7       	brge	.-6      	; 0xdfc <i2c_start_wait+0x30>

    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     e02:	8c 91       	ld	r24, X
     e04:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) )
     e06:	80 32       	cpi	r24, 0x20	; 32
     e08:	11 f0       	breq	.+4      	; 0xe0e <i2c_start_wait+0x42>
     e0a:	88 35       	cpi	r24, 0x58	; 88
     e0c:	29 f4       	brne	.+10     	; 0xe18 <i2c_start_wait+0x4c>
    	{    	
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     e0e:	40 83       	st	Z, r20
	
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
     e10:	80 81       	ld	r24, Z
     e12:	84 fd       	sbrc	r24, 4
     e14:	fd cf       	rjmp	.-6      	; 0xe10 <i2c_start_wait+0x44>
     e16:	e6 cf       	rjmp	.-52     	; 0xde4 <i2c_start_wait+0x18>
    	}
    	//if( twst != TW_MT_SLA_ACK) return 1;
    	break;
     }

}/* i2c_start_wait */
     e18:	df 91       	pop	r29
     e1a:	cf 91       	pop	r28
     e1c:	08 95       	ret

00000e1e <i2c_rep_start>:

 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address){
    return i2c_start( address );
     e1e:	0e 94 b1 06 	call	0xd62	; 0xd62 <i2c_start>

}/* i2c_rep_start */
     e22:	08 95       	ret

00000e24 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void){
    uint16_t timeout=0xFFFF;
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     e24:	84 e9       	ldi	r24, 0x94	; 148
     e26:	80 93 bc 00 	sts	0x00BC, r24
     e2a:	2e ef       	ldi	r18, 0xFE	; 254
     e2c:	3f ef       	ldi	r19, 0xFF	; 255
	// wait until stop condition is executed and bus released
    while( --timeout > 0 ){
        if( !(TWCR&(1<<TWSTO)) ){
     e2e:	ec eb       	ldi	r30, 0xBC	; 188
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	80 81       	ld	r24, Z
     e34:	84 ff       	sbrs	r24, 4
     e36:	03 c0       	rjmp	.+6      	; 0xe3e <i2c_stop+0x1a>
void i2c_stop(void){
    uint16_t timeout=0xFFFF;
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
	// wait until stop condition is executed and bus released
    while( --timeout > 0 ){
     e38:	21 50       	subi	r18, 0x01	; 1
     e3a:	30 40       	sbci	r19, 0x00	; 0
     e3c:	d1 f7       	brne	.-12     	; 0xe32 <i2c_stop+0xe>
     e3e:	08 95       	ret

00000e40 <i2c_write>:
*************************************************************************/
unsigned char i2c_write( unsigned char data ){
    uint8_t   twst;
    uint16_t timeout=0xFFFF;
	// send data to the previously addressed device
	TWDR = data;
     e40:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     e44:	84 e8       	ldi	r24, 0x84	; 132
     e46:	80 93 bc 00 	sts	0x00BC, r24
     e4a:	2e ef       	ldi	r18, 0xFE	; 254
     e4c:	3f ef       	ldi	r19, 0xFF	; 255

	// wait until transmission completed
    // wait until  START condition has been transmitted
    while( --timeout > 0 ){
        if( TWCR & (1<<TWINT) ){
     e4e:	ec eb       	ldi	r30, 0xBC	; 188
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	88 23       	and	r24, r24
     e56:	2c f0       	brlt	.+10     	; 0xe62 <i2c_write+0x22>
	TWDR = data;
	TWCR = (1<<TWINT) | (1<<TWEN);

	// wait until transmission completed
    // wait until  START condition has been transmitted
    while( --timeout > 0 ){
     e58:	21 50       	subi	r18, 0x01	; 1
     e5a:	30 40       	sbci	r19, 0x00	; 0
     e5c:	d1 f7       	brne	.-12     	; 0xe52 <i2c_write+0x12>
     e5e:	91 e0       	ldi	r25, 0x01	; 1
     e60:	07 c0       	rjmp	.+14     	; 0xe70 <i2c_write+0x30>
        //debug_str("i2c_write(): timeout\n");
        return 1;
    }

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     e62:	80 91 b9 00 	lds	r24, 0x00B9
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	88 7f       	andi	r24, 0xF8	; 248
     e6a:	88 32       	cpi	r24, 0x28	; 40
     e6c:	09 f0       	breq	.+2      	; 0xe70 <i2c_write+0x30>
     e6e:	91 e0       	ldi	r25, 0x01	; 1
		//debug_str("i2c_write(): com error\n");
		return 1;
	}
	return 0;

}/* i2c_write */
     e70:	89 2f       	mov	r24, r25
     e72:	08 95       	ret

00000e74 <i2c_readAck>:

 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     e74:	84 ec       	ldi	r24, 0xC4	; 196
     e76:	80 93 bc 00 	sts	0x00BC, r24
     e7a:	2e ef       	ldi	r18, 0xFE	; 254
     e7c:	3f ef       	ldi	r19, 0xFF	; 255
	while( --timeout > 0 ){
		if( TWCR & (1<<TWINT) ){
     e7e:	ec eb       	ldi	r30, 0xBC	; 188
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	88 23       	and	r24, r24
     e86:	1c f4       	brge	.+6      	; 0xe8e <i2c_readAck+0x1a>
		    return TWDR;
     e88:	80 91 bb 00 	lds	r24, 0x00BB
     e8c:	08 95       	ret
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
	while( --timeout > 0 ){
     e8e:	21 50       	subi	r18, 0x01	; 1
     e90:	30 40       	sbci	r19, 0x00	; 0
     e92:	b9 f7       	brne	.-18     	; 0xe82 <i2c_readAck+0xe>
     e94:	80 e0       	ldi	r24, 0x00	; 0
		    return TWDR;
		}
	}
    //debug_str("i2c_readAck(): timeout\n");
    return 0;
}/* i2c_readAck */
     e96:	08 95       	ret

00000e98 <i2c_readNak>:

 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN);
     e98:	84 e8       	ldi	r24, 0x84	; 132
     e9a:	80 93 bc 00 	sts	0x00BC, r24
     e9e:	2e ef       	ldi	r18, 0xFE	; 254
     ea0:	3f ef       	ldi	r19, 0xFF	; 255
	while( --timeout > 0 ){
		if( TWCR & (1<<TWINT) ){
     ea2:	ec eb       	ldi	r30, 0xBC	; 188
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	88 23       	and	r24, r24
     eaa:	1c f4       	brge	.+6      	; 0xeb2 <i2c_readNak+0x1a>
			return TWDR;
     eac:	80 91 bb 00 	lds	r24, 0x00BB
     eb0:	08 95       	ret
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN);
	while( --timeout > 0 ){
     eb2:	21 50       	subi	r18, 0x01	; 1
     eb4:	30 40       	sbci	r19, 0x00	; 0
     eb6:	b9 f7       	brne	.-18     	; 0xea6 <i2c_readNak+0xe>
     eb8:	80 e0       	ldi	r24, 0x00	; 0
			return TWDR;
		}
	}
    //debug_str("i2c_readNak(): timeout\n");
	return 0;
}/* i2c_readNak */
     eba:	08 95       	ret

00000ebc <searchI2C>:

// Print out all the active I2C addresses on the bus
void searchI2C(){
     ebc:	1f 93       	push	r17
     ebe:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t devAdr;
	//debug_str("Discovered I2C addresses: ");
	for( devAdr=0; devAdr<=127; devAdr++ ){
		if( !i2c_start( (devAdr<<1) | I2C_WRITE ) ){
     ec0:	81 2f       	mov	r24, r17
     ec2:	88 0f       	add	r24, r24
     ec4:	0e 94 b1 06 	call	0xd62	; 0xd62 <i2c_start>
			//debug_hex(devAdr, 2);
            //debug_putc(' ');
		}
		i2c_stop();                             // set stop conditon = release bus
     ec8:	0e 94 12 07 	call	0xe24	; 0xe24 <i2c_stop>

// Print out all the active I2C addresses on the bus
void searchI2C(){
	uint8_t devAdr;
	//debug_str("Discovered I2C addresses: ");
	for( devAdr=0; devAdr<=127; devAdr++ ){
     ecc:	1f 5f       	subi	r17, 0xFF	; 255
     ece:	10 38       	cpi	r17, 0x80	; 128
     ed0:	b9 f7       	brne	.-18     	; 0xec0 <searchI2C+0x4>
            //debug_putc(' ');
		}
		i2c_stop();                             // set stop conditon = release bus
	}
	//debug_str("done\n");
}
     ed2:	1f 91       	pop	r17
     ed4:	08 95       	ret

00000ed6 <vfprintf>:
     ed6:	a1 e1       	ldi	r26, 0x11	; 17
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e1 e7       	ldi	r30, 0x71	; 113
     edc:	f7 e0       	ldi	r31, 0x07	; 7
     ede:	0c 94 25 0b 	jmp	0x164a	; 0x164a <__prologue_saves__>
     ee2:	3c 01       	movw	r6, r24
     ee4:	7f 87       	std	Y+15, r23	; 0x0f
     ee6:	6e 87       	std	Y+14, r22	; 0x0e
     ee8:	6a 01       	movw	r12, r20
     eea:	fc 01       	movw	r30, r24
     eec:	17 82       	std	Z+7, r1	; 0x07
     eee:	16 82       	std	Z+6, r1	; 0x06
     ef0:	83 81       	ldd	r24, Z+3	; 0x03
     ef2:	81 fd       	sbrc	r24, 1
     ef4:	03 c0       	rjmp	.+6      	; 0xefc <vfprintf+0x26>
     ef6:	6f ef       	ldi	r22, 0xFF	; 255
     ef8:	7f ef       	ldi	r23, 0xFF	; 255
     efa:	6f c3       	rjmp	.+1758   	; 0x15da <vfprintf+0x704>
     efc:	9e 01       	movw	r18, r28
     efe:	2f 5f       	subi	r18, 0xFF	; 255
     f00:	3f 4f       	sbci	r19, 0xFF	; 255
     f02:	39 8b       	std	Y+17, r19	; 0x11
     f04:	28 8b       	std	Y+16, r18	; 0x10
     f06:	f3 01       	movw	r30, r6
     f08:	23 81       	ldd	r18, Z+3	; 0x03
     f0a:	ee 85       	ldd	r30, Y+14	; 0x0e
     f0c:	ff 85       	ldd	r31, Y+15	; 0x0f
     f0e:	23 fd       	sbrc	r18, 3
     f10:	85 91       	lpm	r24, Z+
     f12:	23 ff       	sbrs	r18, 3
     f14:	81 91       	ld	r24, Z+
     f16:	ff 87       	std	Y+15, r31	; 0x0f
     f18:	ee 87       	std	Y+14, r30	; 0x0e
     f1a:	88 23       	and	r24, r24
     f1c:	09 f4       	brne	.+2      	; 0xf20 <vfprintf+0x4a>
     f1e:	5a c3       	rjmp	.+1716   	; 0x15d4 <vfprintf+0x6fe>
     f20:	85 32       	cpi	r24, 0x25	; 37
     f22:	51 f4       	brne	.+20     	; 0xf38 <vfprintf+0x62>
     f24:	ee 85       	ldd	r30, Y+14	; 0x0e
     f26:	ff 85       	ldd	r31, Y+15	; 0x0f
     f28:	23 fd       	sbrc	r18, 3
     f2a:	85 91       	lpm	r24, Z+
     f2c:	23 ff       	sbrs	r18, 3
     f2e:	81 91       	ld	r24, Z+
     f30:	ff 87       	std	Y+15, r31	; 0x0f
     f32:	ee 87       	std	Y+14, r30	; 0x0e
     f34:	85 32       	cpi	r24, 0x25	; 37
     f36:	29 f4       	brne	.+10     	; 0xf42 <vfprintf+0x6c>
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	b3 01       	movw	r22, r6
     f3c:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
     f40:	e2 cf       	rjmp	.-60     	; 0xf06 <vfprintf+0x30>
     f42:	98 2f       	mov	r25, r24
     f44:	10 e0       	ldi	r17, 0x00	; 0
     f46:	88 24       	eor	r8, r8
     f48:	99 24       	eor	r9, r9
     f4a:	10 32       	cpi	r17, 0x20	; 32
     f4c:	b0 f4       	brcc	.+44     	; 0xf7a <vfprintf+0xa4>
     f4e:	9b 32       	cpi	r25, 0x2B	; 43
     f50:	69 f0       	breq	.+26     	; 0xf6c <vfprintf+0x96>
     f52:	9c 32       	cpi	r25, 0x2C	; 44
     f54:	28 f4       	brcc	.+10     	; 0xf60 <vfprintf+0x8a>
     f56:	90 32       	cpi	r25, 0x20	; 32
     f58:	51 f0       	breq	.+20     	; 0xf6e <vfprintf+0x98>
     f5a:	93 32       	cpi	r25, 0x23	; 35
     f5c:	71 f4       	brne	.+28     	; 0xf7a <vfprintf+0xa4>
     f5e:	0b c0       	rjmp	.+22     	; 0xf76 <vfprintf+0xa0>
     f60:	9d 32       	cpi	r25, 0x2D	; 45
     f62:	39 f0       	breq	.+14     	; 0xf72 <vfprintf+0x9c>
     f64:	90 33       	cpi	r25, 0x30	; 48
     f66:	49 f4       	brne	.+18     	; 0xf7a <vfprintf+0xa4>
     f68:	11 60       	ori	r17, 0x01	; 1
     f6a:	28 c0       	rjmp	.+80     	; 0xfbc <vfprintf+0xe6>
     f6c:	12 60       	ori	r17, 0x02	; 2
     f6e:	14 60       	ori	r17, 0x04	; 4
     f70:	25 c0       	rjmp	.+74     	; 0xfbc <vfprintf+0xe6>
     f72:	18 60       	ori	r17, 0x08	; 8
     f74:	23 c0       	rjmp	.+70     	; 0xfbc <vfprintf+0xe6>
     f76:	10 61       	ori	r17, 0x10	; 16
     f78:	21 c0       	rjmp	.+66     	; 0xfbc <vfprintf+0xe6>
     f7a:	17 fd       	sbrc	r17, 7
     f7c:	2a c0       	rjmp	.+84     	; 0xfd2 <vfprintf+0xfc>
     f7e:	89 2f       	mov	r24, r25
     f80:	80 53       	subi	r24, 0x30	; 48
     f82:	8a 30       	cpi	r24, 0x0A	; 10
     f84:	78 f4       	brcc	.+30     	; 0xfa4 <vfprintf+0xce>
     f86:	16 ff       	sbrs	r17, 6
     f88:	06 c0       	rjmp	.+12     	; 0xf96 <vfprintf+0xc0>
     f8a:	fa e0       	ldi	r31, 0x0A	; 10
     f8c:	9f 9e       	mul	r9, r31
     f8e:	90 2c       	mov	r9, r0
     f90:	11 24       	eor	r1, r1
     f92:	98 0e       	add	r9, r24
     f94:	13 c0       	rjmp	.+38     	; 0xfbc <vfprintf+0xe6>
     f96:	3a e0       	ldi	r19, 0x0A	; 10
     f98:	83 9e       	mul	r8, r19
     f9a:	80 2c       	mov	r8, r0
     f9c:	11 24       	eor	r1, r1
     f9e:	88 0e       	add	r8, r24
     fa0:	10 62       	ori	r17, 0x20	; 32
     fa2:	0c c0       	rjmp	.+24     	; 0xfbc <vfprintf+0xe6>
     fa4:	9e 32       	cpi	r25, 0x2E	; 46
     fa6:	21 f4       	brne	.+8      	; 0xfb0 <vfprintf+0xda>
     fa8:	16 fd       	sbrc	r17, 6
     faa:	14 c3       	rjmp	.+1576   	; 0x15d4 <vfprintf+0x6fe>
     fac:	10 64       	ori	r17, 0x40	; 64
     fae:	06 c0       	rjmp	.+12     	; 0xfbc <vfprintf+0xe6>
     fb0:	9c 36       	cpi	r25, 0x6C	; 108
     fb2:	11 f4       	brne	.+4      	; 0xfb8 <vfprintf+0xe2>
     fb4:	10 68       	ori	r17, 0x80	; 128
     fb6:	02 c0       	rjmp	.+4      	; 0xfbc <vfprintf+0xe6>
     fb8:	98 36       	cpi	r25, 0x68	; 104
     fba:	59 f4       	brne	.+22     	; 0xfd2 <vfprintf+0xfc>
     fbc:	ee 85       	ldd	r30, Y+14	; 0x0e
     fbe:	ff 85       	ldd	r31, Y+15	; 0x0f
     fc0:	23 fd       	sbrc	r18, 3
     fc2:	95 91       	lpm	r25, Z+
     fc4:	23 ff       	sbrs	r18, 3
     fc6:	91 91       	ld	r25, Z+
     fc8:	ff 87       	std	Y+15, r31	; 0x0f
     fca:	ee 87       	std	Y+14, r30	; 0x0e
     fcc:	99 23       	and	r25, r25
     fce:	09 f0       	breq	.+2      	; 0xfd2 <vfprintf+0xfc>
     fd0:	bc cf       	rjmp	.-136    	; 0xf4a <vfprintf+0x74>
     fd2:	89 2f       	mov	r24, r25
     fd4:	85 54       	subi	r24, 0x45	; 69
     fd6:	83 30       	cpi	r24, 0x03	; 3
     fd8:	20 f4       	brcc	.+8      	; 0xfe2 <vfprintf+0x10c>
     fda:	81 2f       	mov	r24, r17
     fdc:	80 61       	ori	r24, 0x10	; 16
     fde:	90 5e       	subi	r25, 0xE0	; 224
     fe0:	07 c0       	rjmp	.+14     	; 0xff0 <vfprintf+0x11a>
     fe2:	89 2f       	mov	r24, r25
     fe4:	85 56       	subi	r24, 0x65	; 101
     fe6:	83 30       	cpi	r24, 0x03	; 3
     fe8:	08 f0       	brcs	.+2      	; 0xfec <vfprintf+0x116>
     fea:	9f c1       	rjmp	.+830    	; 0x132a <vfprintf+0x454>
     fec:	81 2f       	mov	r24, r17
     fee:	8f 7e       	andi	r24, 0xEF	; 239
     ff0:	86 fd       	sbrc	r24, 6
     ff2:	02 c0       	rjmp	.+4      	; 0xff8 <vfprintf+0x122>
     ff4:	76 e0       	ldi	r23, 0x06	; 6
     ff6:	97 2e       	mov	r9, r23
     ff8:	6f e3       	ldi	r22, 0x3F	; 63
     ffa:	f6 2e       	mov	r15, r22
     ffc:	f8 22       	and	r15, r24
     ffe:	95 36       	cpi	r25, 0x65	; 101
    1000:	19 f4       	brne	.+6      	; 0x1008 <vfprintf+0x132>
    1002:	f0 e4       	ldi	r31, 0x40	; 64
    1004:	ff 2a       	or	r15, r31
    1006:	07 c0       	rjmp	.+14     	; 0x1016 <vfprintf+0x140>
    1008:	96 36       	cpi	r25, 0x66	; 102
    100a:	19 f4       	brne	.+6      	; 0x1012 <vfprintf+0x13c>
    100c:	20 e8       	ldi	r18, 0x80	; 128
    100e:	f2 2a       	or	r15, r18
    1010:	02 c0       	rjmp	.+4      	; 0x1016 <vfprintf+0x140>
    1012:	91 10       	cpse	r9, r1
    1014:	9a 94       	dec	r9
    1016:	f7 fe       	sbrs	r15, 7
    1018:	0a c0       	rjmp	.+20     	; 0x102e <vfprintf+0x158>
    101a:	3b e3       	ldi	r19, 0x3B	; 59
    101c:	39 15       	cp	r19, r9
    101e:	18 f4       	brcc	.+6      	; 0x1026 <vfprintf+0x150>
    1020:	5c e3       	ldi	r21, 0x3C	; 60
    1022:	b5 2e       	mov	r11, r21
    1024:	02 c0       	rjmp	.+4      	; 0x102a <vfprintf+0x154>
    1026:	b9 2c       	mov	r11, r9
    1028:	b3 94       	inc	r11
    102a:	27 e0       	ldi	r18, 0x07	; 7
    102c:	09 c0       	rjmp	.+18     	; 0x1040 <vfprintf+0x16a>
    102e:	47 e0       	ldi	r20, 0x07	; 7
    1030:	49 15       	cp	r20, r9
    1032:	20 f4       	brcc	.+8      	; 0x103c <vfprintf+0x166>
    1034:	bb 24       	eor	r11, r11
    1036:	47 e0       	ldi	r20, 0x07	; 7
    1038:	94 2e       	mov	r9, r20
    103a:	f7 cf       	rjmp	.-18     	; 0x102a <vfprintf+0x154>
    103c:	29 2d       	mov	r18, r9
    103e:	bb 24       	eor	r11, r11
    1040:	c6 01       	movw	r24, r12
    1042:	04 96       	adiw	r24, 0x04	; 4
    1044:	9d 87       	std	Y+13, r25	; 0x0d
    1046:	8c 87       	std	Y+12, r24	; 0x0c
    1048:	f6 01       	movw	r30, r12
    104a:	60 81       	ld	r22, Z
    104c:	71 81       	ldd	r23, Z+1	; 0x01
    104e:	82 81       	ldd	r24, Z+2	; 0x02
    1050:	93 81       	ldd	r25, Z+3	; 0x03
    1052:	ae 01       	movw	r20, r28
    1054:	4f 5f       	subi	r20, 0xFF	; 255
    1056:	5f 4f       	sbci	r21, 0xFF	; 255
    1058:	0b 2d       	mov	r16, r11
    105a:	0e 94 5c 0b 	call	0x16b8	; 0x16b8 <__ftoa_engine>
    105e:	6c 01       	movw	r12, r24
    1060:	09 81       	ldd	r16, Y+1	; 0x01
    1062:	20 2e       	mov	r2, r16
    1064:	33 24       	eor	r3, r3
    1066:	00 ff       	sbrs	r16, 0
    1068:	04 c0       	rjmp	.+8      	; 0x1072 <vfprintf+0x19c>
    106a:	03 fd       	sbrc	r16, 3
    106c:	02 c0       	rjmp	.+4      	; 0x1072 <vfprintf+0x19c>
    106e:	1d e2       	ldi	r17, 0x2D	; 45
    1070:	09 c0       	rjmp	.+18     	; 0x1084 <vfprintf+0x1ae>
    1072:	f1 fe       	sbrs	r15, 1
    1074:	02 c0       	rjmp	.+4      	; 0x107a <vfprintf+0x1a4>
    1076:	1b e2       	ldi	r17, 0x2B	; 43
    1078:	05 c0       	rjmp	.+10     	; 0x1084 <vfprintf+0x1ae>
    107a:	f2 fc       	sbrc	r15, 2
    107c:	02 c0       	rjmp	.+4      	; 0x1082 <vfprintf+0x1ac>
    107e:	10 e0       	ldi	r17, 0x00	; 0
    1080:	01 c0       	rjmp	.+2      	; 0x1084 <vfprintf+0x1ae>
    1082:	10 e2       	ldi	r17, 0x20	; 32
    1084:	c1 01       	movw	r24, r2
    1086:	8c 70       	andi	r24, 0x0C	; 12
    1088:	90 70       	andi	r25, 0x00	; 0
    108a:	89 2b       	or	r24, r25
    108c:	b9 f1       	breq	.+110    	; 0x10fc <vfprintf+0x226>
    108e:	11 23       	and	r17, r17
    1090:	11 f4       	brne	.+4      	; 0x1096 <vfprintf+0x1c0>
    1092:	83 e0       	ldi	r24, 0x03	; 3
    1094:	01 c0       	rjmp	.+2      	; 0x1098 <vfprintf+0x1c2>
    1096:	84 e0       	ldi	r24, 0x04	; 4
    1098:	88 15       	cp	r24, r8
    109a:	10 f0       	brcs	.+4      	; 0x10a0 <vfprintf+0x1ca>
    109c:	88 24       	eor	r8, r8
    109e:	0a c0       	rjmp	.+20     	; 0x10b4 <vfprintf+0x1de>
    10a0:	88 1a       	sub	r8, r24
    10a2:	f3 fc       	sbrc	r15, 3
    10a4:	07 c0       	rjmp	.+14     	; 0x10b4 <vfprintf+0x1de>
    10a6:	80 e2       	ldi	r24, 0x20	; 32
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	b3 01       	movw	r22, r6
    10ac:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    10b0:	8a 94       	dec	r8
    10b2:	c9 f7       	brne	.-14     	; 0x10a6 <vfprintf+0x1d0>
    10b4:	11 23       	and	r17, r17
    10b6:	29 f0       	breq	.+10     	; 0x10c2 <vfprintf+0x1ec>
    10b8:	81 2f       	mov	r24, r17
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	b3 01       	movw	r22, r6
    10be:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    10c2:	23 fe       	sbrs	r2, 3
    10c4:	03 c0       	rjmp	.+6      	; 0x10cc <vfprintf+0x1f6>
    10c6:	08 e6       	ldi	r16, 0x68	; 104
    10c8:	10 e0       	ldi	r17, 0x00	; 0
    10ca:	0e c0       	rjmp	.+28     	; 0x10e8 <vfprintf+0x212>
    10cc:	0c e6       	ldi	r16, 0x6C	; 108
    10ce:	10 e0       	ldi	r17, 0x00	; 0
    10d0:	0b c0       	rjmp	.+22     	; 0x10e8 <vfprintf+0x212>
    10d2:	e1 14       	cp	r14, r1
    10d4:	f1 04       	cpc	r15, r1
    10d6:	09 f0       	breq	.+2      	; 0x10da <vfprintf+0x204>
    10d8:	80 52       	subi	r24, 0x20	; 32
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	b3 01       	movw	r22, r6
    10de:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    10e2:	0f 5f       	subi	r16, 0xFF	; 255
    10e4:	1f 4f       	sbci	r17, 0xFF	; 255
    10e6:	05 c0       	rjmp	.+10     	; 0x10f2 <vfprintf+0x21c>
    10e8:	ef 2c       	mov	r14, r15
    10ea:	ff 24       	eor	r15, r15
    10ec:	f0 e1       	ldi	r31, 0x10	; 16
    10ee:	ef 22       	and	r14, r31
    10f0:	ff 24       	eor	r15, r15
    10f2:	f8 01       	movw	r30, r16
    10f4:	84 91       	lpm	r24, Z+
    10f6:	88 23       	and	r24, r24
    10f8:	61 f7       	brne	.-40     	; 0x10d2 <vfprintf+0x1fc>
    10fa:	14 c1       	rjmp	.+552    	; 0x1324 <vfprintf+0x44e>
    10fc:	f7 fe       	sbrs	r15, 7
    10fe:	12 c0       	rjmp	.+36     	; 0x1124 <vfprintf+0x24e>
    1100:	bc 0c       	add	r11, r12
    1102:	24 fe       	sbrs	r2, 4
    1104:	04 c0       	rjmp	.+8      	; 0x110e <vfprintf+0x238>
    1106:	8a 81       	ldd	r24, Y+2	; 0x02
    1108:	81 33       	cpi	r24, 0x31	; 49
    110a:	09 f4       	brne	.+2      	; 0x110e <vfprintf+0x238>
    110c:	ba 94       	dec	r11
    110e:	1b 14       	cp	r1, r11
    1110:	1c f0       	brlt	.+6      	; 0x1118 <vfprintf+0x242>
    1112:	bb 24       	eor	r11, r11
    1114:	b3 94       	inc	r11
    1116:	2d c0       	rjmp	.+90     	; 0x1172 <vfprintf+0x29c>
    1118:	f8 e0       	ldi	r31, 0x08	; 8
    111a:	fb 15       	cp	r31, r11
    111c:	50 f5       	brcc	.+84     	; 0x1172 <vfprintf+0x29c>
    111e:	38 e0       	ldi	r19, 0x08	; 8
    1120:	b3 2e       	mov	r11, r19
    1122:	27 c0       	rjmp	.+78     	; 0x1172 <vfprintf+0x29c>
    1124:	f6 fc       	sbrc	r15, 6
    1126:	25 c0       	rjmp	.+74     	; 0x1172 <vfprintf+0x29c>
    1128:	89 2d       	mov	r24, r9
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	8c 15       	cp	r24, r12
    112e:	9d 05       	cpc	r25, r13
    1130:	4c f0       	brlt	.+18     	; 0x1144 <vfprintf+0x26e>
    1132:	2c ef       	ldi	r18, 0xFC	; 252
    1134:	c2 16       	cp	r12, r18
    1136:	2f ef       	ldi	r18, 0xFF	; 255
    1138:	d2 06       	cpc	r13, r18
    113a:	24 f0       	brlt	.+8      	; 0x1144 <vfprintf+0x26e>
    113c:	30 e8       	ldi	r19, 0x80	; 128
    113e:	f3 2a       	or	r15, r19
    1140:	01 c0       	rjmp	.+2      	; 0x1144 <vfprintf+0x26e>
    1142:	9a 94       	dec	r9
    1144:	99 20       	and	r9, r9
    1146:	49 f0       	breq	.+18     	; 0x115a <vfprintf+0x284>
    1148:	e2 e0       	ldi	r30, 0x02	; 2
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	ec 0f       	add	r30, r28
    114e:	fd 1f       	adc	r31, r29
    1150:	e9 0d       	add	r30, r9
    1152:	f1 1d       	adc	r31, r1
    1154:	80 81       	ld	r24, Z
    1156:	80 33       	cpi	r24, 0x30	; 48
    1158:	a1 f3       	breq	.-24     	; 0x1142 <vfprintf+0x26c>
    115a:	f7 fe       	sbrs	r15, 7
    115c:	0a c0       	rjmp	.+20     	; 0x1172 <vfprintf+0x29c>
    115e:	b9 2c       	mov	r11, r9
    1160:	b3 94       	inc	r11
    1162:	89 2d       	mov	r24, r9
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	c8 16       	cp	r12, r24
    1168:	d9 06       	cpc	r13, r25
    116a:	14 f0       	brlt	.+4      	; 0x1170 <vfprintf+0x29a>
    116c:	99 24       	eor	r9, r9
    116e:	01 c0       	rjmp	.+2      	; 0x1172 <vfprintf+0x29c>
    1170:	9c 18       	sub	r9, r12
    1172:	f7 fc       	sbrc	r15, 7
    1174:	03 c0       	rjmp	.+6      	; 0x117c <vfprintf+0x2a6>
    1176:	25 e0       	ldi	r18, 0x05	; 5
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	09 c0       	rjmp	.+18     	; 0x118e <vfprintf+0x2b8>
    117c:	1c 14       	cp	r1, r12
    117e:	1d 04       	cpc	r1, r13
    1180:	1c f0       	brlt	.+6      	; 0x1188 <vfprintf+0x2b2>
    1182:	21 e0       	ldi	r18, 0x01	; 1
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	03 c0       	rjmp	.+6      	; 0x118e <vfprintf+0x2b8>
    1188:	96 01       	movw	r18, r12
    118a:	2f 5f       	subi	r18, 0xFF	; 255
    118c:	3f 4f       	sbci	r19, 0xFF	; 255
    118e:	11 23       	and	r17, r17
    1190:	11 f0       	breq	.+4      	; 0x1196 <vfprintf+0x2c0>
    1192:	2f 5f       	subi	r18, 0xFF	; 255
    1194:	3f 4f       	sbci	r19, 0xFF	; 255
    1196:	99 20       	and	r9, r9
    1198:	29 f0       	breq	.+10     	; 0x11a4 <vfprintf+0x2ce>
    119a:	89 2d       	mov	r24, r9
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	01 96       	adiw	r24, 0x01	; 1
    11a0:	28 0f       	add	r18, r24
    11a2:	39 1f       	adc	r19, r25
    11a4:	88 2d       	mov	r24, r8
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	28 17       	cp	r18, r24
    11aa:	39 07       	cpc	r19, r25
    11ac:	14 f0       	brlt	.+4      	; 0x11b2 <vfprintf+0x2dc>
    11ae:	88 24       	eor	r8, r8
    11b0:	01 c0       	rjmp	.+2      	; 0x11b4 <vfprintf+0x2de>
    11b2:	82 1a       	sub	r8, r18
    11b4:	4f 2c       	mov	r4, r15
    11b6:	55 24       	eor	r5, r5
    11b8:	c2 01       	movw	r24, r4
    11ba:	89 70       	andi	r24, 0x09	; 9
    11bc:	90 70       	andi	r25, 0x00	; 0
    11be:	89 2b       	or	r24, r25
    11c0:	39 f0       	breq	.+14     	; 0x11d0 <vfprintf+0x2fa>
    11c2:	08 c0       	rjmp	.+16     	; 0x11d4 <vfprintf+0x2fe>
    11c4:	80 e2       	ldi	r24, 0x20	; 32
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	b3 01       	movw	r22, r6
    11ca:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    11ce:	8a 94       	dec	r8
    11d0:	88 20       	and	r8, r8
    11d2:	c1 f7       	brne	.-16     	; 0x11c4 <vfprintf+0x2ee>
    11d4:	11 23       	and	r17, r17
    11d6:	29 f0       	breq	.+10     	; 0x11e2 <vfprintf+0x30c>
    11d8:	81 2f       	mov	r24, r17
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	b3 01       	movw	r22, r6
    11de:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    11e2:	43 fe       	sbrs	r4, 3
    11e4:	07 c0       	rjmp	.+14     	; 0x11f4 <vfprintf+0x31e>
    11e6:	08 c0       	rjmp	.+16     	; 0x11f8 <vfprintf+0x322>
    11e8:	80 e3       	ldi	r24, 0x30	; 48
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	b3 01       	movw	r22, r6
    11ee:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    11f2:	8a 94       	dec	r8
    11f4:	88 20       	and	r8, r8
    11f6:	c1 f7       	brne	.-16     	; 0x11e8 <vfprintf+0x312>
    11f8:	f7 fe       	sbrs	r15, 7
    11fa:	46 c0       	rjmp	.+140    	; 0x1288 <vfprintf+0x3b2>
    11fc:	86 01       	movw	r16, r12
    11fe:	d7 fe       	sbrs	r13, 7
    1200:	02 c0       	rjmp	.+4      	; 0x1206 <vfprintf+0x330>
    1202:	00 e0       	ldi	r16, 0x00	; 0
    1204:	10 e0       	ldi	r17, 0x00	; 0
    1206:	76 01       	movw	r14, r12
    1208:	08 94       	sec
    120a:	e1 1c       	adc	r14, r1
    120c:	f1 1c       	adc	r15, r1
    120e:	e0 1a       	sub	r14, r16
    1210:	f1 0a       	sbc	r15, r17
    1212:	41 e0       	ldi	r20, 0x01	; 1
    1214:	50 e0       	ldi	r21, 0x00	; 0
    1216:	4c 0f       	add	r20, r28
    1218:	5d 1f       	adc	r21, r29
    121a:	e4 0e       	add	r14, r20
    121c:	f5 1e       	adc	r15, r21
    121e:	26 01       	movw	r4, r12
    1220:	4b 18       	sub	r4, r11
    1222:	51 08       	sbc	r5, r1
    1224:	89 2d       	mov	r24, r9
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	aa 24       	eor	r10, r10
    122a:	bb 24       	eor	r11, r11
    122c:	a8 1a       	sub	r10, r24
    122e:	b9 0a       	sbc	r11, r25
    1230:	5f ef       	ldi	r21, 0xFF	; 255
    1232:	0f 3f       	cpi	r16, 0xFF	; 255
    1234:	15 07       	cpc	r17, r21
    1236:	29 f4       	brne	.+10     	; 0x1242 <vfprintf+0x36c>
    1238:	8e e2       	ldi	r24, 0x2E	; 46
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	b3 01       	movw	r22, r6
    123e:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    1242:	c0 16       	cp	r12, r16
    1244:	d1 06       	cpc	r13, r17
    1246:	34 f0       	brlt	.+12     	; 0x1254 <vfprintf+0x37e>
    1248:	40 16       	cp	r4, r16
    124a:	51 06       	cpc	r5, r17
    124c:	1c f4       	brge	.+6      	; 0x1254 <vfprintf+0x37e>
    124e:	f7 01       	movw	r30, r14
    1250:	80 81       	ld	r24, Z
    1252:	01 c0       	rjmp	.+2      	; 0x1256 <vfprintf+0x380>
    1254:	80 e3       	ldi	r24, 0x30	; 48
    1256:	01 50       	subi	r16, 0x01	; 1
    1258:	10 40       	sbci	r17, 0x00	; 0
    125a:	08 94       	sec
    125c:	e1 1c       	adc	r14, r1
    125e:	f1 1c       	adc	r15, r1
    1260:	0a 15       	cp	r16, r10
    1262:	1b 05       	cpc	r17, r11
    1264:	2c f0       	brlt	.+10     	; 0x1270 <vfprintf+0x39a>
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	b3 01       	movw	r22, r6
    126a:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    126e:	e0 cf       	rjmp	.-64     	; 0x1230 <vfprintf+0x35a>
    1270:	0c 15       	cp	r16, r12
    1272:	1d 05       	cpc	r17, r13
    1274:	39 f4       	brne	.+14     	; 0x1284 <vfprintf+0x3ae>
    1276:	9a 81       	ldd	r25, Y+2	; 0x02
    1278:	96 33       	cpi	r25, 0x36	; 54
    127a:	18 f4       	brcc	.+6      	; 0x1282 <vfprintf+0x3ac>
    127c:	95 33       	cpi	r25, 0x35	; 53
    127e:	11 f4       	brne	.+4      	; 0x1284 <vfprintf+0x3ae>
    1280:	24 fe       	sbrs	r2, 4
    1282:	81 e3       	ldi	r24, 0x31	; 49
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	4b c0       	rjmp	.+150    	; 0x131e <vfprintf+0x448>
    1288:	8a 81       	ldd	r24, Y+2	; 0x02
    128a:	81 33       	cpi	r24, 0x31	; 49
    128c:	09 f0       	breq	.+2      	; 0x1290 <vfprintf+0x3ba>
    128e:	0f 7e       	andi	r16, 0xEF	; 239
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	b3 01       	movw	r22, r6
    1294:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    1298:	99 20       	and	r9, r9
    129a:	a1 f0       	breq	.+40     	; 0x12c4 <vfprintf+0x3ee>
    129c:	8e e2       	ldi	r24, 0x2E	; 46
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	b3 01       	movw	r22, r6
    12a2:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    12a6:	12 e0       	ldi	r17, 0x02	; 2
    12a8:	e1 e0       	ldi	r30, 0x01	; 1
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	ec 0f       	add	r30, r28
    12ae:	fd 1f       	adc	r31, r29
    12b0:	e1 0f       	add	r30, r17
    12b2:	f1 1d       	adc	r31, r1
    12b4:	1f 5f       	subi	r17, 0xFF	; 255
    12b6:	80 81       	ld	r24, Z
    12b8:	90 e0       	ldi	r25, 0x00	; 0
    12ba:	b3 01       	movw	r22, r6
    12bc:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    12c0:	9a 94       	dec	r9
    12c2:	91 f7       	brne	.-28     	; 0x12a8 <vfprintf+0x3d2>
    12c4:	44 fc       	sbrc	r4, 4
    12c6:	03 c0       	rjmp	.+6      	; 0x12ce <vfprintf+0x3f8>
    12c8:	85 e6       	ldi	r24, 0x65	; 101
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <vfprintf+0x3fc>
    12ce:	85 e4       	ldi	r24, 0x45	; 69
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	b3 01       	movw	r22, r6
    12d4:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    12d8:	d7 fc       	sbrc	r13, 7
    12da:	05 c0       	rjmp	.+10     	; 0x12e6 <vfprintf+0x410>
    12dc:	c1 14       	cp	r12, r1
    12de:	d1 04       	cpc	r13, r1
    12e0:	41 f4       	brne	.+16     	; 0x12f2 <vfprintf+0x41c>
    12e2:	04 ff       	sbrs	r16, 4
    12e4:	06 c0       	rjmp	.+12     	; 0x12f2 <vfprintf+0x41c>
    12e6:	d0 94       	com	r13
    12e8:	c1 94       	neg	r12
    12ea:	d1 08       	sbc	r13, r1
    12ec:	d3 94       	inc	r13
    12ee:	8d e2       	ldi	r24, 0x2D	; 45
    12f0:	01 c0       	rjmp	.+2      	; 0x12f4 <vfprintf+0x41e>
    12f2:	8b e2       	ldi	r24, 0x2B	; 43
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	b3 01       	movw	r22, r6
    12f8:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    12fc:	80 e3       	ldi	r24, 0x30	; 48
    12fe:	05 c0       	rjmp	.+10     	; 0x130a <vfprintf+0x434>
    1300:	8f 5f       	subi	r24, 0xFF	; 255
    1302:	26 ef       	ldi	r18, 0xF6	; 246
    1304:	3f ef       	ldi	r19, 0xFF	; 255
    1306:	c2 0e       	add	r12, r18
    1308:	d3 1e       	adc	r13, r19
    130a:	3a e0       	ldi	r19, 0x0A	; 10
    130c:	c3 16       	cp	r12, r19
    130e:	d1 04       	cpc	r13, r1
    1310:	bc f7       	brge	.-18     	; 0x1300 <vfprintf+0x42a>
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	b3 01       	movw	r22, r6
    1316:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    131a:	c6 01       	movw	r24, r12
    131c:	c0 96       	adiw	r24, 0x30	; 48
    131e:	b3 01       	movw	r22, r6
    1320:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    1324:	cc 84       	ldd	r12, Y+12	; 0x0c
    1326:	dd 84       	ldd	r13, Y+13	; 0x0d
    1328:	52 c1       	rjmp	.+676    	; 0x15ce <vfprintf+0x6f8>
    132a:	93 36       	cpi	r25, 0x63	; 99
    132c:	31 f0       	breq	.+12     	; 0x133a <vfprintf+0x464>
    132e:	93 37       	cpi	r25, 0x73	; 115
    1330:	99 f0       	breq	.+38     	; 0x1358 <vfprintf+0x482>
    1332:	93 35       	cpi	r25, 0x53	; 83
    1334:	09 f0       	breq	.+2      	; 0x1338 <vfprintf+0x462>
    1336:	59 c0       	rjmp	.+178    	; 0x13ea <vfprintf+0x514>
    1338:	23 c0       	rjmp	.+70     	; 0x1380 <vfprintf+0x4aa>
    133a:	f6 01       	movw	r30, r12
    133c:	80 81       	ld	r24, Z
    133e:	89 83       	std	Y+1, r24	; 0x01
    1340:	5e 01       	movw	r10, r28
    1342:	08 94       	sec
    1344:	a1 1c       	adc	r10, r1
    1346:	b1 1c       	adc	r11, r1
    1348:	22 e0       	ldi	r18, 0x02	; 2
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	c2 0e       	add	r12, r18
    134e:	d3 1e       	adc	r13, r19
    1350:	21 e0       	ldi	r18, 0x01	; 1
    1352:	e2 2e       	mov	r14, r18
    1354:	f1 2c       	mov	r15, r1
    1356:	12 c0       	rjmp	.+36     	; 0x137c <vfprintf+0x4a6>
    1358:	f6 01       	movw	r30, r12
    135a:	a0 80       	ld	r10, Z
    135c:	b1 80       	ldd	r11, Z+1	; 0x01
    135e:	16 fd       	sbrc	r17, 6
    1360:	03 c0       	rjmp	.+6      	; 0x1368 <vfprintf+0x492>
    1362:	6f ef       	ldi	r22, 0xFF	; 255
    1364:	7f ef       	ldi	r23, 0xFF	; 255
    1366:	02 c0       	rjmp	.+4      	; 0x136c <vfprintf+0x496>
    1368:	69 2d       	mov	r22, r9
    136a:	70 e0       	ldi	r23, 0x00	; 0
    136c:	22 e0       	ldi	r18, 0x02	; 2
    136e:	30 e0       	ldi	r19, 0x00	; 0
    1370:	c2 0e       	add	r12, r18
    1372:	d3 1e       	adc	r13, r19
    1374:	c5 01       	movw	r24, r10
    1376:	0e 94 3f 0c 	call	0x187e	; 0x187e <strnlen>
    137a:	7c 01       	movw	r14, r24
    137c:	1f 77       	andi	r17, 0x7F	; 127
    137e:	13 c0       	rjmp	.+38     	; 0x13a6 <vfprintf+0x4d0>
    1380:	f6 01       	movw	r30, r12
    1382:	a0 80       	ld	r10, Z
    1384:	b1 80       	ldd	r11, Z+1	; 0x01
    1386:	16 fd       	sbrc	r17, 6
    1388:	03 c0       	rjmp	.+6      	; 0x1390 <vfprintf+0x4ba>
    138a:	6f ef       	ldi	r22, 0xFF	; 255
    138c:	7f ef       	ldi	r23, 0xFF	; 255
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <vfprintf+0x4be>
    1390:	69 2d       	mov	r22, r9
    1392:	70 e0       	ldi	r23, 0x00	; 0
    1394:	22 e0       	ldi	r18, 0x02	; 2
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	c2 0e       	add	r12, r18
    139a:	d3 1e       	adc	r13, r19
    139c:	c5 01       	movw	r24, r10
    139e:	0e 94 34 0c 	call	0x1868	; 0x1868 <strnlen_P>
    13a2:	7c 01       	movw	r14, r24
    13a4:	10 68       	ori	r17, 0x80	; 128
    13a6:	13 ff       	sbrs	r17, 3
    13a8:	07 c0       	rjmp	.+14     	; 0x13b8 <vfprintf+0x4e2>
    13aa:	1b c0       	rjmp	.+54     	; 0x13e2 <vfprintf+0x50c>
    13ac:	80 e2       	ldi	r24, 0x20	; 32
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	b3 01       	movw	r22, r6
    13b2:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    13b6:	8a 94       	dec	r8
    13b8:	88 2d       	mov	r24, r8
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	e8 16       	cp	r14, r24
    13be:	f9 06       	cpc	r15, r25
    13c0:	a8 f3       	brcs	.-22     	; 0x13ac <vfprintf+0x4d6>
    13c2:	0f c0       	rjmp	.+30     	; 0x13e2 <vfprintf+0x50c>
    13c4:	f5 01       	movw	r30, r10
    13c6:	17 fd       	sbrc	r17, 7
    13c8:	85 91       	lpm	r24, Z+
    13ca:	17 ff       	sbrs	r17, 7
    13cc:	81 91       	ld	r24, Z+
    13ce:	5f 01       	movw	r10, r30
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	b3 01       	movw	r22, r6
    13d4:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    13d8:	81 10       	cpse	r8, r1
    13da:	8a 94       	dec	r8
    13dc:	08 94       	sec
    13de:	e1 08       	sbc	r14, r1
    13e0:	f1 08       	sbc	r15, r1
    13e2:	e1 14       	cp	r14, r1
    13e4:	f1 04       	cpc	r15, r1
    13e6:	71 f7       	brne	.-36     	; 0x13c4 <vfprintf+0x4ee>
    13e8:	f2 c0       	rjmp	.+484    	; 0x15ce <vfprintf+0x6f8>
    13ea:	94 36       	cpi	r25, 0x64	; 100
    13ec:	11 f0       	breq	.+4      	; 0x13f2 <vfprintf+0x51c>
    13ee:	99 36       	cpi	r25, 0x69	; 105
    13f0:	89 f5       	brne	.+98     	; 0x1454 <vfprintf+0x57e>
    13f2:	17 ff       	sbrs	r17, 7
    13f4:	08 c0       	rjmp	.+16     	; 0x1406 <vfprintf+0x530>
    13f6:	f6 01       	movw	r30, r12
    13f8:	20 81       	ld	r18, Z
    13fa:	31 81       	ldd	r19, Z+1	; 0x01
    13fc:	42 81       	ldd	r20, Z+2	; 0x02
    13fe:	53 81       	ldd	r21, Z+3	; 0x03
    1400:	84 e0       	ldi	r24, 0x04	; 4
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	0a c0       	rjmp	.+20     	; 0x141a <vfprintf+0x544>
    1406:	f6 01       	movw	r30, r12
    1408:	80 81       	ld	r24, Z
    140a:	91 81       	ldd	r25, Z+1	; 0x01
    140c:	9c 01       	movw	r18, r24
    140e:	44 27       	eor	r20, r20
    1410:	37 fd       	sbrc	r19, 7
    1412:	40 95       	com	r20
    1414:	54 2f       	mov	r21, r20
    1416:	82 e0       	ldi	r24, 0x02	; 2
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	c8 0e       	add	r12, r24
    141c:	d9 1e       	adc	r13, r25
    141e:	9f e6       	ldi	r25, 0x6F	; 111
    1420:	f9 2e       	mov	r15, r25
    1422:	f1 22       	and	r15, r17
    1424:	57 ff       	sbrs	r21, 7
    1426:	09 c0       	rjmp	.+18     	; 0x143a <vfprintf+0x564>
    1428:	50 95       	com	r21
    142a:	40 95       	com	r20
    142c:	30 95       	com	r19
    142e:	21 95       	neg	r18
    1430:	3f 4f       	sbci	r19, 0xFF	; 255
    1432:	4f 4f       	sbci	r20, 0xFF	; 255
    1434:	5f 4f       	sbci	r21, 0xFF	; 255
    1436:	90 e8       	ldi	r25, 0x80	; 128
    1438:	f9 2a       	or	r15, r25
    143a:	ca 01       	movw	r24, r20
    143c:	b9 01       	movw	r22, r18
    143e:	ae 01       	movw	r20, r28
    1440:	4f 5f       	subi	r20, 0xFF	; 255
    1442:	5f 4f       	sbci	r21, 0xFF	; 255
    1444:	2a e0       	ldi	r18, 0x0A	; 10
    1446:	30 e0       	ldi	r19, 0x00	; 0
    1448:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <__ultoa_invert>
    144c:	e8 2e       	mov	r14, r24
    144e:	e8 89       	ldd	r30, Y+16	; 0x10
    1450:	ee 1a       	sub	r14, r30
    1452:	41 c0       	rjmp	.+130    	; 0x14d6 <vfprintf+0x600>
    1454:	95 37       	cpi	r25, 0x75	; 117
    1456:	21 f4       	brne	.+8      	; 0x1460 <vfprintf+0x58a>
    1458:	1f 7e       	andi	r17, 0xEF	; 239
    145a:	2a e0       	ldi	r18, 0x0A	; 10
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	1c c0       	rjmp	.+56     	; 0x1498 <vfprintf+0x5c2>
    1460:	19 7f       	andi	r17, 0xF9	; 249
    1462:	9f 36       	cpi	r25, 0x6F	; 111
    1464:	61 f0       	breq	.+24     	; 0x147e <vfprintf+0x5a8>
    1466:	90 37       	cpi	r25, 0x70	; 112
    1468:	20 f4       	brcc	.+8      	; 0x1472 <vfprintf+0x59c>
    146a:	98 35       	cpi	r25, 0x58	; 88
    146c:	09 f0       	breq	.+2      	; 0x1470 <vfprintf+0x59a>
    146e:	b2 c0       	rjmp	.+356    	; 0x15d4 <vfprintf+0x6fe>
    1470:	0f c0       	rjmp	.+30     	; 0x1490 <vfprintf+0x5ba>
    1472:	90 37       	cpi	r25, 0x70	; 112
    1474:	39 f0       	breq	.+14     	; 0x1484 <vfprintf+0x5ae>
    1476:	98 37       	cpi	r25, 0x78	; 120
    1478:	09 f0       	breq	.+2      	; 0x147c <vfprintf+0x5a6>
    147a:	ac c0       	rjmp	.+344    	; 0x15d4 <vfprintf+0x6fe>
    147c:	04 c0       	rjmp	.+8      	; 0x1486 <vfprintf+0x5b0>
    147e:	28 e0       	ldi	r18, 0x08	; 8
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	0a c0       	rjmp	.+20     	; 0x1498 <vfprintf+0x5c2>
    1484:	10 61       	ori	r17, 0x10	; 16
    1486:	14 fd       	sbrc	r17, 4
    1488:	14 60       	ori	r17, 0x04	; 4
    148a:	20 e1       	ldi	r18, 0x10	; 16
    148c:	30 e0       	ldi	r19, 0x00	; 0
    148e:	04 c0       	rjmp	.+8      	; 0x1498 <vfprintf+0x5c2>
    1490:	14 fd       	sbrc	r17, 4
    1492:	16 60       	ori	r17, 0x06	; 6
    1494:	20 e1       	ldi	r18, 0x10	; 16
    1496:	32 e0       	ldi	r19, 0x02	; 2
    1498:	17 ff       	sbrs	r17, 7
    149a:	08 c0       	rjmp	.+16     	; 0x14ac <vfprintf+0x5d6>
    149c:	f6 01       	movw	r30, r12
    149e:	60 81       	ld	r22, Z
    14a0:	71 81       	ldd	r23, Z+1	; 0x01
    14a2:	82 81       	ldd	r24, Z+2	; 0x02
    14a4:	93 81       	ldd	r25, Z+3	; 0x03
    14a6:	44 e0       	ldi	r20, 0x04	; 4
    14a8:	50 e0       	ldi	r21, 0x00	; 0
    14aa:	08 c0       	rjmp	.+16     	; 0x14bc <vfprintf+0x5e6>
    14ac:	f6 01       	movw	r30, r12
    14ae:	80 81       	ld	r24, Z
    14b0:	91 81       	ldd	r25, Z+1	; 0x01
    14b2:	bc 01       	movw	r22, r24
    14b4:	80 e0       	ldi	r24, 0x00	; 0
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	42 e0       	ldi	r20, 0x02	; 2
    14ba:	50 e0       	ldi	r21, 0x00	; 0
    14bc:	c4 0e       	add	r12, r20
    14be:	d5 1e       	adc	r13, r21
    14c0:	ae 01       	movw	r20, r28
    14c2:	4f 5f       	subi	r20, 0xFF	; 255
    14c4:	5f 4f       	sbci	r21, 0xFF	; 255
    14c6:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <__ultoa_invert>
    14ca:	e8 2e       	mov	r14, r24
    14cc:	58 89       	ldd	r21, Y+16	; 0x10
    14ce:	e5 1a       	sub	r14, r21
    14d0:	8f e7       	ldi	r24, 0x7F	; 127
    14d2:	f8 2e       	mov	r15, r24
    14d4:	f1 22       	and	r15, r17
    14d6:	f6 fe       	sbrs	r15, 6
    14d8:	0b c0       	rjmp	.+22     	; 0x14f0 <vfprintf+0x61a>
    14da:	8e ef       	ldi	r24, 0xFE	; 254
    14dc:	f8 22       	and	r15, r24
    14de:	e9 14       	cp	r14, r9
    14e0:	38 f4       	brcc	.+14     	; 0x14f0 <vfprintf+0x61a>
    14e2:	f4 fe       	sbrs	r15, 4
    14e4:	07 c0       	rjmp	.+14     	; 0x14f4 <vfprintf+0x61e>
    14e6:	f2 fc       	sbrc	r15, 2
    14e8:	05 c0       	rjmp	.+10     	; 0x14f4 <vfprintf+0x61e>
    14ea:	9f ee       	ldi	r25, 0xEF	; 239
    14ec:	f9 22       	and	r15, r25
    14ee:	02 c0       	rjmp	.+4      	; 0x14f4 <vfprintf+0x61e>
    14f0:	1e 2d       	mov	r17, r14
    14f2:	01 c0       	rjmp	.+2      	; 0x14f6 <vfprintf+0x620>
    14f4:	19 2d       	mov	r17, r9
    14f6:	f4 fe       	sbrs	r15, 4
    14f8:	0d c0       	rjmp	.+26     	; 0x1514 <vfprintf+0x63e>
    14fa:	fe 01       	movw	r30, r28
    14fc:	ee 0d       	add	r30, r14
    14fe:	f1 1d       	adc	r31, r1
    1500:	80 81       	ld	r24, Z
    1502:	80 33       	cpi	r24, 0x30	; 48
    1504:	19 f4       	brne	.+6      	; 0x150c <vfprintf+0x636>
    1506:	e9 ee       	ldi	r30, 0xE9	; 233
    1508:	fe 22       	and	r15, r30
    150a:	08 c0       	rjmp	.+16     	; 0x151c <vfprintf+0x646>
    150c:	1f 5f       	subi	r17, 0xFF	; 255
    150e:	f2 fe       	sbrs	r15, 2
    1510:	05 c0       	rjmp	.+10     	; 0x151c <vfprintf+0x646>
    1512:	03 c0       	rjmp	.+6      	; 0x151a <vfprintf+0x644>
    1514:	8f 2d       	mov	r24, r15
    1516:	86 78       	andi	r24, 0x86	; 134
    1518:	09 f0       	breq	.+2      	; 0x151c <vfprintf+0x646>
    151a:	1f 5f       	subi	r17, 0xFF	; 255
    151c:	0f 2d       	mov	r16, r15
    151e:	f3 fc       	sbrc	r15, 3
    1520:	14 c0       	rjmp	.+40     	; 0x154a <vfprintf+0x674>
    1522:	f0 fe       	sbrs	r15, 0
    1524:	0f c0       	rjmp	.+30     	; 0x1544 <vfprintf+0x66e>
    1526:	18 15       	cp	r17, r8
    1528:	10 f0       	brcs	.+4      	; 0x152e <vfprintf+0x658>
    152a:	9e 2c       	mov	r9, r14
    152c:	0b c0       	rjmp	.+22     	; 0x1544 <vfprintf+0x66e>
    152e:	9e 2c       	mov	r9, r14
    1530:	98 0c       	add	r9, r8
    1532:	91 1a       	sub	r9, r17
    1534:	18 2d       	mov	r17, r8
    1536:	06 c0       	rjmp	.+12     	; 0x1544 <vfprintf+0x66e>
    1538:	80 e2       	ldi	r24, 0x20	; 32
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	b3 01       	movw	r22, r6
    153e:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    1542:	1f 5f       	subi	r17, 0xFF	; 255
    1544:	18 15       	cp	r17, r8
    1546:	c0 f3       	brcs	.-16     	; 0x1538 <vfprintf+0x662>
    1548:	04 c0       	rjmp	.+8      	; 0x1552 <vfprintf+0x67c>
    154a:	18 15       	cp	r17, r8
    154c:	10 f4       	brcc	.+4      	; 0x1552 <vfprintf+0x67c>
    154e:	81 1a       	sub	r8, r17
    1550:	01 c0       	rjmp	.+2      	; 0x1554 <vfprintf+0x67e>
    1552:	88 24       	eor	r8, r8
    1554:	04 ff       	sbrs	r16, 4
    1556:	0f c0       	rjmp	.+30     	; 0x1576 <vfprintf+0x6a0>
    1558:	80 e3       	ldi	r24, 0x30	; 48
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	b3 01       	movw	r22, r6
    155e:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    1562:	02 ff       	sbrs	r16, 2
    1564:	1d c0       	rjmp	.+58     	; 0x15a0 <vfprintf+0x6ca>
    1566:	01 fd       	sbrc	r16, 1
    1568:	03 c0       	rjmp	.+6      	; 0x1570 <vfprintf+0x69a>
    156a:	88 e7       	ldi	r24, 0x78	; 120
    156c:	90 e0       	ldi	r25, 0x00	; 0
    156e:	0e c0       	rjmp	.+28     	; 0x158c <vfprintf+0x6b6>
    1570:	88 e5       	ldi	r24, 0x58	; 88
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	0b c0       	rjmp	.+22     	; 0x158c <vfprintf+0x6b6>
    1576:	80 2f       	mov	r24, r16
    1578:	86 78       	andi	r24, 0x86	; 134
    157a:	91 f0       	breq	.+36     	; 0x15a0 <vfprintf+0x6ca>
    157c:	01 ff       	sbrs	r16, 1
    157e:	02 c0       	rjmp	.+4      	; 0x1584 <vfprintf+0x6ae>
    1580:	8b e2       	ldi	r24, 0x2B	; 43
    1582:	01 c0       	rjmp	.+2      	; 0x1586 <vfprintf+0x6b0>
    1584:	80 e2       	ldi	r24, 0x20	; 32
    1586:	f7 fc       	sbrc	r15, 7
    1588:	8d e2       	ldi	r24, 0x2D	; 45
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	b3 01       	movw	r22, r6
    158e:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    1592:	06 c0       	rjmp	.+12     	; 0x15a0 <vfprintf+0x6ca>
    1594:	80 e3       	ldi	r24, 0x30	; 48
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	b3 01       	movw	r22, r6
    159a:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    159e:	9a 94       	dec	r9
    15a0:	e9 14       	cp	r14, r9
    15a2:	c0 f3       	brcs	.-16     	; 0x1594 <vfprintf+0x6be>
    15a4:	ea 94       	dec	r14
    15a6:	e1 e0       	ldi	r30, 0x01	; 1
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	ec 0f       	add	r30, r28
    15ac:	fd 1f       	adc	r31, r29
    15ae:	ee 0d       	add	r30, r14
    15b0:	f1 1d       	adc	r31, r1
    15b2:	80 81       	ld	r24, Z
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	b3 01       	movw	r22, r6
    15b8:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    15bc:	ee 20       	and	r14, r14
    15be:	91 f7       	brne	.-28     	; 0x15a4 <vfprintf+0x6ce>
    15c0:	06 c0       	rjmp	.+12     	; 0x15ce <vfprintf+0x6f8>
    15c2:	80 e2       	ldi	r24, 0x20	; 32
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	b3 01       	movw	r22, r6
    15c8:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    15cc:	8a 94       	dec	r8
    15ce:	88 20       	and	r8, r8
    15d0:	c1 f7       	brne	.-16     	; 0x15c2 <vfprintf+0x6ec>
    15d2:	99 cc       	rjmp	.-1742   	; 0xf06 <vfprintf+0x30>
    15d4:	f3 01       	movw	r30, r6
    15d6:	66 81       	ldd	r22, Z+6	; 0x06
    15d8:	77 81       	ldd	r23, Z+7	; 0x07
    15da:	cb 01       	movw	r24, r22
    15dc:	61 96       	adiw	r28, 0x11	; 17
    15de:	e2 e1       	ldi	r30, 0x12	; 18
    15e0:	0c 94 41 0b 	jmp	0x1682	; 0x1682 <__epilogue_restores__>

000015e4 <__udivmodqi4>:
    15e4:	99 1b       	sub	r25, r25
    15e6:	79 e0       	ldi	r23, 0x09	; 9
    15e8:	04 c0       	rjmp	.+8      	; 0x15f2 <__udivmodqi4_ep>

000015ea <__udivmodqi4_loop>:
    15ea:	99 1f       	adc	r25, r25
    15ec:	96 17       	cp	r25, r22
    15ee:	08 f0       	brcs	.+2      	; 0x15f2 <__udivmodqi4_ep>
    15f0:	96 1b       	sub	r25, r22

000015f2 <__udivmodqi4_ep>:
    15f2:	88 1f       	adc	r24, r24
    15f4:	7a 95       	dec	r23
    15f6:	c9 f7       	brne	.-14     	; 0x15ea <__udivmodqi4_loop>
    15f8:	80 95       	com	r24
    15fa:	08 95       	ret

000015fc <__udivmodhi4>:
    15fc:	aa 1b       	sub	r26, r26
    15fe:	bb 1b       	sub	r27, r27
    1600:	51 e1       	ldi	r21, 0x11	; 17
    1602:	07 c0       	rjmp	.+14     	; 0x1612 <__udivmodhi4_ep>

00001604 <__udivmodhi4_loop>:
    1604:	aa 1f       	adc	r26, r26
    1606:	bb 1f       	adc	r27, r27
    1608:	a6 17       	cp	r26, r22
    160a:	b7 07       	cpc	r27, r23
    160c:	10 f0       	brcs	.+4      	; 0x1612 <__udivmodhi4_ep>
    160e:	a6 1b       	sub	r26, r22
    1610:	b7 0b       	sbc	r27, r23

00001612 <__udivmodhi4_ep>:
    1612:	88 1f       	adc	r24, r24
    1614:	99 1f       	adc	r25, r25
    1616:	5a 95       	dec	r21
    1618:	a9 f7       	brne	.-22     	; 0x1604 <__udivmodhi4_loop>
    161a:	80 95       	com	r24
    161c:	90 95       	com	r25
    161e:	bc 01       	movw	r22, r24
    1620:	cd 01       	movw	r24, r26
    1622:	08 95       	ret

00001624 <__divmodhi4>:
    1624:	97 fb       	bst	r25, 7
    1626:	09 2e       	mov	r0, r25
    1628:	07 26       	eor	r0, r23
    162a:	0a d0       	rcall	.+20     	; 0x1640 <__divmodhi4_neg1>
    162c:	77 fd       	sbrc	r23, 7
    162e:	04 d0       	rcall	.+8      	; 0x1638 <__divmodhi4_neg2>
    1630:	e5 df       	rcall	.-54     	; 0x15fc <__udivmodhi4>
    1632:	06 d0       	rcall	.+12     	; 0x1640 <__divmodhi4_neg1>
    1634:	00 20       	and	r0, r0
    1636:	1a f4       	brpl	.+6      	; 0x163e <__divmodhi4_exit>

00001638 <__divmodhi4_neg2>:
    1638:	70 95       	com	r23
    163a:	61 95       	neg	r22
    163c:	7f 4f       	sbci	r23, 0xFF	; 255

0000163e <__divmodhi4_exit>:
    163e:	08 95       	ret

00001640 <__divmodhi4_neg1>:
    1640:	f6 f7       	brtc	.-4      	; 0x163e <__divmodhi4_exit>
    1642:	90 95       	com	r25
    1644:	81 95       	neg	r24
    1646:	9f 4f       	sbci	r25, 0xFF	; 255
    1648:	08 95       	ret

0000164a <__prologue_saves__>:
    164a:	2f 92       	push	r2
    164c:	3f 92       	push	r3
    164e:	4f 92       	push	r4
    1650:	5f 92       	push	r5
    1652:	6f 92       	push	r6
    1654:	7f 92       	push	r7
    1656:	8f 92       	push	r8
    1658:	9f 92       	push	r9
    165a:	af 92       	push	r10
    165c:	bf 92       	push	r11
    165e:	cf 92       	push	r12
    1660:	df 92       	push	r13
    1662:	ef 92       	push	r14
    1664:	ff 92       	push	r15
    1666:	0f 93       	push	r16
    1668:	1f 93       	push	r17
    166a:	cf 93       	push	r28
    166c:	df 93       	push	r29
    166e:	cd b7       	in	r28, 0x3d	; 61
    1670:	de b7       	in	r29, 0x3e	; 62
    1672:	ca 1b       	sub	r28, r26
    1674:	db 0b       	sbc	r29, r27
    1676:	0f b6       	in	r0, 0x3f	; 63
    1678:	f8 94       	cli
    167a:	de bf       	out	0x3e, r29	; 62
    167c:	0f be       	out	0x3f, r0	; 63
    167e:	cd bf       	out	0x3d, r28	; 61
    1680:	09 94       	ijmp

00001682 <__epilogue_restores__>:
    1682:	2a 88       	ldd	r2, Y+18	; 0x12
    1684:	39 88       	ldd	r3, Y+17	; 0x11
    1686:	48 88       	ldd	r4, Y+16	; 0x10
    1688:	5f 84       	ldd	r5, Y+15	; 0x0f
    168a:	6e 84       	ldd	r6, Y+14	; 0x0e
    168c:	7d 84       	ldd	r7, Y+13	; 0x0d
    168e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1690:	9b 84       	ldd	r9, Y+11	; 0x0b
    1692:	aa 84       	ldd	r10, Y+10	; 0x0a
    1694:	b9 84       	ldd	r11, Y+9	; 0x09
    1696:	c8 84       	ldd	r12, Y+8	; 0x08
    1698:	df 80       	ldd	r13, Y+7	; 0x07
    169a:	ee 80       	ldd	r14, Y+6	; 0x06
    169c:	fd 80       	ldd	r15, Y+5	; 0x05
    169e:	0c 81       	ldd	r16, Y+4	; 0x04
    16a0:	1b 81       	ldd	r17, Y+3	; 0x03
    16a2:	aa 81       	ldd	r26, Y+2	; 0x02
    16a4:	b9 81       	ldd	r27, Y+1	; 0x01
    16a6:	ce 0f       	add	r28, r30
    16a8:	d1 1d       	adc	r29, r1
    16aa:	0f b6       	in	r0, 0x3f	; 63
    16ac:	f8 94       	cli
    16ae:	de bf       	out	0x3e, r29	; 62
    16b0:	0f be       	out	0x3f, r0	; 63
    16b2:	cd bf       	out	0x3d, r28	; 61
    16b4:	ed 01       	movw	r28, r26
    16b6:	08 95       	ret

000016b8 <__ftoa_engine>:
    16b8:	28 30       	cpi	r18, 0x08	; 8
    16ba:	08 f0       	brcs	.+2      	; 0x16be <__ftoa_engine+0x6>
    16bc:	27 e0       	ldi	r18, 0x07	; 7
    16be:	33 27       	eor	r19, r19
    16c0:	da 01       	movw	r26, r20
    16c2:	99 0f       	add	r25, r25
    16c4:	31 1d       	adc	r19, r1
    16c6:	87 fd       	sbrc	r24, 7
    16c8:	91 60       	ori	r25, 0x01	; 1
    16ca:	00 96       	adiw	r24, 0x00	; 0
    16cc:	61 05       	cpc	r22, r1
    16ce:	71 05       	cpc	r23, r1
    16d0:	39 f4       	brne	.+14     	; 0x16e0 <__ftoa_engine+0x28>
    16d2:	32 60       	ori	r19, 0x02	; 2
    16d4:	2e 5f       	subi	r18, 0xFE	; 254
    16d6:	3d 93       	st	X+, r19
    16d8:	30 e3       	ldi	r19, 0x30	; 48
    16da:	2a 95       	dec	r18
    16dc:	e1 f7       	brne	.-8      	; 0x16d6 <__ftoa_engine+0x1e>
    16de:	08 95       	ret
    16e0:	9f 3f       	cpi	r25, 0xFF	; 255
    16e2:	30 f0       	brcs	.+12     	; 0x16f0 <__ftoa_engine+0x38>
    16e4:	80 38       	cpi	r24, 0x80	; 128
    16e6:	71 05       	cpc	r23, r1
    16e8:	61 05       	cpc	r22, r1
    16ea:	09 f0       	breq	.+2      	; 0x16ee <__ftoa_engine+0x36>
    16ec:	3c 5f       	subi	r19, 0xFC	; 252
    16ee:	3c 5f       	subi	r19, 0xFC	; 252
    16f0:	3d 93       	st	X+, r19
    16f2:	91 30       	cpi	r25, 0x01	; 1
    16f4:	08 f0       	brcs	.+2      	; 0x16f8 <__ftoa_engine+0x40>
    16f6:	80 68       	ori	r24, 0x80	; 128
    16f8:	91 1d       	adc	r25, r1
    16fa:	df 93       	push	r29
    16fc:	cf 93       	push	r28
    16fe:	1f 93       	push	r17
    1700:	0f 93       	push	r16
    1702:	ff 92       	push	r15
    1704:	ef 92       	push	r14
    1706:	19 2f       	mov	r17, r25
    1708:	98 7f       	andi	r25, 0xF8	; 248
    170a:	96 95       	lsr	r25
    170c:	e9 2f       	mov	r30, r25
    170e:	96 95       	lsr	r25
    1710:	96 95       	lsr	r25
    1712:	e9 0f       	add	r30, r25
    1714:	ff 27       	eor	r31, r31
    1716:	e6 53       	subi	r30, 0x36	; 54
    1718:	ff 4f       	sbci	r31, 0xFF	; 255
    171a:	99 27       	eor	r25, r25
    171c:	33 27       	eor	r19, r19
    171e:	ee 24       	eor	r14, r14
    1720:	ff 24       	eor	r15, r15
    1722:	a7 01       	movw	r20, r14
    1724:	e7 01       	movw	r28, r14
    1726:	05 90       	lpm	r0, Z+
    1728:	08 94       	sec
    172a:	07 94       	ror	r0
    172c:	28 f4       	brcc	.+10     	; 0x1738 <__ftoa_engine+0x80>
    172e:	36 0f       	add	r19, r22
    1730:	e7 1e       	adc	r14, r23
    1732:	f8 1e       	adc	r15, r24
    1734:	49 1f       	adc	r20, r25
    1736:	51 1d       	adc	r21, r1
    1738:	66 0f       	add	r22, r22
    173a:	77 1f       	adc	r23, r23
    173c:	88 1f       	adc	r24, r24
    173e:	99 1f       	adc	r25, r25
    1740:	06 94       	lsr	r0
    1742:	a1 f7       	brne	.-24     	; 0x172c <__ftoa_engine+0x74>
    1744:	05 90       	lpm	r0, Z+
    1746:	07 94       	ror	r0
    1748:	28 f4       	brcc	.+10     	; 0x1754 <__ftoa_engine+0x9c>
    174a:	e7 0e       	add	r14, r23
    174c:	f8 1e       	adc	r15, r24
    174e:	49 1f       	adc	r20, r25
    1750:	56 1f       	adc	r21, r22
    1752:	c1 1d       	adc	r28, r1
    1754:	77 0f       	add	r23, r23
    1756:	88 1f       	adc	r24, r24
    1758:	99 1f       	adc	r25, r25
    175a:	66 1f       	adc	r22, r22
    175c:	06 94       	lsr	r0
    175e:	a1 f7       	brne	.-24     	; 0x1748 <__ftoa_engine+0x90>
    1760:	05 90       	lpm	r0, Z+
    1762:	07 94       	ror	r0
    1764:	28 f4       	brcc	.+10     	; 0x1770 <__ftoa_engine+0xb8>
    1766:	f8 0e       	add	r15, r24
    1768:	49 1f       	adc	r20, r25
    176a:	56 1f       	adc	r21, r22
    176c:	c7 1f       	adc	r28, r23
    176e:	d1 1d       	adc	r29, r1
    1770:	88 0f       	add	r24, r24
    1772:	99 1f       	adc	r25, r25
    1774:	66 1f       	adc	r22, r22
    1776:	77 1f       	adc	r23, r23
    1778:	06 94       	lsr	r0
    177a:	a1 f7       	brne	.-24     	; 0x1764 <__ftoa_engine+0xac>
    177c:	05 90       	lpm	r0, Z+
    177e:	07 94       	ror	r0
    1780:	20 f4       	brcc	.+8      	; 0x178a <__ftoa_engine+0xd2>
    1782:	49 0f       	add	r20, r25
    1784:	56 1f       	adc	r21, r22
    1786:	c7 1f       	adc	r28, r23
    1788:	d8 1f       	adc	r29, r24
    178a:	99 0f       	add	r25, r25
    178c:	66 1f       	adc	r22, r22
    178e:	77 1f       	adc	r23, r23
    1790:	88 1f       	adc	r24, r24
    1792:	06 94       	lsr	r0
    1794:	a9 f7       	brne	.-22     	; 0x1780 <__ftoa_engine+0xc8>
    1796:	84 91       	lpm	r24, Z+
    1798:	10 95       	com	r17
    179a:	17 70       	andi	r17, 0x07	; 7
    179c:	41 f0       	breq	.+16     	; 0x17ae <__ftoa_engine+0xf6>
    179e:	d6 95       	lsr	r29
    17a0:	c7 95       	ror	r28
    17a2:	57 95       	ror	r21
    17a4:	47 95       	ror	r20
    17a6:	f7 94       	ror	r15
    17a8:	e7 94       	ror	r14
    17aa:	1a 95       	dec	r17
    17ac:	c1 f7       	brne	.-16     	; 0x179e <__ftoa_engine+0xe6>
    17ae:	e0 e7       	ldi	r30, 0x70	; 112
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	68 94       	set
    17b4:	15 90       	lpm	r1, Z+
    17b6:	15 91       	lpm	r17, Z+
    17b8:	35 91       	lpm	r19, Z+
    17ba:	65 91       	lpm	r22, Z+
    17bc:	95 91       	lpm	r25, Z+
    17be:	05 90       	lpm	r0, Z+
    17c0:	7f e2       	ldi	r23, 0x2F	; 47
    17c2:	73 95       	inc	r23
    17c4:	e1 18       	sub	r14, r1
    17c6:	f1 0a       	sbc	r15, r17
    17c8:	43 0b       	sbc	r20, r19
    17ca:	56 0b       	sbc	r21, r22
    17cc:	c9 0b       	sbc	r28, r25
    17ce:	d0 09       	sbc	r29, r0
    17d0:	c0 f7       	brcc	.-16     	; 0x17c2 <__ftoa_engine+0x10a>
    17d2:	e1 0c       	add	r14, r1
    17d4:	f1 1e       	adc	r15, r17
    17d6:	43 1f       	adc	r20, r19
    17d8:	56 1f       	adc	r21, r22
    17da:	c9 1f       	adc	r28, r25
    17dc:	d0 1d       	adc	r29, r0
    17de:	7e f4       	brtc	.+30     	; 0x17fe <__ftoa_engine+0x146>
    17e0:	70 33       	cpi	r23, 0x30	; 48
    17e2:	11 f4       	brne	.+4      	; 0x17e8 <__ftoa_engine+0x130>
    17e4:	8a 95       	dec	r24
    17e6:	e6 cf       	rjmp	.-52     	; 0x17b4 <__ftoa_engine+0xfc>
    17e8:	e8 94       	clt
    17ea:	01 50       	subi	r16, 0x01	; 1
    17ec:	30 f0       	brcs	.+12     	; 0x17fa <__ftoa_engine+0x142>
    17ee:	08 0f       	add	r16, r24
    17f0:	0a f4       	brpl	.+2      	; 0x17f4 <__ftoa_engine+0x13c>
    17f2:	00 27       	eor	r16, r16
    17f4:	02 17       	cp	r16, r18
    17f6:	08 f4       	brcc	.+2      	; 0x17fa <__ftoa_engine+0x142>
    17f8:	20 2f       	mov	r18, r16
    17fa:	23 95       	inc	r18
    17fc:	02 2f       	mov	r16, r18
    17fe:	7a 33       	cpi	r23, 0x3A	; 58
    1800:	28 f0       	brcs	.+10     	; 0x180c <__ftoa_engine+0x154>
    1802:	79 e3       	ldi	r23, 0x39	; 57
    1804:	7d 93       	st	X+, r23
    1806:	2a 95       	dec	r18
    1808:	e9 f7       	brne	.-6      	; 0x1804 <__ftoa_engine+0x14c>
    180a:	10 c0       	rjmp	.+32     	; 0x182c <__ftoa_engine+0x174>
    180c:	7d 93       	st	X+, r23
    180e:	2a 95       	dec	r18
    1810:	89 f6       	brne	.-94     	; 0x17b4 <__ftoa_engine+0xfc>
    1812:	06 94       	lsr	r0
    1814:	97 95       	ror	r25
    1816:	67 95       	ror	r22
    1818:	37 95       	ror	r19
    181a:	17 95       	ror	r17
    181c:	17 94       	ror	r1
    181e:	e1 18       	sub	r14, r1
    1820:	f1 0a       	sbc	r15, r17
    1822:	43 0b       	sbc	r20, r19
    1824:	56 0b       	sbc	r21, r22
    1826:	c9 0b       	sbc	r28, r25
    1828:	d0 09       	sbc	r29, r0
    182a:	98 f0       	brcs	.+38     	; 0x1852 <__ftoa_engine+0x19a>
    182c:	23 95       	inc	r18
    182e:	7e 91       	ld	r23, -X
    1830:	73 95       	inc	r23
    1832:	7a 33       	cpi	r23, 0x3A	; 58
    1834:	08 f0       	brcs	.+2      	; 0x1838 <__ftoa_engine+0x180>
    1836:	70 e3       	ldi	r23, 0x30	; 48
    1838:	7c 93       	st	X, r23
    183a:	20 13       	cpse	r18, r16
    183c:	b8 f7       	brcc	.-18     	; 0x182c <__ftoa_engine+0x174>
    183e:	7e 91       	ld	r23, -X
    1840:	70 61       	ori	r23, 0x10	; 16
    1842:	7d 93       	st	X+, r23
    1844:	30 f0       	brcs	.+12     	; 0x1852 <__ftoa_engine+0x19a>
    1846:	83 95       	inc	r24
    1848:	71 e3       	ldi	r23, 0x31	; 49
    184a:	7d 93       	st	X+, r23
    184c:	70 e3       	ldi	r23, 0x30	; 48
    184e:	2a 95       	dec	r18
    1850:	e1 f7       	brne	.-8      	; 0x184a <__ftoa_engine+0x192>
    1852:	11 24       	eor	r1, r1
    1854:	ef 90       	pop	r14
    1856:	ff 90       	pop	r15
    1858:	0f 91       	pop	r16
    185a:	1f 91       	pop	r17
    185c:	cf 91       	pop	r28
    185e:	df 91       	pop	r29
    1860:	99 27       	eor	r25, r25
    1862:	87 fd       	sbrc	r24, 7
    1864:	90 95       	com	r25
    1866:	08 95       	ret

00001868 <strnlen_P>:
    1868:	fc 01       	movw	r30, r24
    186a:	05 90       	lpm	r0, Z+
    186c:	61 50       	subi	r22, 0x01	; 1
    186e:	70 40       	sbci	r23, 0x00	; 0
    1870:	01 10       	cpse	r0, r1
    1872:	d8 f7       	brcc	.-10     	; 0x186a <strnlen_P+0x2>
    1874:	80 95       	com	r24
    1876:	90 95       	com	r25
    1878:	8e 0f       	add	r24, r30
    187a:	9f 1f       	adc	r25, r31
    187c:	08 95       	ret

0000187e <strnlen>:
    187e:	fc 01       	movw	r30, r24
    1880:	61 50       	subi	r22, 0x01	; 1
    1882:	70 40       	sbci	r23, 0x00	; 0
    1884:	01 90       	ld	r0, Z+
    1886:	01 10       	cpse	r0, r1
    1888:	d8 f7       	brcc	.-10     	; 0x1880 <strnlen+0x2>
    188a:	80 95       	com	r24
    188c:	90 95       	com	r25
    188e:	8e 0f       	add	r24, r30
    1890:	9f 1f       	adc	r25, r31
    1892:	08 95       	ret

00001894 <fdevopen>:
    1894:	0f 93       	push	r16
    1896:	1f 93       	push	r17
    1898:	cf 93       	push	r28
    189a:	df 93       	push	r29
    189c:	8c 01       	movw	r16, r24
    189e:	eb 01       	movw	r28, r22
    18a0:	00 97       	sbiw	r24, 0x00	; 0
    18a2:	31 f4       	brne	.+12     	; 0x18b0 <fdevopen+0x1c>
    18a4:	61 15       	cp	r22, r1
    18a6:	71 05       	cpc	r23, r1
    18a8:	19 f4       	brne	.+6      	; 0x18b0 <fdevopen+0x1c>
    18aa:	20 e0       	ldi	r18, 0x00	; 0
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	38 c0       	rjmp	.+112    	; 0x1920 <fdevopen+0x8c>
    18b0:	81 e0       	ldi	r24, 0x01	; 1
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	6e e0       	ldi	r22, 0x0E	; 14
    18b6:	70 e0       	ldi	r23, 0x00	; 0
    18b8:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <calloc>
    18bc:	fc 01       	movw	r30, r24
    18be:	9c 01       	movw	r18, r24
    18c0:	00 97       	sbiw	r24, 0x00	; 0
    18c2:	71 f1       	breq	.+92     	; 0x1920 <fdevopen+0x8c>
    18c4:	80 e8       	ldi	r24, 0x80	; 128
    18c6:	83 83       	std	Z+3, r24	; 0x03
    18c8:	20 97       	sbiw	r28, 0x00	; 0
    18ca:	71 f0       	breq	.+28     	; 0x18e8 <fdevopen+0x54>
    18cc:	d3 87       	std	Z+11, r29	; 0x0b
    18ce:	c2 87       	std	Z+10, r28	; 0x0a
    18d0:	81 e8       	ldi	r24, 0x81	; 129
    18d2:	83 83       	std	Z+3, r24	; 0x03
    18d4:	80 91 26 02 	lds	r24, 0x0226
    18d8:	90 91 27 02 	lds	r25, 0x0227
    18dc:	89 2b       	or	r24, r25
    18de:	21 f4       	brne	.+8      	; 0x18e8 <fdevopen+0x54>
    18e0:	f0 93 27 02 	sts	0x0227, r31
    18e4:	e0 93 26 02 	sts	0x0226, r30
    18e8:	01 15       	cp	r16, r1
    18ea:	11 05       	cpc	r17, r1
    18ec:	c9 f0       	breq	.+50     	; 0x1920 <fdevopen+0x8c>
    18ee:	11 87       	std	Z+9, r17	; 0x09
    18f0:	00 87       	std	Z+8, r16	; 0x08
    18f2:	83 81       	ldd	r24, Z+3	; 0x03
    18f4:	82 60       	ori	r24, 0x02	; 2
    18f6:	83 83       	std	Z+3, r24	; 0x03
    18f8:	80 91 28 02 	lds	r24, 0x0228
    18fc:	90 91 29 02 	lds	r25, 0x0229
    1900:	89 2b       	or	r24, r25
    1902:	71 f4       	brne	.+28     	; 0x1920 <fdevopen+0x8c>
    1904:	f0 93 29 02 	sts	0x0229, r31
    1908:	e0 93 28 02 	sts	0x0228, r30
    190c:	80 91 2a 02 	lds	r24, 0x022A
    1910:	90 91 2b 02 	lds	r25, 0x022B
    1914:	89 2b       	or	r24, r25
    1916:	21 f4       	brne	.+8      	; 0x1920 <fdevopen+0x8c>
    1918:	f0 93 2b 02 	sts	0x022B, r31
    191c:	e0 93 2a 02 	sts	0x022A, r30
    1920:	c9 01       	movw	r24, r18
    1922:	df 91       	pop	r29
    1924:	cf 91       	pop	r28
    1926:	1f 91       	pop	r17
    1928:	0f 91       	pop	r16
    192a:	08 95       	ret

0000192c <fputc>:
    192c:	0f 93       	push	r16
    192e:	1f 93       	push	r17
    1930:	cf 93       	push	r28
    1932:	df 93       	push	r29
    1934:	8c 01       	movw	r16, r24
    1936:	eb 01       	movw	r28, r22
    1938:	8b 81       	ldd	r24, Y+3	; 0x03
    193a:	81 ff       	sbrs	r24, 1
    193c:	1b c0       	rjmp	.+54     	; 0x1974 <fputc+0x48>
    193e:	82 ff       	sbrs	r24, 2
    1940:	0d c0       	rjmp	.+26     	; 0x195c <fputc+0x30>
    1942:	2e 81       	ldd	r18, Y+6	; 0x06
    1944:	3f 81       	ldd	r19, Y+7	; 0x07
    1946:	8c 81       	ldd	r24, Y+4	; 0x04
    1948:	9d 81       	ldd	r25, Y+5	; 0x05
    194a:	28 17       	cp	r18, r24
    194c:	39 07       	cpc	r19, r25
    194e:	64 f4       	brge	.+24     	; 0x1968 <fputc+0x3c>
    1950:	e8 81       	ld	r30, Y
    1952:	f9 81       	ldd	r31, Y+1	; 0x01
    1954:	01 93       	st	Z+, r16
    1956:	f9 83       	std	Y+1, r31	; 0x01
    1958:	e8 83       	st	Y, r30
    195a:	06 c0       	rjmp	.+12     	; 0x1968 <fputc+0x3c>
    195c:	e8 85       	ldd	r30, Y+8	; 0x08
    195e:	f9 85       	ldd	r31, Y+9	; 0x09
    1960:	80 2f       	mov	r24, r16
    1962:	09 95       	icall
    1964:	89 2b       	or	r24, r25
    1966:	31 f4       	brne	.+12     	; 0x1974 <fputc+0x48>
    1968:	8e 81       	ldd	r24, Y+6	; 0x06
    196a:	9f 81       	ldd	r25, Y+7	; 0x07
    196c:	01 96       	adiw	r24, 0x01	; 1
    196e:	9f 83       	std	Y+7, r25	; 0x07
    1970:	8e 83       	std	Y+6, r24	; 0x06
    1972:	02 c0       	rjmp	.+4      	; 0x1978 <fputc+0x4c>
    1974:	0f ef       	ldi	r16, 0xFF	; 255
    1976:	1f ef       	ldi	r17, 0xFF	; 255
    1978:	c8 01       	movw	r24, r16
    197a:	df 91       	pop	r29
    197c:	cf 91       	pop	r28
    197e:	1f 91       	pop	r17
    1980:	0f 91       	pop	r16
    1982:	08 95       	ret

00001984 <printf>:
    1984:	a0 e0       	ldi	r26, 0x00	; 0
    1986:	b0 e0       	ldi	r27, 0x00	; 0
    1988:	e8 ec       	ldi	r30, 0xC8	; 200
    198a:	fc e0       	ldi	r31, 0x0C	; 12
    198c:	0c 94 35 0b 	jmp	0x166a	; 0x166a <__prologue_saves__+0x20>
    1990:	fe 01       	movw	r30, r28
    1992:	35 96       	adiw	r30, 0x05	; 5
    1994:	61 91       	ld	r22, Z+
    1996:	71 91       	ld	r23, Z+
    1998:	80 91 28 02 	lds	r24, 0x0228
    199c:	90 91 29 02 	lds	r25, 0x0229
    19a0:	af 01       	movw	r20, r30
    19a2:	0e 94 6b 07 	call	0xed6	; 0xed6 <vfprintf>
    19a6:	20 96       	adiw	r28, 0x00	; 0
    19a8:	e2 e0       	ldi	r30, 0x02	; 2
    19aa:	0c 94 51 0b 	jmp	0x16a2	; 0x16a2 <__epilogue_restores__+0x20>

000019ae <putchar>:
    19ae:	60 91 28 02 	lds	r22, 0x0228
    19b2:	70 91 29 02 	lds	r23, 0x0229
    19b6:	0e 94 96 0c 	call	0x192c	; 0x192c <fputc>
    19ba:	08 95       	ret

000019bc <puts>:
    19bc:	0f 93       	push	r16
    19be:	1f 93       	push	r17
    19c0:	cf 93       	push	r28
    19c2:	df 93       	push	r29
    19c4:	8c 01       	movw	r16, r24
    19c6:	e0 91 28 02 	lds	r30, 0x0228
    19ca:	f0 91 29 02 	lds	r31, 0x0229
    19ce:	83 81       	ldd	r24, Z+3	; 0x03
    19d0:	81 ff       	sbrs	r24, 1
    19d2:	21 c0       	rjmp	.+66     	; 0x1a16 <puts+0x5a>
    19d4:	c0 e0       	ldi	r28, 0x00	; 0
    19d6:	d0 e0       	ldi	r29, 0x00	; 0
    19d8:	0d c0       	rjmp	.+26     	; 0x19f4 <puts+0x38>
    19da:	e0 91 28 02 	lds	r30, 0x0228
    19de:	f0 91 29 02 	lds	r31, 0x0229
    19e2:	20 85       	ldd	r18, Z+8	; 0x08
    19e4:	31 85       	ldd	r19, Z+9	; 0x09
    19e6:	bf 01       	movw	r22, r30
    19e8:	f9 01       	movw	r30, r18
    19ea:	09 95       	icall
    19ec:	89 2b       	or	r24, r25
    19ee:	11 f0       	breq	.+4      	; 0x19f4 <puts+0x38>
    19f0:	cf ef       	ldi	r28, 0xFF	; 255
    19f2:	df ef       	ldi	r29, 0xFF	; 255
    19f4:	f8 01       	movw	r30, r16
    19f6:	81 91       	ld	r24, Z+
    19f8:	8f 01       	movw	r16, r30
    19fa:	88 23       	and	r24, r24
    19fc:	71 f7       	brne	.-36     	; 0x19da <puts+0x1e>
    19fe:	e0 91 28 02 	lds	r30, 0x0228
    1a02:	f0 91 29 02 	lds	r31, 0x0229
    1a06:	20 85       	ldd	r18, Z+8	; 0x08
    1a08:	31 85       	ldd	r19, Z+9	; 0x09
    1a0a:	8a e0       	ldi	r24, 0x0A	; 10
    1a0c:	bf 01       	movw	r22, r30
    1a0e:	f9 01       	movw	r30, r18
    1a10:	09 95       	icall
    1a12:	89 2b       	or	r24, r25
    1a14:	11 f0       	breq	.+4      	; 0x1a1a <puts+0x5e>
    1a16:	cf ef       	ldi	r28, 0xFF	; 255
    1a18:	df ef       	ldi	r29, 0xFF	; 255
    1a1a:	ce 01       	movw	r24, r28
    1a1c:	df 91       	pop	r29
    1a1e:	cf 91       	pop	r28
    1a20:	1f 91       	pop	r17
    1a22:	0f 91       	pop	r16
    1a24:	08 95       	ret

00001a26 <__ultoa_invert>:
    1a26:	fa 01       	movw	r30, r20
    1a28:	aa 27       	eor	r26, r26
    1a2a:	28 30       	cpi	r18, 0x08	; 8
    1a2c:	51 f1       	breq	.+84     	; 0x1a82 <__ultoa_invert+0x5c>
    1a2e:	20 31       	cpi	r18, 0x10	; 16
    1a30:	81 f1       	breq	.+96     	; 0x1a92 <__ultoa_invert+0x6c>
    1a32:	e8 94       	clt
    1a34:	6f 93       	push	r22
    1a36:	6e 7f       	andi	r22, 0xFE	; 254
    1a38:	6e 5f       	subi	r22, 0xFE	; 254
    1a3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1a3c:	8f 4f       	sbci	r24, 0xFF	; 255
    1a3e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a40:	af 4f       	sbci	r26, 0xFF	; 255
    1a42:	b1 e0       	ldi	r27, 0x01	; 1
    1a44:	3e d0       	rcall	.+124    	; 0x1ac2 <__ultoa_invert+0x9c>
    1a46:	b4 e0       	ldi	r27, 0x04	; 4
    1a48:	3c d0       	rcall	.+120    	; 0x1ac2 <__ultoa_invert+0x9c>
    1a4a:	67 0f       	add	r22, r23
    1a4c:	78 1f       	adc	r23, r24
    1a4e:	89 1f       	adc	r24, r25
    1a50:	9a 1f       	adc	r25, r26
    1a52:	a1 1d       	adc	r26, r1
    1a54:	68 0f       	add	r22, r24
    1a56:	79 1f       	adc	r23, r25
    1a58:	8a 1f       	adc	r24, r26
    1a5a:	91 1d       	adc	r25, r1
    1a5c:	a1 1d       	adc	r26, r1
    1a5e:	6a 0f       	add	r22, r26
    1a60:	71 1d       	adc	r23, r1
    1a62:	81 1d       	adc	r24, r1
    1a64:	91 1d       	adc	r25, r1
    1a66:	a1 1d       	adc	r26, r1
    1a68:	20 d0       	rcall	.+64     	; 0x1aaa <__ultoa_invert+0x84>
    1a6a:	09 f4       	brne	.+2      	; 0x1a6e <__ultoa_invert+0x48>
    1a6c:	68 94       	set
    1a6e:	3f 91       	pop	r19
    1a70:	2a e0       	ldi	r18, 0x0A	; 10
    1a72:	26 9f       	mul	r18, r22
    1a74:	11 24       	eor	r1, r1
    1a76:	30 19       	sub	r19, r0
    1a78:	30 5d       	subi	r19, 0xD0	; 208
    1a7a:	31 93       	st	Z+, r19
    1a7c:	de f6       	brtc	.-74     	; 0x1a34 <__ultoa_invert+0xe>
    1a7e:	cf 01       	movw	r24, r30
    1a80:	08 95       	ret
    1a82:	46 2f       	mov	r20, r22
    1a84:	47 70       	andi	r20, 0x07	; 7
    1a86:	40 5d       	subi	r20, 0xD0	; 208
    1a88:	41 93       	st	Z+, r20
    1a8a:	b3 e0       	ldi	r27, 0x03	; 3
    1a8c:	0f d0       	rcall	.+30     	; 0x1aac <__ultoa_invert+0x86>
    1a8e:	c9 f7       	brne	.-14     	; 0x1a82 <__ultoa_invert+0x5c>
    1a90:	f6 cf       	rjmp	.-20     	; 0x1a7e <__ultoa_invert+0x58>
    1a92:	46 2f       	mov	r20, r22
    1a94:	4f 70       	andi	r20, 0x0F	; 15
    1a96:	40 5d       	subi	r20, 0xD0	; 208
    1a98:	4a 33       	cpi	r20, 0x3A	; 58
    1a9a:	18 f0       	brcs	.+6      	; 0x1aa2 <__ultoa_invert+0x7c>
    1a9c:	49 5d       	subi	r20, 0xD9	; 217
    1a9e:	31 fd       	sbrc	r19, 1
    1aa0:	40 52       	subi	r20, 0x20	; 32
    1aa2:	41 93       	st	Z+, r20
    1aa4:	02 d0       	rcall	.+4      	; 0x1aaa <__ultoa_invert+0x84>
    1aa6:	a9 f7       	brne	.-22     	; 0x1a92 <__ultoa_invert+0x6c>
    1aa8:	ea cf       	rjmp	.-44     	; 0x1a7e <__ultoa_invert+0x58>
    1aaa:	b4 e0       	ldi	r27, 0x04	; 4
    1aac:	a6 95       	lsr	r26
    1aae:	97 95       	ror	r25
    1ab0:	87 95       	ror	r24
    1ab2:	77 95       	ror	r23
    1ab4:	67 95       	ror	r22
    1ab6:	ba 95       	dec	r27
    1ab8:	c9 f7       	brne	.-14     	; 0x1aac <__ultoa_invert+0x86>
    1aba:	00 97       	sbiw	r24, 0x00	; 0
    1abc:	61 05       	cpc	r22, r1
    1abe:	71 05       	cpc	r23, r1
    1ac0:	08 95       	ret
    1ac2:	9b 01       	movw	r18, r22
    1ac4:	ac 01       	movw	r20, r24
    1ac6:	0a 2e       	mov	r0, r26
    1ac8:	06 94       	lsr	r0
    1aca:	57 95       	ror	r21
    1acc:	47 95       	ror	r20
    1ace:	37 95       	ror	r19
    1ad0:	27 95       	ror	r18
    1ad2:	ba 95       	dec	r27
    1ad4:	c9 f7       	brne	.-14     	; 0x1ac8 <__ultoa_invert+0xa2>
    1ad6:	62 0f       	add	r22, r18
    1ad8:	73 1f       	adc	r23, r19
    1ada:	84 1f       	adc	r24, r20
    1adc:	95 1f       	adc	r25, r21
    1ade:	a0 1d       	adc	r26, r0
    1ae0:	08 95       	ret

00001ae2 <calloc>:
    1ae2:	0f 93       	push	r16
    1ae4:	1f 93       	push	r17
    1ae6:	cf 93       	push	r28
    1ae8:	df 93       	push	r29
    1aea:	68 9f       	mul	r22, r24
    1aec:	80 01       	movw	r16, r0
    1aee:	69 9f       	mul	r22, r25
    1af0:	10 0d       	add	r17, r0
    1af2:	78 9f       	mul	r23, r24
    1af4:	10 0d       	add	r17, r0
    1af6:	11 24       	eor	r1, r1
    1af8:	c8 01       	movw	r24, r16
    1afa:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <malloc>
    1afe:	ec 01       	movw	r28, r24
    1b00:	00 97       	sbiw	r24, 0x00	; 0
    1b02:	29 f0       	breq	.+10     	; 0x1b0e <calloc+0x2c>
    1b04:	60 e0       	ldi	r22, 0x00	; 0
    1b06:	70 e0       	ldi	r23, 0x00	; 0
    1b08:	a8 01       	movw	r20, r16
    1b0a:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <memset>
    1b0e:	ce 01       	movw	r24, r28
    1b10:	df 91       	pop	r29
    1b12:	cf 91       	pop	r28
    1b14:	1f 91       	pop	r17
    1b16:	0f 91       	pop	r16
    1b18:	08 95       	ret

00001b1a <malloc>:
    1b1a:	cf 93       	push	r28
    1b1c:	df 93       	push	r29
    1b1e:	bc 01       	movw	r22, r24
    1b20:	82 30       	cpi	r24, 0x02	; 2
    1b22:	91 05       	cpc	r25, r1
    1b24:	10 f4       	brcc	.+4      	; 0x1b2a <malloc+0x10>
    1b26:	62 e0       	ldi	r22, 0x02	; 2
    1b28:	70 e0       	ldi	r23, 0x00	; 0
    1b2a:	a0 91 2e 02 	lds	r26, 0x022E
    1b2e:	b0 91 2f 02 	lds	r27, 0x022F
    1b32:	ed 01       	movw	r28, r26
    1b34:	e0 e0       	ldi	r30, 0x00	; 0
    1b36:	f0 e0       	ldi	r31, 0x00	; 0
    1b38:	40 e0       	ldi	r20, 0x00	; 0
    1b3a:	50 e0       	ldi	r21, 0x00	; 0
    1b3c:	21 c0       	rjmp	.+66     	; 0x1b80 <malloc+0x66>
    1b3e:	88 81       	ld	r24, Y
    1b40:	99 81       	ldd	r25, Y+1	; 0x01
    1b42:	86 17       	cp	r24, r22
    1b44:	97 07       	cpc	r25, r23
    1b46:	69 f4       	brne	.+26     	; 0x1b62 <malloc+0x48>
    1b48:	8a 81       	ldd	r24, Y+2	; 0x02
    1b4a:	9b 81       	ldd	r25, Y+3	; 0x03
    1b4c:	30 97       	sbiw	r30, 0x00	; 0
    1b4e:	19 f0       	breq	.+6      	; 0x1b56 <malloc+0x3c>
    1b50:	93 83       	std	Z+3, r25	; 0x03
    1b52:	82 83       	std	Z+2, r24	; 0x02
    1b54:	04 c0       	rjmp	.+8      	; 0x1b5e <malloc+0x44>
    1b56:	90 93 2f 02 	sts	0x022F, r25
    1b5a:	80 93 2e 02 	sts	0x022E, r24
    1b5e:	fe 01       	movw	r30, r28
    1b60:	34 c0       	rjmp	.+104    	; 0x1bca <malloc+0xb0>
    1b62:	68 17       	cp	r22, r24
    1b64:	79 07       	cpc	r23, r25
    1b66:	38 f4       	brcc	.+14     	; 0x1b76 <malloc+0x5c>
    1b68:	41 15       	cp	r20, r1
    1b6a:	51 05       	cpc	r21, r1
    1b6c:	19 f0       	breq	.+6      	; 0x1b74 <malloc+0x5a>
    1b6e:	84 17       	cp	r24, r20
    1b70:	95 07       	cpc	r25, r21
    1b72:	08 f4       	brcc	.+2      	; 0x1b76 <malloc+0x5c>
    1b74:	ac 01       	movw	r20, r24
    1b76:	fe 01       	movw	r30, r28
    1b78:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7a:	9b 81       	ldd	r25, Y+3	; 0x03
    1b7c:	9c 01       	movw	r18, r24
    1b7e:	e9 01       	movw	r28, r18
    1b80:	20 97       	sbiw	r28, 0x00	; 0
    1b82:	e9 f6       	brne	.-70     	; 0x1b3e <malloc+0x24>
    1b84:	41 15       	cp	r20, r1
    1b86:	51 05       	cpc	r21, r1
    1b88:	a9 f1       	breq	.+106    	; 0x1bf4 <malloc+0xda>
    1b8a:	ca 01       	movw	r24, r20
    1b8c:	86 1b       	sub	r24, r22
    1b8e:	97 0b       	sbc	r25, r23
    1b90:	04 97       	sbiw	r24, 0x04	; 4
    1b92:	08 f4       	brcc	.+2      	; 0x1b96 <malloc+0x7c>
    1b94:	ba 01       	movw	r22, r20
    1b96:	e0 e0       	ldi	r30, 0x00	; 0
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	2a c0       	rjmp	.+84     	; 0x1bf0 <malloc+0xd6>
    1b9c:	8d 91       	ld	r24, X+
    1b9e:	9c 91       	ld	r25, X
    1ba0:	11 97       	sbiw	r26, 0x01	; 1
    1ba2:	84 17       	cp	r24, r20
    1ba4:	95 07       	cpc	r25, r21
    1ba6:	f9 f4       	brne	.+62     	; 0x1be6 <malloc+0xcc>
    1ba8:	64 17       	cp	r22, r20
    1baa:	75 07       	cpc	r23, r21
    1bac:	81 f4       	brne	.+32     	; 0x1bce <malloc+0xb4>
    1bae:	12 96       	adiw	r26, 0x02	; 2
    1bb0:	8d 91       	ld	r24, X+
    1bb2:	9c 91       	ld	r25, X
    1bb4:	13 97       	sbiw	r26, 0x03	; 3
    1bb6:	30 97       	sbiw	r30, 0x00	; 0
    1bb8:	19 f0       	breq	.+6      	; 0x1bc0 <malloc+0xa6>
    1bba:	93 83       	std	Z+3, r25	; 0x03
    1bbc:	82 83       	std	Z+2, r24	; 0x02
    1bbe:	04 c0       	rjmp	.+8      	; 0x1bc8 <malloc+0xae>
    1bc0:	90 93 2f 02 	sts	0x022F, r25
    1bc4:	80 93 2e 02 	sts	0x022E, r24
    1bc8:	fd 01       	movw	r30, r26
    1bca:	32 96       	adiw	r30, 0x02	; 2
    1bcc:	4f c0       	rjmp	.+158    	; 0x1c6c <malloc+0x152>
    1bce:	ca 01       	movw	r24, r20
    1bd0:	86 1b       	sub	r24, r22
    1bd2:	97 0b       	sbc	r25, r23
    1bd4:	fd 01       	movw	r30, r26
    1bd6:	e8 0f       	add	r30, r24
    1bd8:	f9 1f       	adc	r31, r25
    1bda:	61 93       	st	Z+, r22
    1bdc:	71 93       	st	Z+, r23
    1bde:	02 97       	sbiw	r24, 0x02	; 2
    1be0:	8d 93       	st	X+, r24
    1be2:	9c 93       	st	X, r25
    1be4:	43 c0       	rjmp	.+134    	; 0x1c6c <malloc+0x152>
    1be6:	fd 01       	movw	r30, r26
    1be8:	82 81       	ldd	r24, Z+2	; 0x02
    1bea:	93 81       	ldd	r25, Z+3	; 0x03
    1bec:	9c 01       	movw	r18, r24
    1bee:	d9 01       	movw	r26, r18
    1bf0:	10 97       	sbiw	r26, 0x00	; 0
    1bf2:	a1 f6       	brne	.-88     	; 0x1b9c <malloc+0x82>
    1bf4:	80 91 2c 02 	lds	r24, 0x022C
    1bf8:	90 91 2d 02 	lds	r25, 0x022D
    1bfc:	89 2b       	or	r24, r25
    1bfe:	41 f4       	brne	.+16     	; 0x1c10 <malloc+0xf6>
    1c00:	80 91 c6 01 	lds	r24, 0x01C6
    1c04:	90 91 c7 01 	lds	r25, 0x01C7
    1c08:	90 93 2d 02 	sts	0x022D, r25
    1c0c:	80 93 2c 02 	sts	0x022C, r24
    1c10:	40 91 c8 01 	lds	r20, 0x01C8
    1c14:	50 91 c9 01 	lds	r21, 0x01C9
    1c18:	41 15       	cp	r20, r1
    1c1a:	51 05       	cpc	r21, r1
    1c1c:	41 f4       	brne	.+16     	; 0x1c2e <malloc+0x114>
    1c1e:	4d b7       	in	r20, 0x3d	; 61
    1c20:	5e b7       	in	r21, 0x3e	; 62
    1c22:	80 91 c4 01 	lds	r24, 0x01C4
    1c26:	90 91 c5 01 	lds	r25, 0x01C5
    1c2a:	48 1b       	sub	r20, r24
    1c2c:	59 0b       	sbc	r21, r25
    1c2e:	20 91 2c 02 	lds	r18, 0x022C
    1c32:	30 91 2d 02 	lds	r19, 0x022D
    1c36:	24 17       	cp	r18, r20
    1c38:	35 07       	cpc	r19, r21
    1c3a:	b0 f4       	brcc	.+44     	; 0x1c68 <malloc+0x14e>
    1c3c:	ca 01       	movw	r24, r20
    1c3e:	82 1b       	sub	r24, r18
    1c40:	93 0b       	sbc	r25, r19
    1c42:	86 17       	cp	r24, r22
    1c44:	97 07       	cpc	r25, r23
    1c46:	80 f0       	brcs	.+32     	; 0x1c68 <malloc+0x14e>
    1c48:	ab 01       	movw	r20, r22
    1c4a:	4e 5f       	subi	r20, 0xFE	; 254
    1c4c:	5f 4f       	sbci	r21, 0xFF	; 255
    1c4e:	84 17       	cp	r24, r20
    1c50:	95 07       	cpc	r25, r21
    1c52:	50 f0       	brcs	.+20     	; 0x1c68 <malloc+0x14e>
    1c54:	42 0f       	add	r20, r18
    1c56:	53 1f       	adc	r21, r19
    1c58:	50 93 2d 02 	sts	0x022D, r21
    1c5c:	40 93 2c 02 	sts	0x022C, r20
    1c60:	f9 01       	movw	r30, r18
    1c62:	61 93       	st	Z+, r22
    1c64:	71 93       	st	Z+, r23
    1c66:	02 c0       	rjmp	.+4      	; 0x1c6c <malloc+0x152>
    1c68:	e0 e0       	ldi	r30, 0x00	; 0
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	cf 01       	movw	r24, r30
    1c6e:	df 91       	pop	r29
    1c70:	cf 91       	pop	r28
    1c72:	08 95       	ret

00001c74 <free>:
    1c74:	cf 93       	push	r28
    1c76:	df 93       	push	r29
    1c78:	00 97       	sbiw	r24, 0x00	; 0
    1c7a:	09 f4       	brne	.+2      	; 0x1c7e <free+0xa>
    1c7c:	50 c0       	rjmp	.+160    	; 0x1d1e <free+0xaa>
    1c7e:	ec 01       	movw	r28, r24
    1c80:	22 97       	sbiw	r28, 0x02	; 2
    1c82:	1b 82       	std	Y+3, r1	; 0x03
    1c84:	1a 82       	std	Y+2, r1	; 0x02
    1c86:	a0 91 2e 02 	lds	r26, 0x022E
    1c8a:	b0 91 2f 02 	lds	r27, 0x022F
    1c8e:	10 97       	sbiw	r26, 0x00	; 0
    1c90:	09 f1       	breq	.+66     	; 0x1cd4 <free+0x60>
    1c92:	40 e0       	ldi	r20, 0x00	; 0
    1c94:	50 e0       	ldi	r21, 0x00	; 0
    1c96:	ac 17       	cp	r26, r28
    1c98:	bd 07       	cpc	r27, r29
    1c9a:	08 f1       	brcs	.+66     	; 0x1cde <free+0x6a>
    1c9c:	bb 83       	std	Y+3, r27	; 0x03
    1c9e:	aa 83       	std	Y+2, r26	; 0x02
    1ca0:	fe 01       	movw	r30, r28
    1ca2:	21 91       	ld	r18, Z+
    1ca4:	31 91       	ld	r19, Z+
    1ca6:	e2 0f       	add	r30, r18
    1ca8:	f3 1f       	adc	r31, r19
    1caa:	ae 17       	cp	r26, r30
    1cac:	bf 07       	cpc	r27, r31
    1cae:	79 f4       	brne	.+30     	; 0x1cce <free+0x5a>
    1cb0:	8d 91       	ld	r24, X+
    1cb2:	9c 91       	ld	r25, X
    1cb4:	11 97       	sbiw	r26, 0x01	; 1
    1cb6:	28 0f       	add	r18, r24
    1cb8:	39 1f       	adc	r19, r25
    1cba:	2e 5f       	subi	r18, 0xFE	; 254
    1cbc:	3f 4f       	sbci	r19, 0xFF	; 255
    1cbe:	39 83       	std	Y+1, r19	; 0x01
    1cc0:	28 83       	st	Y, r18
    1cc2:	12 96       	adiw	r26, 0x02	; 2
    1cc4:	8d 91       	ld	r24, X+
    1cc6:	9c 91       	ld	r25, X
    1cc8:	13 97       	sbiw	r26, 0x03	; 3
    1cca:	9b 83       	std	Y+3, r25	; 0x03
    1ccc:	8a 83       	std	Y+2, r24	; 0x02
    1cce:	41 15       	cp	r20, r1
    1cd0:	51 05       	cpc	r21, r1
    1cd2:	71 f4       	brne	.+28     	; 0x1cf0 <free+0x7c>
    1cd4:	d0 93 2f 02 	sts	0x022F, r29
    1cd8:	c0 93 2e 02 	sts	0x022E, r28
    1cdc:	20 c0       	rjmp	.+64     	; 0x1d1e <free+0xaa>
    1cde:	12 96       	adiw	r26, 0x02	; 2
    1ce0:	8d 91       	ld	r24, X+
    1ce2:	9c 91       	ld	r25, X
    1ce4:	13 97       	sbiw	r26, 0x03	; 3
    1ce6:	ad 01       	movw	r20, r26
    1ce8:	00 97       	sbiw	r24, 0x00	; 0
    1cea:	11 f0       	breq	.+4      	; 0x1cf0 <free+0x7c>
    1cec:	dc 01       	movw	r26, r24
    1cee:	d3 cf       	rjmp	.-90     	; 0x1c96 <free+0x22>
    1cf0:	fa 01       	movw	r30, r20
    1cf2:	d3 83       	std	Z+3, r29	; 0x03
    1cf4:	c2 83       	std	Z+2, r28	; 0x02
    1cf6:	21 91       	ld	r18, Z+
    1cf8:	31 91       	ld	r19, Z+
    1cfa:	e2 0f       	add	r30, r18
    1cfc:	f3 1f       	adc	r31, r19
    1cfe:	ce 17       	cp	r28, r30
    1d00:	df 07       	cpc	r29, r31
    1d02:	69 f4       	brne	.+26     	; 0x1d1e <free+0xaa>
    1d04:	88 81       	ld	r24, Y
    1d06:	99 81       	ldd	r25, Y+1	; 0x01
    1d08:	28 0f       	add	r18, r24
    1d0a:	39 1f       	adc	r19, r25
    1d0c:	2e 5f       	subi	r18, 0xFE	; 254
    1d0e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d10:	fa 01       	movw	r30, r20
    1d12:	31 83       	std	Z+1, r19	; 0x01
    1d14:	20 83       	st	Z, r18
    1d16:	8a 81       	ldd	r24, Y+2	; 0x02
    1d18:	9b 81       	ldd	r25, Y+3	; 0x03
    1d1a:	93 83       	std	Z+3, r25	; 0x03
    1d1c:	82 83       	std	Z+2, r24	; 0x02
    1d1e:	df 91       	pop	r29
    1d20:	cf 91       	pop	r28
    1d22:	08 95       	ret

00001d24 <memset>:
    1d24:	dc 01       	movw	r26, r24
    1d26:	01 c0       	rjmp	.+2      	; 0x1d2a <memset+0x6>
    1d28:	6d 93       	st	X+, r22
    1d2a:	41 50       	subi	r20, 0x01	; 1
    1d2c:	50 40       	sbci	r21, 0x00	; 0
    1d2e:	e0 f7       	brcc	.-8      	; 0x1d28 <memset+0x4>
    1d30:	08 95       	ret

00001d32 <_exit>:
    1d32:	f8 94       	cli

00001d34 <__stop_program>:
    1d34:	ff cf       	rjmp	.-2      	; 0x1d34 <__stop_program>
