Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Dec 24 20:10:16 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   sw_dip<20>_IBUF
   sw_dip<21>_IBUF
   sw_dip<22>_IBUF
   sw_dip<23>_IBUF
   sw_dip<24>_IBUF
   sw_dip<25>_IBUF
   sw_dip<26>_IBUF
   sw_dip<27>_IBUF
   sw_dip<28>_IBUF
   sw_dip<29>_IBUF
   sw_dip<30>_IBUF


