<stg><name>top</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln11"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %adr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %adr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %we

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %we, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cyc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cyc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stb

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wb_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wb_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %tx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %tx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ack

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ack, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %uart_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %uart_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %rx_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %rx

]]></Node>
<StgValue><ssdm name="rx_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:22 %wb_in_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %wb_in

]]></Node>
<StgValue><ssdm name="wb_in_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:23 %stb_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %stb

]]></Node>
<StgValue><ssdm name="stb_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %cyc_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %cyc

]]></Node>
<StgValue><ssdm name="cyc_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %we_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %we

]]></Node>
<StgValue><ssdm name="we_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:26 %adr_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %adr

]]></Node>
<StgValue><ssdm name="adr_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2">
<![CDATA[
entry:27 %state_load = load i2 %state

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1">
<![CDATA[
entry:28 %tx_ff_load = load i1 %tx_ff

]]></Node>
<StgValue><ssdm name="tx_ff_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %j_load = load i32 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
entry:31 %baud_count_load = load i32 %baud_count

]]></Node>
<StgValue><ssdm name="baud_count_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11">
<![CDATA[
entry:32 %p_Val2_1 = load i11 %uart_rd_shift_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="11">
<![CDATA[
entry:33 %trunc_ln46 = trunc i11 %p_Val2_1

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:34 %switch_ln46 = switch i2 %state_load, void %sw.bb, i2 3, void %sw.bb57, i2 1, void %sw.bb39, i2 2, void %sw.bb51

]]></Node>
<StgValue><ssdm name="switch_ln46"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb51:0 %br_ln98 = br i1 %rx_read, void %if.then52, void %if.else55

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="rx_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then52:0 %p_Result_2 = bitset i11 @_ssdm_op_BitSet.i11.i11.i32.i1, i11 %p_Val2_1, i32 0, i1 0

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="rx_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="11">
<![CDATA[
if.then52:1 %trunc_ln798_1 = trunc i11 %p_Result_2

]]></Node>
<StgValue><ssdm name="trunc_ln798_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="rx_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.then52:2 %store_ln798 = store i11 %p_Result_2, i11 %uart_rd_shift_V

]]></Node>
<StgValue><ssdm name="store_ln798"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="rx_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
if.then52:3 %br_ln100 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="rx_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else55:0 %write_ln103 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="rx_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.else55:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb39:0 %icmp_ln76 = icmp_eq  i32 %baud_count_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb39:1 %br_ln76 = br i1 %icmp_ln76, void %if.else49, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else49:0 %write_ln90 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0

]]></Node>
<StgValue><ssdm name="write_ln90"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else49:1 %add_ln91 = add i32 %baud_count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else49:2 %store_ln91 = store i32 %add_ln91, i32 %baud_count

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.else49:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10">
<![CDATA[
if.then41:0 %p_Val2_s = load i10 %uart_wr_shift_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="10">
<![CDATA[
if.then41:1 %sext_ln779 = sext i10 %p_Val2_s

]]></Node>
<StgValue><ssdm name="sext_ln779"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="32">
<![CDATA[
if.then41:2 %trunc_ln779 = trunc i32 %i_load

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
if.then41:3 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i11, i11 %sext_ln779, i11 %trunc_ln779

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then41:4 %store_ln78 = store i32 54, i32 %baud_count

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:5 %add_ln79 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:6 %icmp_ln80 = icmp_sgt  i32 %add_ln79, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then41:7 %br_ln80 = br i1 %icmp_ln80, void %if.else47, void %if.then46

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else47:0 %write_ln86 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.else47:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then46:0 %write_ln82 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.then46:1 %br_ln84 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb57:0 %icmp_ln108 = icmp_eq  i32 %baud_count_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb57:1 %br_ln108 = br i1 %icmp_ln108, void %if.else67, void %if.then59

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else67:0 %add_ln124 = add i32 %baud_count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else67:1 %store_ln124 = store i32 %add_ln124, i32 %baud_count

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else67:2 %write_ln126 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.else67:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.then59:0 %p_Result_1 = bitset i11 @_ssdm_op_BitSet.i11.i11.i32.i1, i11 %p_Val2_1, i32 %j_load, i1 %rx_read

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="11">
<![CDATA[
if.then59:1 %trunc_ln798 = trunc i11 %p_Result_1

]]></Node>
<StgValue><ssdm name="trunc_ln798"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
if.then59:2 %store_ln798 = store i11 %p_Result_1, i11 %uart_rd_shift_V

]]></Node>
<StgValue><ssdm name="store_ln798"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then59:3 %store_ln110 = store i32 54, i32 %baud_count

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:4 %add_ln111 = add i32 %j_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:5 %icmp_ln112 = icmp_sgt  i32 %add_ln111, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then59:6 %br_ln112 = br i1 %icmp_ln112, void %if.else65, void %if.then64

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else65:0 %write_ln119 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.else65:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then64:0 %write_ln115 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 1

]]></Node>
<StgValue><ssdm name="write_ln115"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then64:1 %br_ln116 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb:0 %store_ln51 = store i32 54, i32 %baud_count

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb:1 %icmp_ln1019 = icmp_eq  i8 %adr_read, i8 252

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb:2 %write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %ack, i1 0

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:3 %br_ln52 = br i1 %icmp_ln1019, void %sw.epilog, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:0 %and_ln54 = and i1 %stb_read, i1 %cyc_read

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:1 %and_ln54_1 = and i1 %and_ln54, i1 %we_read

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:2 %br_ln54 = br i1 %and_ln54_1, void %if.else, void %if.then17

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:0 %xor_ln61 = xor i1 %we_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:1 %and_ln61 = and i1 %and_ln54, i1 %xor_ln61

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.else:2 %next_state = select i1 %and_ln61, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="next_state"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8">
<![CDATA[
if.then17:0 %trunc_ln1669 = trunc i8 %wb_in_read

]]></Node>
<StgValue><ssdm name="trunc_ln1669"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="7" op_3_bw="1">
<![CDATA[
if.then17:1 %p_Val2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i7.i1, i2 2, i7 %trunc_ln1669, i1 0

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then17:2 %store_ln56 = store i10 %p_Val2_2, i10 %uart_wr_shift_V

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="0"/>
<literal name="icmp_ln1019" val="1"/>
<literal name="and_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
if.then17:3 %br_ln60 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0">
<![CDATA[
sw.epilog:0 %tx_ff_flag_0 = phi i1 1, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 0, void %if.else55, i1 0, void %if.then52, i1 1, void %if.then46, i1 1, void %if.else47, i1 0, void %if.else49, i1 0, void %if.then64, i1 0, void %if.else65, i1 0, void %if.else67

]]></Node>
<StgValue><ssdm name="tx_ff_flag_0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0">
<![CDATA[
sw.epilog:1 %tx_ff_loc_0 = phi i1 0, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 %tx_ff_load, void %if.else55, i1 %tx_ff_load, void %if.then52, i1 %p_Result_s, void %if.then46, i1 %p_Result_s, void %if.else47, i1 %tx_ff_load, void %if.else49, i1 %tx_ff_load, void %if.then64, i1 %tx_ff_load, void %if.else65, i1 %tx_ff_load, void %if.else67

]]></Node>
<StgValue><ssdm name="tx_ff_loc_0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:2 %i_new_0 = phi i32 1, void %if.then17, i32 0, void %if.else, i32 0, void %sw.bb, i32 0, void %if.else55, i32 0, void %if.then52, i32 0, void %if.then46, i32 %add_ln79, void %if.else47, i32 0, void %if.else49, i32 0, void %if.then64, i32 0, void %if.else65, i32 0, void %if.else67

]]></Node>
<StgValue><ssdm name="i_new_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0">
<![CDATA[
sw.epilog:3 %j_flag_0 = phi i1 1, void %if.then17, i1 1, void %if.else, i1 1, void %sw.bb, i1 0, void %if.else55, i1 0, void %if.then52, i1 0, void %if.then46, i1 0, void %if.else47, i1 0, void %if.else49, i1 1, void %if.then64, i1 1, void %if.else65, i1 0, void %if.else67

]]></Node>
<StgValue><ssdm name="j_flag_0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:4 %j_new_0 = phi i32 1, void %if.then17, i32 1, void %if.else, i32 1, void %sw.bb, i32 0, void %if.else55, i32 0, void %if.then52, i32 0, void %if.then46, i32 0, void %if.else47, i32 0, void %if.else49, i32 1, void %if.then64, i32 %add_ln111, void %if.else65, i32 0, void %if.else67

]]></Node>
<StgValue><ssdm name="j_new_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0" op_10_bw="10" op_11_bw="0" op_12_bw="10" op_13_bw="0" op_14_bw="10" op_15_bw="0" op_16_bw="10" op_17_bw="0" op_18_bw="10" op_19_bw="0" op_20_bw="10" op_21_bw="0">
<![CDATA[
sw.epilog:5 %phi_ln186 = phi i10 %trunc_ln46, void %if.then17, i10 %trunc_ln46, void %if.else, i10 %trunc_ln46, void %sw.bb, i10 %trunc_ln46, void %if.else55, i10 %trunc_ln798_1, void %if.then52, i10 %trunc_ln46, void %if.then46, i10 %trunc_ln46, void %if.else47, i10 %trunc_ln46, void %if.else49, i10 %trunc_ln798, void %if.then64, i10 %trunc_ln798, void %if.else65, i10 %trunc_ln46, void %if.else67

]]></Node>
<StgValue><ssdm name="phi_ln186"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0" op_10_bw="2" op_11_bw="0" op_12_bw="2" op_13_bw="0" op_14_bw="2" op_15_bw="0" op_16_bw="2" op_17_bw="0" op_18_bw="2" op_19_bw="0" op_20_bw="2" op_21_bw="0">
<![CDATA[
sw.epilog:6 %next_state_1 = phi i2 1, void %if.then17, i2 %next_state, void %if.else, i2 0, void %sw.bb, i2 0, void %if.else55, i2 3, void %if.then52, i2 0, void %if.then46, i2 1, void %if.else47, i2 1, void %if.else49, i2 0, void %if.then64, i2 3, void %if.else65, i2 3, void %if.else67

]]></Node>
<StgValue><ssdm name="next_state_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.epilog:7 %write_ln142 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %tx, i1 %tx_ff_loc_0

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.epilog:8 %store_ln143 = store i2 %next_state_1, i2 %state

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
sw.epilog:9 %write_ln144 = write void @_ssdm_op_Write.ap_none.i10P0A, i10 %uart_out, i10 %phi_ln186

]]></Node>
<StgValue><ssdm name="write_ln144"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:10 %br_ln0 = br i1 %j_flag_0, void %sw.epilog.new4, void %mergeST3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST3:0 %store_ln50 = store i32 %j_new_0, i32 %j

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
mergeST3:1 %br_ln0 = br void %sw.epilog.new4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.new4:0 %br_ln0 = br i1 %tx_ff_flag_0, void %sw.epilog.new, void %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tx_ff_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST1:0 %store_ln49 = store i32 %i_new_0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tx_ff_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST1:1 %store_ln48 = store i1 %tx_ff_loc_0, i1 %tx_ff

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tx_ff_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:2 %br_ln0 = br void %sw.epilog.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0">
<![CDATA[
sw.epilog.new:0 %ret_ln148 = ret

]]></Node>
<StgValue><ssdm name="ret_ln148"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
