# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Picoblaze_Basys3.srcs/sources_1/new/memory_register.vhd" \
"../../../../Picoblaze_Basys3.srcs/sim_1/new/tb_general.vhd" \

# Do not sort compile order
nosort
