INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/BranchCon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/ConUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_32bit
INFO: [VRFC 10-311] analyzing module Mux3_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/PCadd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCadd4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件/系统硬件设计/单周期cpu/project_6/project_6.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
