# Commented out as added to skiplist without comment specifying reason
# sv2v:core/interface_array_slice.sv
# sv2v:error/include_loop_1.sv
# sv2v:error/include_loop_2.sv
# sv2v:lex/macro_ifdef.sv
# UHDM-integration-tests:assignment-pattern/top.sv
# UHDM-integration-tests:AssignToUnpackedUnionFieldAndReadOtherField/top.sv
# UHDM-integration-tests:BitSelectPartSelectInFunction/top.sv
# UHDM-integration-tests:Continue/top.sv
# UHDM-integration-tests:Disable/top.sv
# UHDM-integration-tests:DpiChandle/top.sv
# UHDM-integration-tests:EnumFirstInInitial/top.sv
# UHDM-integration-tests:EnumFirst/top.sv
# UHDM-integration-tests:Forever/top.sv
# UHDM-integration-tests:ForkJoinTypes/top.sv
# UHDM-integration-tests:Fork/top.sv
# UHDM-integration-tests:FunctionOutputArgument/top.sv
# UHDM-integration-tests:FunctionWithOverriddenParameter/top.sv
# UHDM-integration-tests:GetC/top.sv
# UHDM-integration-tests:hello-uvm/top.sv
# UHDM-integration-tests:ImportFunction/top.sv
# UHDM-integration-tests:ImportPackageWithFunction/top.sv
# UHDM-integration-tests:IndexedPartSelectInFor/top.sv
# UHDM-integration-tests:MultiplePrints/top.sv
# UHDM-integration-tests:NestedPatternPassedAsPort/top.sv
# UHDM-integration-tests:NestedStructArrayParameterInitializedByPatternPassedAsPort/top.sv
# UHDM-integration-tests:OneClass/top.sv
# UHDM-integration-tests:OneThis/top.sv
# UHDM-integration-tests:OutputSizeWithParameterOfInstanceInitializedByStructMember/top.sv
# UHDM-integration-tests:ParameterDoubleUnderscoreInSvFrontend/top.sv
# UHDM-integration-tests:ParameterOfSizeOfParametrizedPortInSubmodule/top.sv
# UHDM-integration-tests:ParameterOfSizeOfParametrizedPort/top.sv
# UHDM-integration-tests:ParameterPackedArray/top.sv
# UHDM-integration-tests:PartSelectInFor/top.sv
# UHDM-integration-tests:ibex/module_tests/prim_secded/prim_secded_top.sv
# UHDM-integration-tests:PutC/top.sv
# UHDM-integration-tests:RealValue/top.sv
# UHDM-integration-tests:SelectFromUnpackedInFunction/top.sv
# UHDM-integration-tests:SelectGivenBySelectOnParameterInFunction/top.sv
# UHDM-integration-tests:SelfSelectsInBitSelectAfterBitSelect/top.sv
# UHDM-integration-tests:StringAssignConcatenation/top.sv
# UHDM-integration-tests:StringAssignment/top.sv
# UHDM-integration-tests:StringLocalParamInitByConcatenation/top.sv
# UHDM-integration-tests:StringWithBackslash/top.sv
# UHDM-integration-tests:StructArrayParameterInitializedByPatternPassedAsPort/top.sv
# UHDM-integration-tests:synthesis/dff_tb.v
# UHDM-integration-tests:SystemFunctions/top.sv
# UHDM-integration-tests:TypedefOnFileLevel/top.sv
# UHDM-integration-tests:ibex/uvm/ibex_decoder_tb.sv
# UHDM-integration-tests:VoidFunction2Returns/top.sv
# UHDM-integration-tests:VoidFunction/top.sv
# UHDM-integration-tests:VoidFunctionWithoutReturn/top.sv
########################################################################################
# This test sometimes fails due to how yosys assigns
# wires to cells and the fact, that currently formal verification
# requires the same order of assignments
yosys:opt/opt_lut.v
########################################################################################
# Type parameters in top modules cause the modules to be renamed
# and handled incorrectly in verification scripts.
sv2v:core/paramtype_param_default.sv
sv2v:core/paramtype_stagger.sv
########################################################################################
# Following tests from bsg_micro_designs_results require different formal verification
# flow which is now work in progress. Testing them right now is unnecessary.
########################################################################################
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_1_to_n_tagged.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_abs.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_adder_cin.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_adder_ripple_carry.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_and.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_arb_fixed.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_array_concentrate_static.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_array_reverse.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_async_credit_counter.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_async_fifo.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_async_ptr_gray.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_buf.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_buf_ctrl.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cache_buffer_queue.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cache_decode.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cache_sbuf.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cache_sbuf_queue.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cache_to_axi_rx.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cache_to_dram_ctrl_rx.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_channel_narrow.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_circular_ptr.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_clkbuf.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_compare_and_swap.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_concentrate_static.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_clear_up.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_clear_up_one_hot.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_clock_downsample.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_dynamic_limit.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_dynamic_limit_en.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_overflow_en.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_overflow_set_en.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_set_down.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_set_en.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_up_down.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_counter_up_down_variable.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_crossbar_o_by_i.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_cycle_counter.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_decode.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_decode_with_v.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_chain.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_en.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_en_bypass.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_gatestack.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_negedge_reset.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_reset.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dff_reset_en.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_dlatch.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_expand_bitmask.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fifo_1r1w_narrowed.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fifo_1r1w_small_credit_on_input.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fifo_shift_datapath.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fifo_tracker.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_flatten_2D_array.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_flow_convert.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_flow_counter.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fpu_classify.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fpu_f2i.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fpu_preprocess.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_front_side_bus_hop_in.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_front_side_bus_hop_in_no_fc.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_front_side_bus_hop_out.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fsb.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fsb_murn_gateway.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fsb_node_async_buffer.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fsb_node_level_shift_fsb_domain.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_fsb_node_level_shift_node_domain.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_gray_to_binary.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_hash_bank.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_hash_bank_reverse.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_imul_iterative.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_inv.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_launch_sync_sync.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_less_than.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_level_shift_up_down_sink.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_level_shift_up_down_source.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_lfsr.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_link_iddr_phy.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_link_oddr_phy.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_locking_arb_fixed.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_lru_pseudo_tree_decode.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_make_2D_array.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mul_array.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mul_array_row.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mul_synth.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mux.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mux2_gatestack.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mux_bitwise.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mux_butterfly.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mux_one_hot.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_mux_segmented.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_muxi2_gatestack.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_nand.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_nor2.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_nor3.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_one_fifo.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_parallel_in_serial_out_dynamic.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_permute_box.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_priority_encode.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_priority_encode_one_hot_out.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_ready_to_credit_flow_converter.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_reduce.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_reduce_segmented.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_relay_fifo.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_rotate_right.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_round_robin_1_to_n.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_round_robin_2_to_2.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_round_robin_arb.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_round_robin_n_to_1.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_sbox.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_scan.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_scatter_gather.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_serial_in_parallel_out.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_strobe.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_swap.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_sync_sync.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_thermometer_count.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_tiehi.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_tielo.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_transpose.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_wait_after_reset.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_wait_cycles.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_xnor.json/dut.v
UHDM-integration-tests:bsg/bsg_micro_designs_results/bsg_xor.json/dut.v
