
---------- Begin Simulation Statistics ----------
simSeconds                                   0.314047                       # Number of seconds simulated (Second)
simTicks                                 314047446000                       # Number of ticks simulated (Tick)
finalTick                                314047446000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     66.30                       # Real time elapsed on the host (Second)
hostTickRate                               4736994700                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8547004                       # Number of bytes of host memory used (Byte)
simInsts                                     99629017                       # Number of instructions simulated (Count)
simOps                                       99629017                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1502771                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1502771                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        314047446                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       50515683                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          50515683                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      50515683                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         50515683                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       326252                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          326252                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       326252                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         326252                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  13697361000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  13697361000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  13697361000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  13697361000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     50841935                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      50841935                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     50841935                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     50841935                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006417                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006417                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006417                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006417                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41983.990903                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 41983.990903                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41983.990903                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 41983.990903                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        87003                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             87003                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       326252                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       326252                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       326252                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       326252                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  13044857000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  13044857000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  13044857000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  13044857000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39983.990903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39983.990903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39983.990903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39983.990903                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 325740                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     46229463                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        46229463                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       292944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        292944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  12447507000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  12447507000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     46522407                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     46522407                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006297                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006297                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 42491.080206                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 42491.080206                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       292944                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       292944                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  11861619000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  11861619000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 40491.080206                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40491.080206                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4286220                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4286220                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        33308                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        33308                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1249854000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1249854000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4319528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4319528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007711                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007711                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 37524.138345                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37524.138345                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        33308                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        33308                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1183238000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1183238000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007711                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007711                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35524.138345                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35524.138345                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.627683                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             50841935                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             326252                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             155.836393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.627683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          287                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           51168187                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          51168187                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     99629017                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      99629017                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     99609307                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         1779                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      2176310                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     99609307                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    135833761                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     95298375                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     50841988                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     46522406                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      4319582                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 314047445.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      2197698                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     48787095     48.97%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     46522406     46.70%     95.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      4319564      4.34%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     99629083                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       99628430                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          99628430                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      99628430                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         99628430                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          653                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             653                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          653                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            653                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     61968000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     61968000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     61968000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     61968000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     99629083                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      99629083                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     99629083                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     99629083                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 94897.396631                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 94897.396631                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 94897.396631                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 94897.396631                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          653                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          653                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     60662000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     60662000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     60662000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     60662000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 92897.396631                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 92897.396631                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 92897.396631                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 92897.396631                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    421                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     99628430                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        99628430                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          653                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           653                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     61968000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     61968000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     99629083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     99629083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 94897.396631                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 94897.396631                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          653                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          653                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     60662000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     60662000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 92897.396631                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 92897.396631                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           220.960062                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             99629083                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                653                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           152571.336907                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   220.960062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.863125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.863125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          232                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.906250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           99629736                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          99629736                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               293597                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          91881                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             288514                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               33308                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              33308                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          293597                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1727                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       978244                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   979971                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        41792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     26448320                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  26490112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             54234                       # Total snoops (Count)
system.l2bus.snoopTraffic                      312192                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              381139                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.075419                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.264066                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    352394     92.46%     92.46% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     28745      7.54%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                381139                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            827072000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1959000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           978756000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          653066                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       326161                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             28743                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        28743                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                69                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            277101                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               277170                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               69                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           277101                       # number of overall hits (Count)
system.l2cache.overallHits::total              277170                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             584                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           49151                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              49735                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            584                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          49151                       # number of overall misses (Count)
system.l2cache.overallMisses::total             49735                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     57252000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   5018199000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    5075451000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     57252000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   5018199000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   5075451000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           653                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        326252                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           326905                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          653                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       326252                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          326905                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.894334                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.150653                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.152139                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.894334                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.150653                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.152139                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 98034.246575                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 102097.597200                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 102049.884387                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 98034.246575                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 102097.597200                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 102049.884387                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            4878                       # number of writebacks (Count)
system.l2cache.writebacks::total                 4878                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          584                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        49151                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          49735                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          584                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        49151                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         49735                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     45572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   4035179000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   4080751000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     45572000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   4035179000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   4080751000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.894334                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.150653                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.152139                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.894334                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.150653                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.152139                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 78034.246575                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 82097.597200                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 82049.884387                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 78034.246575                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 82097.597200                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 82049.884387                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     54234                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        22982                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        22982                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         29612                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            29612                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         3696                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           3696                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    361848000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    361848000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        33308                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        33308                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.110964                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.110964                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 97902.597403                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 97902.597403                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         3696                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         3696                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    287928000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    287928000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.110964                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.110964                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77902.597403                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77902.597403                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           69                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       247489                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       247558                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          584                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        45455                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        46039                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     57252000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   4656351000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   4713603000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          653                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       292944                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       293597                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.894334                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.155166                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.156810                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 98034.246575                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 102438.697613                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 102382.827603                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          584                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        45455                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        46039                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     45572000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   3747251000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   3792823000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.894334                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.155166                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.156810                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 78034.246575                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 82438.697613                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 82382.827603                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        87003                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        87003                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        87003                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        87003                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1023.428623                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  630082                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 55258                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 11.402548                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    45.914652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.782736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   976.731235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.044839                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000764                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.953839                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              89                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             199                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             276                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             138                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             322                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               2667514                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              2667514                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      4878.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       584.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     48846.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.033819500500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           271                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           271                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               184372                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4590                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        49735                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        4878                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      49735                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4878                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     305                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  49735                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  4878                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    49429                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     257                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     258                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     280                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          271                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      182.313653                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      51.166825                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     277.700600                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31             170     62.73%     62.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             23      8.49%     71.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95              3      1.11%     72.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127             4      1.48%     73.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159            1      0.37%     74.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            1      0.37%     74.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            2      0.74%     75.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            2      0.74%     76.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-415            1      0.37%     76.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::416-447            2      0.74%     77.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-479            3      1.11%     78.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-511            4      1.48%     79.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-543            2      0.74%     80.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::544-575            4      1.48%     81.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-607            5      1.85%     83.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::608-639            5      1.85%     85.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-671            4      1.48%     87.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::672-703           18      6.64%     93.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-735            2      0.74%     94.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::736-767            5      1.85%     96.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-799            3      1.11%     97.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::800-831            1      0.37%     97.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-863            2      0.74%     98.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::864-895            3      1.11%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::992-1023            1      0.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            271                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          271                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.926199                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.919181                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.488853                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                14      5.17%      5.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.37%      5.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               247     91.14%     96.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 9      3.32%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            271                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    19520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3183040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                312192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               10135538.56444991                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               994091.82904165                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   314047341000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     5750413.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        37376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3126144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       310912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 119013.863911505905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 9954368.487365441397                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 990016.011784410453                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          584                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        49151                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         4878                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15593000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1512780750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 7438885709500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26700.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30778.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 1524986820.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        37376                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3145664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3183040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        37376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        37376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       312192                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       312192                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           584                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         49151                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            49735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         4878                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            4878                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          119014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        10016525                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           10135539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       119014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         119014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       994092                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            994092                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       994092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         119014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       10016525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          11129630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 49430                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4858                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2047                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5508                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4992                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3639                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           375                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                601561250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              247150000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1528373750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12169.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30919.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                22569                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                4117                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             45.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        27591                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   125.859012                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   102.134239                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   116.164125                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        14764     53.51%     53.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        10635     38.55%     92.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1482      5.37%     97.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          121      0.44%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          111      0.40%     98.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          238      0.86%     99.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           56      0.20%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           31      0.11%     99.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          153      0.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        27591                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3163520                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              310912                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                10.073382                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.990016                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                49.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         95783100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         50898540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       174887160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11416140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 24790275120.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30669698730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  94767104640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   150560063430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    479.418207                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 246065881750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  10486580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  57494984250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        101295180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         53809305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       178043040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       13942620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 24790275120.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  33426704370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  92445415680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   151009485315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    480.849271                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 240001378000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  10486580000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  63559488000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               46039                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4878                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             43594                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3696                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3696                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          46039                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       147942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  147942                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      3495232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3495232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              49735                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    49735    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                49735                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 314047446000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           117719000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          267616750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          98207                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        48472                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
