Timing Analyzer report for cnt10
Tue Nov 26 20:41:07 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk100khz'
  6. Clock Setup: 'clk1hz'
  7. Clock Setup: 'clk10hz'
  8. Clock Setup: 'en'
  9. Clock Hold: 'clk100khz'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.425 ns                                       ; add      ; f2       ; --         ; en        ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.010 ns                                      ; dat[0]   ; dout[4]  ; clk100khz  ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 1.752 ns                                       ; add      ; data2[1] ; --         ; clk10hz   ; 0            ;
; Clock Setup: 'en'            ; N/A                                      ; None          ; 171.56 MHz ( period = 5.829 ns )               ; data2[1] ; f2       ; en         ; en        ; 0            ;
; Clock Setup: 'clk10hz'       ; N/A                                      ; None          ; 171.56 MHz ( period = 5.829 ns )               ; data2[1] ; f2       ; clk10hz    ; clk10hz   ; 0            ;
; Clock Setup: 'clk1hz'        ; N/A                                      ; None          ; 171.56 MHz ( period = 5.829 ns )               ; data2[1] ; f2       ; clk1hz     ; clk1hz    ; 0            ;
; Clock Setup: 'clk100khz'     ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1]   ; cnt[2]   ; clk100khz  ; clk100khz ; 0            ;
; Clock Hold: 'clk100khz'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; cnt[0]   ; dat[1]   ; clk100khz  ; clk100khz ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;          ;          ;            ;           ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------+----------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk100khz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk1hz          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk10hz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; en              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk100khz'                                                                                                                                                              ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[1] ; cnt[1] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[2] ; cnt[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; cnt[0] ; clk100khz  ; clk100khz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; dat[2] ; clk100khz  ; clk100khz ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; dat[3] ; clk100khz  ; clk100khz ; None                        ; None                      ; 2.116 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; cnt[0] ; dat[0] ; clk100khz  ; clk100khz ; None                        ; None                      ; 2.119 ns                ;
+-------+------------------------------------------------+--------+--------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1hz'                                                                                                                                                                    ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.56 MHz ( period = 5.829 ns )               ; data2[1] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 180.21 MHz ( period = 5.549 ns )               ; data2[2] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 185.60 MHz ( period = 5.388 ns )               ; data2[0] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; 203.75 MHz ( period = 4.908 ns )               ; data2[3] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 249.88 MHz ( period = 4.002 ns )               ; data1[1] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 296.91 MHz ( period = 3.368 ns )               ; data1[2] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.104 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; data1[0] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; data1[3] ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; f2       ; f2       ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.584 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk10hz'                                                                                                                                                                   ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.56 MHz ( period = 5.829 ns )               ; data2[1] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 180.21 MHz ( period = 5.549 ns )               ; data2[2] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 185.60 MHz ( period = 5.388 ns )               ; data2[0] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; 203.75 MHz ( period = 4.908 ns )               ; data2[3] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 249.88 MHz ( period = 4.002 ns )               ; data1[1] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 296.91 MHz ( period = 3.368 ns )               ; data1[2] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.104 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; data1[0] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; data1[3] ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; f2       ; f2       ; clk10hz    ; clk10hz  ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[1] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[2] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[3] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[0] ; clk10hz    ; clk10hz  ; None                        ; None                      ; 3.584 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'en'                                                                                                                                                                        ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.56 MHz ( period = 5.829 ns )               ; data2[1] ; f2       ; en         ; en       ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 180.21 MHz ( period = 5.549 ns )               ; data2[2] ; f2       ; en         ; en       ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 185.60 MHz ( period = 5.388 ns )               ; data2[0] ; f2       ; en         ; en       ; None                        ; None                      ; 2.222 ns                ;
; N/A   ; 203.75 MHz ( period = 4.908 ns )               ; data2[3] ; f2       ; en         ; en       ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; data2[0] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; data1[1] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data2[3] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.898 ns                ;
; N/A   ; 249.88 MHz ( period = 4.002 ns )               ; data1[1] ; f2       ; en         ; en       ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; data2[1] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; data2[2] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.65 MHz ( period = 3.538 ns )               ; data1[2] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 296.91 MHz ( period = 3.368 ns )               ; data1[2] ; f2       ; en         ; en       ; None                        ; None                      ; 3.104 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[1] ; en         ; en       ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[2] ; en         ; en       ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[3] ; en         ; en       ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; data1[0] ; data1[0] ; en         ; en       ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; data1[0] ; f2       ; en         ; en       ; None                        ; None                      ; 2.894 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[1] ; en         ; en       ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[2] ; en         ; en       ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[3] ; en         ; en       ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; data1[3] ; data1[0] ; en         ; en       ; None                        ; None                      ; 2.884 ns                ;
; N/A   ; 335.80 MHz ( period = 2.978 ns )               ; data1[3] ; f2       ; en         ; en       ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; 350.39 MHz ( period = 2.854 ns )               ; f2       ; f2       ; en         ; en       ; None                        ; None                      ; 2.590 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[1] ; en         ; en       ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[2] ; en         ; en       ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[3] ; en         ; en       ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[1] ; data2[0] ; en         ; en       ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[1] ; en         ; en       ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[2] ; en         ; en       ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[3] ; en         ; en       ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[2] ; data2[0] ; en         ; en       ; None                        ; None                      ; 4.008 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[0] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[1] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[2] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[3] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; data1[3] ; data2[0] ; en         ; en       ; None                        ; None                      ; 3.584 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk100khz'                                                                                                                                                  ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[1] ; clk100khz  ; clk100khz ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[3] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[0] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt[0] ; dat[2] ; clk100khz  ; clk100khz ; None                       ; None                       ; 2.134 ns                 ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 5.425 ns   ; add  ; f2       ; en       ;
; N/A   ; None         ; 5.144 ns   ; rst  ; f2       ; en       ;
; N/A   ; None         ; 5.117 ns   ; add  ; data1[0] ; en       ;
; N/A   ; None         ; 5.117 ns   ; add  ; data1[3] ; en       ;
; N/A   ; None         ; 5.117 ns   ; add  ; data1[2] ; en       ;
; N/A   ; None         ; 5.117 ns   ; add  ; data1[1] ; en       ;
; N/A   ; None         ; 5.012 ns   ; din  ; c        ; clk10hz  ;
; N/A   ; None         ; 5.003 ns   ; add  ; f2       ; clk1hz   ;
; N/A   ; None         ; 4.871 ns   ; rst  ; data1[0] ; en       ;
; N/A   ; None         ; 4.871 ns   ; rst  ; data1[3] ; en       ;
; N/A   ; None         ; 4.871 ns   ; rst  ; data1[2] ; en       ;
; N/A   ; None         ; 4.871 ns   ; rst  ; data1[1] ; en       ;
; N/A   ; None         ; 4.722 ns   ; rst  ; f2       ; clk1hz   ;
; N/A   ; None         ; 4.695 ns   ; add  ; data1[0] ; clk1hz   ;
; N/A   ; None         ; 4.695 ns   ; add  ; data1[3] ; clk1hz   ;
; N/A   ; None         ; 4.695 ns   ; add  ; data1[2] ; clk1hz   ;
; N/A   ; None         ; 4.695 ns   ; add  ; data1[1] ; clk1hz   ;
; N/A   ; None         ; 4.449 ns   ; rst  ; data1[0] ; clk1hz   ;
; N/A   ; None         ; 4.449 ns   ; rst  ; data1[3] ; clk1hz   ;
; N/A   ; None         ; 4.449 ns   ; rst  ; data1[2] ; clk1hz   ;
; N/A   ; None         ; 4.449 ns   ; rst  ; data1[1] ; clk1hz   ;
; N/A   ; None         ; 2.982 ns   ; add  ; data2[0] ; en       ;
; N/A   ; None         ; 2.982 ns   ; add  ; data2[3] ; en       ;
; N/A   ; None         ; 2.982 ns   ; add  ; data2[2] ; en       ;
; N/A   ; None         ; 2.982 ns   ; add  ; data2[1] ; en       ;
; N/A   ; None         ; 2.891 ns   ; add  ; f2       ; clk10hz  ;
; N/A   ; None         ; 2.610 ns   ; rst  ; f2       ; clk10hz  ;
; N/A   ; None         ; 2.583 ns   ; add  ; data1[0] ; clk10hz  ;
; N/A   ; None         ; 2.583 ns   ; add  ; data1[3] ; clk10hz  ;
; N/A   ; None         ; 2.583 ns   ; add  ; data1[2] ; clk10hz  ;
; N/A   ; None         ; 2.583 ns   ; add  ; data1[1] ; clk10hz  ;
; N/A   ; None         ; 2.560 ns   ; add  ; data2[0] ; clk1hz   ;
; N/A   ; None         ; 2.560 ns   ; add  ; data2[3] ; clk1hz   ;
; N/A   ; None         ; 2.560 ns   ; add  ; data2[2] ; clk1hz   ;
; N/A   ; None         ; 2.560 ns   ; add  ; data2[1] ; clk1hz   ;
; N/A   ; None         ; 2.337 ns   ; rst  ; data1[0] ; clk10hz  ;
; N/A   ; None         ; 2.337 ns   ; rst  ; data1[3] ; clk10hz  ;
; N/A   ; None         ; 2.337 ns   ; rst  ; data1[2] ; clk10hz  ;
; N/A   ; None         ; 2.337 ns   ; rst  ; data1[1] ; clk10hz  ;
; N/A   ; None         ; 2.175 ns   ; rst  ; data2[0] ; en       ;
; N/A   ; None         ; 2.175 ns   ; rst  ; data2[3] ; en       ;
; N/A   ; None         ; 2.175 ns   ; rst  ; data2[2] ; en       ;
; N/A   ; None         ; 2.175 ns   ; rst  ; data2[1] ; en       ;
; N/A   ; None         ; 1.753 ns   ; rst  ; data2[0] ; clk1hz   ;
; N/A   ; None         ; 1.753 ns   ; rst  ; data2[3] ; clk1hz   ;
; N/A   ; None         ; 1.753 ns   ; rst  ; data2[2] ; clk1hz   ;
; N/A   ; None         ; 1.753 ns   ; rst  ; data2[1] ; clk1hz   ;
; N/A   ; None         ; 0.448 ns   ; add  ; data2[0] ; clk10hz  ;
; N/A   ; None         ; 0.448 ns   ; add  ; data2[3] ; clk10hz  ;
; N/A   ; None         ; 0.448 ns   ; add  ; data2[2] ; clk10hz  ;
; N/A   ; None         ; 0.448 ns   ; add  ; data2[1] ; clk10hz  ;
; N/A   ; None         ; -0.359 ns  ; rst  ; data2[0] ; clk10hz  ;
; N/A   ; None         ; -0.359 ns  ; rst  ; data2[3] ; clk10hz  ;
; N/A   ; None         ; -0.359 ns  ; rst  ; data2[2] ; clk10hz  ;
; N/A   ; None         ; -0.359 ns  ; rst  ; data2[1] ; clk10hz  ;
+-------+--------------+------------+------+----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+--------+---------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To      ; From Clock ;
+-------+--------------+------------+--------+---------+------------+
; N/A   ; None         ; 13.010 ns  ; dat[0] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 13.007 ns  ; dat[0] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 13.005 ns  ; dat[0] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.879 ns  ; dat[3] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.875 ns  ; dat[3] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.868 ns  ; dat[3] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.676 ns  ; dat[0] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.674 ns  ; dat[0] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.665 ns  ; dat[0] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.664 ns  ; dat[2] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.661 ns  ; dat[2] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.656 ns  ; dat[2] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.625 ns  ; dat[0] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 12.540 ns  ; dat[3] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.535 ns  ; dat[3] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.524 ns  ; dat[3] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 12.496 ns  ; dat[3] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.469 ns  ; dat[1] ; dout[4] ; clk100khz  ;
; N/A   ; None         ; 12.465 ns  ; dat[1] ; dout[5] ; clk100khz  ;
; N/A   ; None         ; 12.464 ns  ; dat[1] ; dout[6] ; clk100khz  ;
; N/A   ; None         ; 12.331 ns  ; dat[2] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.325 ns  ; dat[2] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.325 ns  ; dat[2] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.314 ns  ; dat[2] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 12.134 ns  ; dat[1] ; dout[0] ; clk100khz  ;
; N/A   ; None         ; 12.132 ns  ; dat[1] ; dout[1] ; clk100khz  ;
; N/A   ; None         ; 12.124 ns  ; dat[1] ; dout[3] ; clk100khz  ;
; N/A   ; None         ; 12.121 ns  ; dat[1] ; dout[2] ; clk100khz  ;
; N/A   ; None         ; 10.050 ns  ; cnt[1] ; scan[4] ; clk100khz  ;
; N/A   ; None         ; 10.046 ns  ; cnt[1] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 9.625 ns   ; cnt[2] ; scan[4] ; clk100khz  ;
; N/A   ; None         ; 9.580 ns   ; cnt[2] ; scan[3] ; clk100khz  ;
; N/A   ; None         ; 9.490 ns   ; cnt[0] ; scan[4] ; clk100khz  ;
; N/A   ; None         ; 9.441 ns   ; cnt[0] ; scan[3] ; clk100khz  ;
+-------+--------------+------------+--------+---------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 1.752 ns  ; add  ; data2[3] ; clk10hz  ;
; N/A           ; None        ; 1.752 ns  ; add  ; data2[2] ; clk10hz  ;
; N/A           ; None        ; 1.752 ns  ; add  ; data2[1] ; clk10hz  ;
; N/A           ; None        ; 0.625 ns  ; rst  ; data2[0] ; clk10hz  ;
; N/A           ; None        ; 0.625 ns  ; rst  ; data2[3] ; clk10hz  ;
; N/A           ; None        ; 0.625 ns  ; rst  ; data2[2] ; clk10hz  ;
; N/A           ; None        ; 0.625 ns  ; rst  ; data2[1] ; clk10hz  ;
; N/A           ; None        ; -0.182 ns ; add  ; data2[0] ; clk10hz  ;
; N/A           ; None        ; -0.360 ns ; add  ; data2[3] ; clk1hz   ;
; N/A           ; None        ; -0.360 ns ; add  ; data2[2] ; clk1hz   ;
; N/A           ; None        ; -0.360 ns ; add  ; data2[1] ; clk1hz   ;
; N/A           ; None        ; -0.782 ns ; add  ; data2[3] ; en       ;
; N/A           ; None        ; -0.782 ns ; add  ; data2[2] ; en       ;
; N/A           ; None        ; -0.782 ns ; add  ; data2[1] ; en       ;
; N/A           ; None        ; -1.375 ns ; rst  ; data1[0] ; clk10hz  ;
; N/A           ; None        ; -1.377 ns ; rst  ; data1[2] ; clk10hz  ;
; N/A           ; None        ; -1.377 ns ; rst  ; data1[1] ; clk10hz  ;
; N/A           ; None        ; -1.379 ns ; rst  ; data1[3] ; clk10hz  ;
; N/A           ; None        ; -1.399 ns ; rst  ; f2       ; clk10hz  ;
; N/A           ; None        ; -1.487 ns ; rst  ; data2[0] ; clk1hz   ;
; N/A           ; None        ; -1.487 ns ; rst  ; data2[3] ; clk1hz   ;
; N/A           ; None        ; -1.487 ns ; rst  ; data2[2] ; clk1hz   ;
; N/A           ; None        ; -1.487 ns ; rst  ; data2[1] ; clk1hz   ;
; N/A           ; None        ; -1.533 ns ; add  ; data1[3] ; clk10hz  ;
; N/A           ; None        ; -1.556 ns ; add  ; data1[2] ; clk10hz  ;
; N/A           ; None        ; -1.561 ns ; add  ; data1[1] ; clk10hz  ;
; N/A           ; None        ; -1.909 ns ; rst  ; data2[0] ; en       ;
; N/A           ; None        ; -1.909 ns ; rst  ; data2[3] ; en       ;
; N/A           ; None        ; -1.909 ns ; rst  ; data2[2] ; en       ;
; N/A           ; None        ; -1.909 ns ; rst  ; data2[1] ; en       ;
; N/A           ; None        ; -2.047 ns ; add  ; data1[0] ; clk10hz  ;
; N/A           ; None        ; -2.071 ns ; add  ; f2       ; clk10hz  ;
; N/A           ; None        ; -2.294 ns ; add  ; data2[0] ; clk1hz   ;
; N/A           ; None        ; -2.716 ns ; add  ; data2[0] ; en       ;
; N/A           ; None        ; -3.487 ns ; rst  ; data1[0] ; clk1hz   ;
; N/A           ; None        ; -3.489 ns ; rst  ; data1[2] ; clk1hz   ;
; N/A           ; None        ; -3.489 ns ; rst  ; data1[1] ; clk1hz   ;
; N/A           ; None        ; -3.491 ns ; rst  ; data1[3] ; clk1hz   ;
; N/A           ; None        ; -3.511 ns ; rst  ; f2       ; clk1hz   ;
; N/A           ; None        ; -3.645 ns ; add  ; data1[3] ; clk1hz   ;
; N/A           ; None        ; -3.668 ns ; add  ; data1[2] ; clk1hz   ;
; N/A           ; None        ; -3.673 ns ; add  ; data1[1] ; clk1hz   ;
; N/A           ; None        ; -3.909 ns ; rst  ; data1[0] ; en       ;
; N/A           ; None        ; -3.911 ns ; rst  ; data1[2] ; en       ;
; N/A           ; None        ; -3.911 ns ; rst  ; data1[1] ; en       ;
; N/A           ; None        ; -3.913 ns ; rst  ; data1[3] ; en       ;
; N/A           ; None        ; -3.933 ns ; rst  ; f2       ; en       ;
; N/A           ; None        ; -4.067 ns ; add  ; data1[3] ; en       ;
; N/A           ; None        ; -4.090 ns ; add  ; data1[2] ; en       ;
; N/A           ; None        ; -4.095 ns ; add  ; data1[1] ; en       ;
; N/A           ; None        ; -4.159 ns ; add  ; data1[0] ; clk1hz   ;
; N/A           ; None        ; -4.183 ns ; add  ; f2       ; clk1hz   ;
; N/A           ; None        ; -4.581 ns ; add  ; data1[0] ; en       ;
; N/A           ; None        ; -4.605 ns ; add  ; f2       ; en       ;
; N/A           ; None        ; -4.746 ns ; din  ; c        ; clk10hz  ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Tue Nov 26 20:41:07 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnt10 -c cnt10 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "dat[0]" is a latch
    Warning: Node "dat[3]" is a latch
    Warning: Node "dat[2]" is a latch
    Warning: Node "dat[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk100khz" is an undefined clock
    Info: Assuming node "clk1hz" is an undefined clock
    Info: Assuming node "clk10hz" is an undefined clock
    Info: Assuming node "en" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "c" as buffer
    Info: Detected gated clock "f1~10" as buffer
    Info: Detected ripple clock "f2" as buffer
    Info: Detected gated clock "Decoder~125" as buffer
    Info: Detected ripple clock "cnt[1]" as buffer
    Info: Detected ripple clock "cnt[2]" as buffer
Info: Clock "clk100khz" Internal fmax is restricted to 360.1 MHz between source register "cnt[1]" and destination register "cnt[2]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N7; Fanout = 5; REG Node = 'cnt[1]'
            Info: 2: + IC(0.761 ns) + CELL(0.624 ns) = 1.385 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'cnt[2]~58'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.493 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'cnt[2]'
            Info: Total cell delay = 0.732 ns ( 49.03 % )
            Info: Total interconnect delay = 0.761 ns ( 50.97 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk100khz" to destination register is 2.895 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
                Info: 2: + IC(1.294 ns) + CELL(0.666 ns) = 2.895 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'cnt[2]'
                Info: Total cell delay = 1.601 ns ( 55.30 % )
                Info: Total interconnect delay = 1.294 ns ( 44.70 % )
            Info: - Longest clock path from clock "clk100khz" to source register is 2.895 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
                Info: 2: + IC(1.294 ns) + CELL(0.666 ns) = 2.895 ns; Loc. = LCFF_X1_Y6_N7; Fanout = 5; REG Node = 'cnt[1]'
                Info: Total cell delay = 1.601 ns ( 55.30 % )
                Info: Total interconnect delay = 1.294 ns ( 44.70 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk1hz" has Internal fmax of 171.56 MHz between source register "data2[1]" and destination register "f2" (period= 5.829 ns)
    Info: + Longest register to register delay is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 5; REG Node = 'data2[1]'
        Info: 2: + IC(1.090 ns) + CELL(0.319 ns) = 1.409 ns; Loc. = LCCOMB_X2_Y6_N12; Fanout = 1; COMB Node = 'f2~250'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.989 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 1; COMB Node = 'f2~251'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.555 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'f2~252'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.663 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
        Info: Total cell delay = 0.839 ns ( 31.51 % )
        Info: Total interconnect delay = 1.824 ns ( 68.49 % )
    Info: - Smallest clock skew is -2.902 ns
        Info: + Shortest clock path from clock "clk1hz" to destination register is 5.030 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'
            Info: 2: + IC(0.964 ns) + CELL(0.624 ns) = 2.523 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.553 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 5.030 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
            Info: Total cell delay = 2.225 ns ( 44.23 % )
            Info: Total interconnect delay = 2.805 ns ( 55.77 % )
        Info: - Longest clock path from clock "clk1hz" to source register is 7.932 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clk1hz'
            Info: 2: + IC(0.964 ns) + CELL(0.624 ns) = 2.523 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.553 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.811 ns) + CELL(0.970 ns) = 5.334 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
            Info: 5: + IC(1.121 ns) + CELL(0.000 ns) = 6.455 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'f2~clkctrl'
            Info: 6: + IC(0.811 ns) + CELL(0.666 ns) = 7.932 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 5; REG Node = 'data2[1]'
            Info: Total cell delay = 3.195 ns ( 40.28 % )
            Info: Total interconnect delay = 4.737 ns ( 59.72 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk10hz" has Internal fmax of 171.56 MHz between source register "data2[1]" and destination register "f2" (period= 5.829 ns)
    Info: + Longest register to register delay is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 5; REG Node = 'data2[1]'
        Info: 2: + IC(1.090 ns) + CELL(0.319 ns) = 1.409 ns; Loc. = LCCOMB_X2_Y6_N12; Fanout = 1; COMB Node = 'f2~250'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.989 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 1; COMB Node = 'f2~251'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.555 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'f2~252'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.663 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
        Info: Total cell delay = 0.839 ns ( 31.51 % )
        Info: Total interconnect delay = 1.824 ns ( 68.49 % )
    Info: - Smallest clock skew is -2.902 ns
        Info: + Shortest clock path from clock "clk10hz" to destination register is 7.142 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_59; Fanout = 1; CLK Node = 'clk10hz'
            Info: 2: + IC(2.338 ns) + CELL(0.970 ns) = 4.242 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
            Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.635 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 5.665 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 5: + IC(0.811 ns) + CELL(0.666 ns) = 7.142 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
            Info: Total cell delay = 2.963 ns ( 41.49 % )
            Info: Total interconnect delay = 4.179 ns ( 58.51 % )
        Info: - Longest clock path from clock "clk10hz" to source register is 10.044 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_59; Fanout = 1; CLK Node = 'clk10hz'
            Info: 2: + IC(2.338 ns) + CELL(0.970 ns) = 4.242 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
            Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.635 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 5.665 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 5: + IC(0.811 ns) + CELL(0.970 ns) = 7.446 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
            Info: 6: + IC(1.121 ns) + CELL(0.000 ns) = 8.567 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'f2~clkctrl'
            Info: 7: + IC(0.811 ns) + CELL(0.666 ns) = 10.044 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 5; REG Node = 'data2[1]'
            Info: Total cell delay = 3.933 ns ( 39.16 % )
            Info: Total interconnect delay = 6.111 ns ( 60.84 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "en" has Internal fmax of 171.56 MHz between source register "data2[1]" and destination register "f2" (period= 5.829 ns)
    Info: + Longest register to register delay is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 5; REG Node = 'data2[1]'
        Info: 2: + IC(1.090 ns) + CELL(0.319 ns) = 1.409 ns; Loc. = LCCOMB_X2_Y6_N12; Fanout = 1; COMB Node = 'f2~250'
        Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.989 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 1; COMB Node = 'f2~251'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.555 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'f2~252'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.663 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
        Info: Total cell delay = 0.839 ns ( 31.51 % )
        Info: Total interconnect delay = 1.824 ns ( 68.49 % )
    Info: - Smallest clock skew is -2.902 ns
        Info: + Shortest clock path from clock "en" to destination register is 4.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
            Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.101 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 4.608 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
            Info: Total cell delay = 1.807 ns ( 39.21 % )
            Info: Total interconnect delay = 2.801 ns ( 60.79 % )
        Info: - Longest clock path from clock "en" to source register is 7.510 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
            Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.101 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
            Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
            Info: 4: + IC(0.811 ns) + CELL(0.970 ns) = 4.912 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
            Info: 5: + IC(1.121 ns) + CELL(0.000 ns) = 6.033 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'f2~clkctrl'
            Info: 6: + IC(0.811 ns) + CELL(0.666 ns) = 7.510 ns; Loc. = LCFF_X3_Y6_N23; Fanout = 5; REG Node = 'data2[1]'
            Info: Total cell delay = 2.777 ns ( 36.98 % )
            Info: Total interconnect delay = 4.733 ns ( 63.02 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk100khz" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cnt[0]" and destination pin or register "dat[1]" for clock "clk100khz" (Hold time is 1.388 ns)
    Info: + Largest clock skew is 3.421 ns
        Info: + Longest clock path from clock "clk100khz" to destination register is 6.316 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
            Info: 2: + IC(1.294 ns) + CELL(0.970 ns) = 3.199 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'cnt[2]'
            Info: 3: + IC(0.468 ns) + CELL(0.370 ns) = 4.037 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'Decoder~125'
            Info: 4: + IC(0.739 ns) + CELL(0.000 ns) = 4.776 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Decoder~125clkctrl'
            Info: 5: + IC(1.334 ns) + CELL(0.206 ns) = 6.316 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 7; REG Node = 'dat[1]'
            Info: Total cell delay = 2.481 ns ( 39.28 % )
            Info: Total interconnect delay = 3.835 ns ( 60.72 % )
        Info: - Shortest clock path from clock "clk100khz" to source register is 2.895 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
            Info: 2: + IC(1.294 ns) + CELL(0.666 ns) = 2.895 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 9; REG Node = 'cnt[0]'
            Info: Total cell delay = 1.601 ns ( 55.30 % )
            Info: Total interconnect delay = 1.294 ns ( 44.70 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.729 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 9; REG Node = 'cnt[0]'
        Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'Select~201'
        Info: 3: + IC(0.407 ns) + CELL(0.624 ns) = 1.729 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 7; REG Node = 'dat[1]'
        Info: Total cell delay = 0.830 ns ( 48.00 % )
        Info: Total interconnect delay = 0.899 ns ( 52.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: tsu for register "f2" (data pin = "add", clock pin = "en") is 5.425 ns
    Info: + Longest pin to register delay is 10.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 14; PIN Node = 'add'
        Info: 2: + IC(7.299 ns) + CELL(0.370 ns) = 8.623 ns; Loc. = LCCOMB_X2_Y6_N18; Fanout = 1; COMB Node = 'f2~249'
        Info: 3: + IC(0.691 ns) + CELL(0.651 ns) = 9.965 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 1; COMB Node = 'f2~252'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.073 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
        Info: Total cell delay = 2.083 ns ( 20.68 % )
        Info: Total interconnect delay = 7.990 ns ( 79.32 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "en" to destination register is 4.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'en'
        Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.101 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
        Info: 3: + IC(1.030 ns) + CELL(0.000 ns) = 3.131 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
        Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 4.608 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
        Info: Total cell delay = 1.807 ns ( 39.21 % )
        Info: Total interconnect delay = 2.801 ns ( 60.79 % )
Info: tco from clock "clk100khz" to destination pin "dout[4]" through register "dat[0]" is 13.010 ns
    Info: + Longest clock path from clock "clk100khz" to source register is 6.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 3; CLK Node = 'clk100khz'
        Info: 2: + IC(1.294 ns) + CELL(0.970 ns) = 3.199 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'cnt[2]'
        Info: 3: + IC(0.468 ns) + CELL(0.370 ns) = 4.037 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'Decoder~125'
        Info: 4: + IC(0.739 ns) + CELL(0.000 ns) = 4.776 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Decoder~125clkctrl'
        Info: 5: + IC(1.333 ns) + CELL(0.206 ns) = 6.315 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 7; REG Node = 'dat[0]'
        Info: Total cell delay = 2.481 ns ( 39.29 % )
        Info: Total interconnect delay = 3.834 ns ( 60.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 7; REG Node = 'dat[0]'
        Info: 2: + IC(1.630 ns) + CELL(0.651 ns) = 2.281 ns; Loc. = LCCOMB_X2_Y1_N22; Fanout = 1; COMB Node = 'reduce_or~130'
        Info: 3: + IC(1.188 ns) + CELL(3.226 ns) = 6.695 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'dout[4]'
        Info: Total cell delay = 3.877 ns ( 57.91 % )
        Info: Total interconnect delay = 2.818 ns ( 42.09 % )
Info: th for register "data2[3]" (data pin = "add", clock pin = "clk10hz") is 1.752 ns
    Info: + Longest clock path from clock "clk10hz" to destination register is 10.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_59; Fanout = 1; CLK Node = 'clk10hz'
        Info: 2: + IC(2.338 ns) + CELL(0.970 ns) = 4.242 ns; Loc. = LCFF_X1_Y5_N1; Fanout = 1; REG Node = 'c'
        Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.635 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'f1~10'
        Info: 4: + IC(1.030 ns) + CELL(0.000 ns) = 5.665 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'f1~10clkctrl'
        Info: 5: + IC(0.811 ns) + CELL(0.970 ns) = 7.446 ns; Loc. = LCFF_X2_Y6_N11; Fanout = 3; REG Node = 'f2'
        Info: 6: + IC(1.121 ns) + CELL(0.000 ns) = 8.567 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'f2~clkctrl'
        Info: 7: + IC(0.811 ns) + CELL(0.666 ns) = 10.044 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 4; REG Node = 'data2[3]'
        Info: Total cell delay = 3.933 ns ( 39.16 % )
        Info: Total interconnect delay = 6.111 ns ( 60.84 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 14; PIN Node = 'add'
        Info: 2: + IC(6.912 ns) + CELL(0.624 ns) = 8.490 ns; Loc. = LCCOMB_X3_Y6_N26; Fanout = 1; COMB Node = 'data2[3]~331'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.598 ns; Loc. = LCFF_X3_Y6_N27; Fanout = 4; REG Node = 'data2[3]'
        Info: Total cell delay = 1.686 ns ( 19.61 % )
        Info: Total interconnect delay = 6.912 ns ( 80.39 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Processing ended: Tue Nov 26 20:41:07 2019
    Info: Elapsed time: 00:00:00


