;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @6
	DJN -1, @-20
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	SPL 310, 64
	SUB @121, 106
	JMZ 0, #6
	MOV 210, 60
	CMP -1, <-20
	SPL 0, #-12
	JMZ 0, #-6
	SPL -1, @-20
	MOV -1, <-20
	SUB @0, @6
	CMP @121, 103
	MOV 210, 60
	CMP 100, 90
	SUB -2, @10
	SUB @0, @6
	JMP 0, #6
	ADD #110, 9
	SUB #12, 100
	MOV 210, 60
	MOV -1, <-20
	MOV 210, 60
	SUB #12, 100
	MOV 210, 60
	SPL 0, #-12
	ADD 270, 60
	MOV 210, 60
	MOV -1, <-20
	SPL 0, #-12
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	JMN @82, 480
	MOV -1, <-20
	SUB @121, 106
	SUB @0, @6
	SUB @121, 106
	ADD #110, 9
	SUB @0, @6
	MOV -7, <-20
	SUB @121, 103
	ADD 3, @521
