#FIG 3.2
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
6 1425 5475 1875 5850
1 3 0 1 0 7 50 0 -1 0.000 1 0.0000 1755 5640 64 64 1755 5640 1800 5685
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 4
	 1455 5490 1455 5790 1680 5640 1455 5490
-6
6 2250 5325 2700 6075
5 1 0 1 0 7 50 0 -1 0.000 0 0 0 0 2317.500 5700.000 2250 5400 2625 5700 2250 6000
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2250 5400 2250 6000
-6
6 5625 2985 11370 7230
2 4 0 1 0 7 50 0 -1 0.000 0 0 7 0 0 5
	 7590 5175 7590 4680 5850 4680 5850 5175 7590 5175
2 4 0 1 0 7 50 0 -1 0.000 0 0 7 0 0 5
	 7590 6315 7590 5445 5850 5445 5850 6315 7590 6315
2 4 0 1 0 7 50 0 -1 0.000 0 0 7 0 0 5
	 7590 4335 7590 3285 5850 3285 5850 4335 7590 4335
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 11
	 8490 3300 8340 3300 8640 3150 8940 3300 8790 3300 8790 6300
	 8940 6300 8640 6450 8340 6300 8490 6300 8490 3300
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 11
	 7740 3600 7740 3450 7590 3750 7740 4050 7740 3900 8340 3900
	 8340 4050 8490 3750 8340 3450 8340 3600 7740 3600
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 11
	 7740 5700 7740 5550 7590 5850 7740 6150 7740 6000 8340 6000
	 8340 6150 8490 5850 8340 5550 8340 5700 7740 5700
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 11
	 8940 4650 8940 4500 8790 4800 8940 5100 8940 4950 9540 4950
	 9540 5100 9690 4800 9540 4500 9540 4650 8940 4650
2 4 0 1 0 7 50 0 -1 0.000 0 0 7 0 0 5
	 11040 6000 11040 3750 9690 3750 9690 6000 11040 6000
2 2 0 2 0 7 52 0 20 0.000 0 0 -1 0 0 5
	 5640 3000 11340 3000 11340 7200 5640 7200 5640 3000
2 2 0 2 0 0 54 0 20 0.000 0 0 -1 0 0 5
	 5655 3015 11355 3015 11355 7215 5655 7215 5655 3015
4 0 0 50 0 18 14 0.0000 4 165 915 6090 5805 Master-2\001
4 0 0 50 0 18 12 0.0000 4 180 1065 6090 6060 (processor)\001
4 0 0 50 0 18 14 0.0000 4 210 1395 6075 5040 clk-generator\001
4 0 0 50 0 18 14 0.0000 4 165 915 6075 3630 Master-1\001
4 0 0 50 0 18 12 0.0000 4 180 870 5955 3885 (bridge to\001
4 0 0 50 0 18 12 0.0000 4 180 1455 6120 4110   peripheral bus)\001
4 0 0 50 0 18 14 0.0000 4 210 840 9990 4800 Memory\001
4 0 0 50 0 18 14 0.0000 4 210 4680 6285 6945 Test environment modeled by the Test-Bench\001
-6
6 3900 1500 6375 2400
2 4 0 2 0 7 52 0 20 0.000 0 0 7 0 0 5
	 6300 2325 3975 2325 3975 1575 6300 1575 6300 2325
4 0 0 50 0 18 14 0.0000 4 165 1875 4200 1875 Assertion monitor\001
4 0 0 50 0 18 14 0.0000 4 210 2055 4125 2175 (property checkers)\001
-6
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 4650 5025 3450 5025
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 1 2
	0 0 1.00 60.00 120.00
	0 0 1.00 60.00 120.00
	 3450 4575 3450 5325
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3150 3825 3750 3825 3750 4575 3150 4575 3150 3825
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3150 5325 3750 5325 3750 6075 3150 6075 3150 5325
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3750 4125 4650 4125
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 5
	0 0 1.00 60.00 120.00
	 4050 4125 4050 4800 1950 4800 1950 5475 2250 5475
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1800 5625 2250 5625
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 3
	0 0 1.00 60.00 120.00
	 1200 4125 1200 5625 1500 5625
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 2640 5715 3150 5715
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3750 5730 4635 5730
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 4
	0 0 1.00 60.00 120.00
	 4650 3675 1200 3675 1200 4125 3150 4125
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 4
	0 0 1.00 60.00 120.00
	 4650 6150 1200 6150 1200 5925 2250 5925
2 2 0 2 0 7 52 0 20 0.000 0 0 -1 0 0 5
	 900 3480 4230 3480 4230 6675 900 6675 900 3480
2 2 0 2 0 0 54 0 20 0.000 0 0 -1 0 0 5
	 930 3510 4260 3510 4260 6705 930 6705 930 3510
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5850 5025 5100 5025
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 6675 4650 6675 4350
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 6675 5175 6675 5475
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5850 3675 4950 3675
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5025 4125 5850 4125
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5025 5700 5850 5700
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	0 0 1.00 60.00 120.00
	 5850 6150 5025 6150
2 1 0 1 0 7 50 0 20 0.000 0 0 -1 0 0 8
	 4800 3000 4800 2550 4650 2550 4950 2400 5250 2550 5100 2550
	 5100 3000 4800 3000
2 4 0 2 0 7 52 0 20 0.000 0 0 7 0 0 5
	 5400 7200 4410 7200 4410 2985 5400 2985 5400 7200
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 900 1800 3300 1800 3300 2475 900 2475 900 1800
2 4 0 2 0 7 52 0 20 0.000 0 0 7 0 0 5
	 10395 2310 6525 2310 6525 1680 10395 1680 10395 2310
2 1 0 1 0 7 50 0 20 0.000 0 0 -1 0 0 8
	 7200 1200 7200 1500 7050 1500 7350 1650 7650 1500 7500 1500
	 7500 1200 7200 1200
2 1 0 1 0 7 50 0 20 0.000 0 0 -1 0 0 8
	 9300 1200 9300 1500 9150 1500 9450 1650 9750 1500 9600 1500
	 9600 1200 9300 1200
2 1 0 1 0 7 50 0 20 0.000 0 0 -1 0 0 8
	 8400 2325 8400 2850 8250 2850 8550 3000 8850 2850 8700 2850
	 8700 2325 8400 2325
2 1 0 1 0 7 50 0 20 0.000 0 0 -1 0 0 8
	 3300 1950 3750 1950 3750 1800 3900 2100 3750 2400 3750 2250
	 3300 2250 3300 1950
2 2 0 2 0 7 52 0 20 0.000 0 0 -1 0 0 5
	 6585 540 8385 540 8385 1200 6585 1200 6585 540
2 2 0 2 0 7 52 0 20 0.000 0 0 -1 0 0 5
	 8520 525 10320 525 10320 1185 8520 1185 8520 525
2 4 0 3 0 0 54 0 2 0.000 0 0 7 0 0 5
	 11400 2775 3525 2775 3525 300 11400 300 11400 2775
4 0 0 50 0 16 14 0.0000 4 165 270 3330 5820 FF\001
4 0 0 50 0 16 14 0.0000 4 165 270 3330 4230 FF\001
4 0 0 50 0 16 14 0.0000 4 195 240 4725 4170 g1\001
4 0 0 50 0 16 14 0.0000 4 195 240 4710 5790 g2\001
4 0 0 50 0 16 14 0.0000 4 165 270 4725 5100 clk\001
4 0 0 50 0 16 14 0.0000 4 150 195 4725 3750 r1\001
4 0 0 50 0 16 14 0.0000 4 150 195 4725 6225 r2\001
4 0 0 50 0 18 14 0.0000 4 210 1620 1350 2100 Property Specs\001
4 0 0 50 0 18 14 0.0000 4 210 1575 1350 2325 ( user-defined )\001
4 0 0 50 0 18 14 0.0000 4 210 2385 7350 2025 Test generation engine\001
4 0 0 50 0 18 14 0.0000 4 165 2040 3900 1125 Simulation Platform\001
4 0 0 50 0 18 14 0.0000 4 210 1500 6735 915 Coverage defs\001
4 0 0 50 0 18 14 0.0000 4 165 1230 8850 915 Constraints\001
4 0 0 50 0 18 14 0.0000 4 165 1410 4200 7425 DUT Interface\001
4 0 0 50 0 18 14 0.0000 4 210 2535 1425 6525 Device under Test (DUT)\001
