// Seed: 1662601659
module module_0 (
    output wire  id_0,
    input  wor   id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  uwire id_4
);
  uwire id_6 = 1;
  id_7(
      1, id_0, 1
  );
  assign id_6 = id_1 - 1;
  id_8(
      .id_0(id_0), .id_1(id_0 ^ id_3), .id_2(1)
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_34,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input wand id_16,
    input uwire id_17,
    input supply0 id_18,
    input wor id_19,
    input wor id_20,
    output supply0 id_21,
    inout wor id_22,
    input wor id_23,
    input wire id_24,
    output tri0 id_25,
    input wand id_26,
    input wor id_27,
    output tri0 id_28,
    input tri0 id_29,
    output tri0 id_30,
    output wand id_31
    , id_35,
    input uwire id_32
);
  module_0(
      id_34, id_27, id_5, id_32, id_18
  );
  assign id_34 = id_6;
endmodule
