# Computer Structure and Microprocessors Labs

## üìÇ Repository Structure

- **`verilog/`**: Verilog source files for MIPS processor designs and digital hardware implementations.
- **`assembly/`**: MIPS Assembly code for testing processor implementations.
- **`pic32/`**: Code and documentation related to PIC32 microcontroller experiments.
- **`common/`**: Shared components, modules, and supporting files across different experiments.

## üõ†Ô∏è Tools and Technologies

- **ModelSim**: For simulation and functional verification of Verilog designs.
- **Xilinx Vivado**: For synthesis and implementation of Verilog modules.
- **Verilog**: Hardware description language for digital logic design.
- **MIPS Assembly**: For low-level programming and processor testing.
- **MPLAB X IDE**: For PIC32 microcontroller programming and debugging.

## üöÄ Project Overview

Contains Verilog and MIPS Assembly code developed for lab assignments in the Computer Structure and Microprocessors course. Includes hardware implementations and embedded software experiments focusing on processor architecture and microcontroller-based systems.

## üî¨ Lab Descriptions

- **8-bit Serial Multiplier**  
  Hardware implementation of an 8-bit serial multiplier using Verilog.

- **IEEE-754 Floating-Point Adder**  
  Single-precision floating-point adder based on IEEE-754 standard using Verilog.
  
  ‚úÖ Simulated and **implemented on Zynq-7000 FPGA**.


- **Single-Cycle MIPS Processor**  
  Implementation of a single-cycle MIPS processor in verilog supporting some R-format and I-format instructions.
  
  ‚úÖ Simulated and **implemented on Zynq-7000 FPGA**.

- **Multi-Cycle MIPS Processor**  
  Datapath and controller implementation of a multi-cycle MIPS processor in Verilog.

- **PIC32 Microcontroller Experiments (MIPS Assembly)**  
  - Switch input and LED output with debouncing  
  - 7-segment display control  
  - Matrix keypad interfacing
  - Interrupt handling
  - LCD initialization and a simple calculator implementation

## üë®‚Äçüíª Supervisor

- **Dr. Mohammad Reza Movahedin**
