{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1419604713538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419604713538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 15:38:33 2014 " "Processing started: Fri Dec 26 15:38:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419604713538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1419604713538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2Codec -c I2Codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2Codec -c I2Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1419604713538 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1419604713797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2codec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2codec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2Codec " "Found entity 1: I2Codec" {  } { { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419604713833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419604713833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idosce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idosce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idosce-idosce_arch " "Found design unit 1: idosce-idosce_arch" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419604714222 ""} { "Info" "ISGN_ENTITY_NAME" "1 idosce " "Found entity 1: idosce" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419604714222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419604714222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2Codec " "Elaborating entity \"I2Codec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1419604714245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idosce idosce:inst " "Elaborating entity \"idosce\" for hierarchy \"idosce:inst\"" {  } { { "I2Codec.bdf" "inst" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 32 448 608 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419604714247 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addr_s idosce.vhd(32) " "VHDL Signal Declaration warning at idosce.vhd(32): used explicit default value for signal \"addr_s\" because signal was never assigned a value" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1419604714248 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en idosce.vhd(80) " "VHDL Process Statement warning at idosce.vhd(80): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419604714249 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s idosce.vhd(83) " "VHDL Process Statement warning at idosce.vhd(83): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419604714249 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr idosce.vhd(87) " "VHDL Process Statement warning at idosce.vhd(87): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419604714249 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data idosce.vhd(87) " "VHDL Process Statement warning at idosce.vhd(87): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419604714250 "|I2Codec|idosce:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLC idosce.vhd(71) " "Inferred latch for \"SLC\" at idosce.vhd(71)" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1419604714254 "|I2Codec|idosce:inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 35 -1 0 } } { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 38 -1 0 } } { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1419604714631 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1419604714631 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[7\] idosce:inst\|msg\[7\]~_emulated idosce:inst\|msg\[7\]~1 " "Register \"idosce:inst\|msg\[7\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[7\]~_emulated\" and latch \"idosce:inst\|msg\[7\]~1\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[6\] idosce:inst\|msg\[6\]~_emulated idosce:inst\|msg\[6\]~5 " "Register \"idosce:inst\|msg\[6\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[6\]~_emulated\" and latch \"idosce:inst\|msg\[6\]~5\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[5\] idosce:inst\|msg\[5\]~_emulated idosce:inst\|msg\[5\]~9 " "Register \"idosce:inst\|msg\[5\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[5\]~_emulated\" and latch \"idosce:inst\|msg\[5\]~9\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[4\] idosce:inst\|msg\[4\]~_emulated idosce:inst\|msg\[4\]~13 " "Register \"idosce:inst\|msg\[4\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[4\]~_emulated\" and latch \"idosce:inst\|msg\[4\]~13\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[3\] idosce:inst\|msg\[3\]~_emulated idosce:inst\|msg\[3\]~17 " "Register \"idosce:inst\|msg\[3\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[3\]~_emulated\" and latch \"idosce:inst\|msg\[3\]~17\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[2\] idosce:inst\|msg\[2\]~_emulated idosce:inst\|msg\[2\]~21 " "Register \"idosce:inst\|msg\[2\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[2\]~_emulated\" and latch \"idosce:inst\|msg\[2\]~21\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[1\] idosce:inst\|msg\[1\]~_emulated idosce:inst\|msg\[1\]~25 " "Register \"idosce:inst\|msg\[1\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[1\]~_emulated\" and latch \"idosce:inst\|msg\[1\]~25\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[0\] idosce:inst\|msg\[0\]~_emulated idosce:inst\|msg\[0\]~29 " "Register \"idosce:inst\|msg\[0\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[0\]~_emulated\" and latch \"idosce:inst\|msg\[0\]~29\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419604714631 "|I2Codec|idosce:inst|msg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1419604714631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1419604714847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419604714847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "suich\[16\] " "No output dependent on input pin \"suich\[16\]\"" {  } { { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419604714881 "|I2Codec|suich[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1419604714881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1419604714881 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1419604714881 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1419604714881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1419604714881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1419604714881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419604714896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 15:38:34 2014 " "Processing ended: Fri Dec 26 15:38:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419604714896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419604714896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419604714896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1419604714896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1419604715802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419604715802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 15:38:35 2014 " "Processing started: Fri Dec 26 15:38:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419604715802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1419604715802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2Codec -c I2Codec " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2Codec -c I2Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1419604715802 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1419604715863 ""}
{ "Info" "0" "" "Project  = I2Codec" {  } {  } 0 0 "Project  = I2Codec" 0 0 "Fitter" 0 0 1419604715863 ""}
{ "Info" "0" "" "Revision = I2Codec" {  } {  } 0 0 "Revision = I2Codec" 0 0 "Fitter" 0 0 1419604715863 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1419604715923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2Codec EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"I2Codec\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1419604715929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1419604715958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1419604715958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1419604716018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1419604716031 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1419604716529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1419604716529 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1419604716529 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1419604716530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1419604716530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1419604716530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1419604716530 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "slc_o " "Pin slc_o not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { slc_o } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 648 824 104 "slc_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { slc_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sda_o " "Pin sda_o not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sda_o } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 104 648 824 120 "sda_o" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[16\] " "Pin suich\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[16] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_100 " "Pin clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_100 } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 56 648 824 72 "clk_100" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_200 " "Pin clk_200 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_200 } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 72 648 824 88 "clk_200" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_200 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 56 120 288 72 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[17\] " "Pin suich\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[17] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[15\] " "Pin suich\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[15] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[7\] " "Pin suich\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[7] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[14\] " "Pin suich\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[14] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[6\] " "Pin suich\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[6] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[13\] " "Pin suich\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[13] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[5\] " "Pin suich\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[5] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[12\] " "Pin suich\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[12] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[4\] " "Pin suich\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[4] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[11\] " "Pin suich\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[11] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[3\] " "Pin suich\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[3] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[10\] " "Pin suich\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[10] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[2\] " "Pin suich\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[2] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[9\] " "Pin suich\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[9] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[1\] " "Pin suich\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[1] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[8\] " "Pin suich\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[8] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "suich\[0\] " "Pin suich\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[0] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1419604716627 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1419604716627 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1419604716732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2Codec.sdc " "Synopsys Design Constraints File file not found: 'I2Codec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1419604716733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1419604716733 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1419604716736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 56 120 288 72 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1419604716750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "suich\[17\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node suich\[17\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[7\]~2 " "Destination node idosce:inst\|msg\[7\]~2" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[6\]~6 " "Destination node idosce:inst\|msg\[6\]~6" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[5\]~10 " "Destination node idosce:inst\|msg\[5\]~10" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[5]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[4\]~14 " "Destination node idosce:inst\|msg\[4\]~14" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[4]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[3\]~18 " "Destination node idosce:inst\|msg\[3\]~18" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[3]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[2\]~22 " "Destination node idosce:inst\|msg\[2\]~22" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[2]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[1\]~26 " "Destination node idosce:inst\|msg\[1\]~26" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[1]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|msg\[0\]~30 " "Destination node idosce:inst\|msg\[0\]~30" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|msg[0]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1419604716750 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { suich[17] } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { suich[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1419604716750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "idosce:inst\|clk_200khz  " "Automatically promoted node idosce:inst\|clk_200khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1419604716751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "idosce:inst\|clk_200khz~0 " "Destination node idosce:inst\|clk_200khz~0" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|clk_200khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_200 " "Destination node clk_200" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_200 } } } { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 72 648 824 88 "clk_200" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_200 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1419604716751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1419604716751 ""}  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { idosce:inst|clk_200khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1419604716751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1419604716812 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1419604716813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1419604716813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1419604716813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1419604716814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1419604716814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1419604716814 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1419604716815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1419604716825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1419604716825 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1419604716825 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 17 3 1 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 17 input, 3 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1419604716827 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1419604716827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1419604716827 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1419604716828 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1419604716828 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1419604716828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1419604716840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1419604718257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1419604718354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1419604718361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1419604719143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1419604719143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1419604719202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1419604720505 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1419604720505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1419604720879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1419604720881 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1419604720881 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1419604720888 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1419604720891 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "slc_o 0 " "Pin \"slc_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1419604720895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sda_o 0 " "Pin \"sda_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1419604720895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_100 0 " "Pin \"clk_100\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1419604720895 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_200 0 " "Pin \"clk_200\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1419604720895 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1419604720895 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1419604720991 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1419604721002 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1419604721100 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1419604721395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/output_files/I2Codec.fit.smsg " "Generated suppressed messages file C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/output_files/I2Codec.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1419604721554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419604721674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 15:38:41 2014 " "Processing ended: Fri Dec 26 15:38:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419604721674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419604721674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419604721674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1419604721674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1419604722494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419604722495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 15:38:42 2014 " "Processing started: Fri Dec 26 15:38:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419604722495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1419604722495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2Codec -c I2Codec " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2Codec -c I2Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1419604722495 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1419604723653 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1419604723705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419604724199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 15:38:44 2014 " "Processing ended: Fri Dec 26 15:38:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419604724199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419604724199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419604724199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1419604724199 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1419604724766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1419604725107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 15:38:44 2014 " "Processing started: Fri Dec 26 15:38:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419604725108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1419604725108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2Codec -c I2Codec " "Command: quartus_sta I2Codec -c I2Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1419604725108 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1419604725172 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1419604725274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1419604725310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1419604725310 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1419604725385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2Codec.sdc " "Synopsys Design Constraints File file not found: 'I2Codec.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1419604725396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1419604725396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name idosce:inst\|clk_200khz idosce:inst\|clk_200khz " "create_clock -period 1.000 -name idosce:inst\|clk_200khz idosce:inst\|clk_200khz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name suich\[17\] suich\[17\] " "create_clock -period 1.000 -name suich\[17\] suich\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725397 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725397 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1419604725399 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1419604725407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1419604725412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.376 " "Worst-case setup slack is -2.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.376       -48.121 idosce:inst\|clk_200khz  " "   -2.376       -48.121 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296       -25.541 clk  " "   -2.296       -25.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.523 " "Worst-case hold slack is -2.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.523        -2.523 clk  " "   -2.523        -2.523 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -1.424 idosce:inst\|clk_200khz  " "   -0.293        -1.424 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.585 " "Worst-case recovery slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 idosce:inst\|clk_200khz  " "    0.585         0.000 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.688 " "Worst-case removal slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688       -15.690 idosce:inst\|clk_200khz  " "   -0.688       -15.690 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 suich\[17\]  " "   -1.380        -1.380 suich\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -31.000 idosce:inst\|clk_200khz  " "   -0.500       -31.000 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725428 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1419604725495 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1419604725496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1419604725507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.594 " "Worst-case setup slack is -0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594        -6.567 idosce:inst\|clk_200khz  " "   -0.594        -6.567 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473        -3.296 clk  " "   -0.473        -3.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.570 " "Worst-case hold slack is -1.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570        -1.570 clk  " "   -1.570        -1.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232        -1.450 idosce:inst\|clk_200khz  " "   -0.232        -1.450 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.503 " "Worst-case recovery slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503         0.000 idosce:inst\|clk_200khz  " "    0.503         0.000 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.296 " "Worst-case removal slack is -0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -6.534 idosce:inst\|clk_200khz  " "   -0.296        -6.534 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 suich\[17\]  " "   -1.380        -1.380 suich\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -31.000 idosce:inst\|clk_200khz  " "   -0.500       -31.000 idosce:inst\|clk_200khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1419604725530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1419604725530 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1419604725608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1419604725634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1419604725634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419604725701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 15:38:45 2014 " "Processing ended: Fri Dec 26 15:38:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419604725701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419604725701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419604725701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1419604725701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1419604726534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419604726534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 15:38:46 2014 " "Processing started: Fri Dec 26 15:38:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419604726534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1419604726534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off I2Codec -c I2Codec " "Command: quartus_eda --read_settings_files=off --write_settings_files=off I2Codec -c I2Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1419604726535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2Codec.vo C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/simulation/modelsim/ simulation " "Generated file I2Codec.vo in folder \"C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1419604726808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419604726834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 15:38:46 2014 " "Processing ended: Fri Dec 26 15:38:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419604726834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419604726834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419604726834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1419604726834 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1419604727419 ""}
