
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.2 (64-bit)
  **** SW Build 6049644 on Mar  5 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Sat Dec 13 15:04:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'kate_' on host 'desktop-lksad13' (Windows NT_amd64 version 10.0) on Sat Dec 13 15:04:26 -0800 2025
INFO: [HLS 200-10] In directory 'C:/project5_bnn/hls'
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to C:\Xilinx\Vitis\2024.2\include;%CPLUS_INCLUDE_PATH%.
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_export.tcl'
INFO: [HLS 200-1510] Running: open_project bnn 
INFO: [HLS 200-10] Opening project 'C:/project5_bnn/hls/bnn'.
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/project5_bnn/hls/bnn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Sat Dec 13 15:04:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/project5_bnn/hls/bnn/solution1/solution1_data.json outdir=C:/project5_bnn/hls/bnn/solution1/impl/ip srcdir=C:/project5_bnn/hls/bnn/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/project5_bnn/hls/bnn/solution1/impl/ip/misc
INFO: Copied 170 verilog file(s) to C:/project5_bnn/hls/bnn/solution1/impl/ip/hdl/verilog
INFO: Copied 103 vhdl file(s) to C:/project5_bnn/hls/bnn/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/project5_bnn/hls/bnn/solution1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 627.105 ; gain = 188.000
INFO: Import ports from HDL: C:/project5_bnn/hls/bnn/solution1/impl/ip/hdl/vhdl/bnn.vhd (bnn)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/project5_bnn/hls/bnn/solution1/impl/ip/component.xml
ipx::archive_core: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 632.055 ; gain = 0.000
INFO: Created IP archive C:/project5_bnn/hls/bnn/solution1/impl/ip/xilinx_com_hls_bnn_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Dec 13 15:05:25 2025...
INFO: [HLS 200-802] Generated output file bnn/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:54; Allocated memory: 12.391 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 61.061 seconds; peak allocated memory: 630.578 MB.
