-- Company	: RIT
-- Author	: Eliot Nagy
-- Created	: 4/11/22
--
-- Project Name	: ex12
-- File		: And2.vhd
--
-- Entity	: And2
-- Architecture	: And2
--
-- Description	: Implements a 2-input and gate
--
-- Notes	: None

library ieee;
use ieee.std_logic_1164.all;

-- Creates the 2 inputs and 1 output
entity And2 is
	port(
		A, B : in std_logic;
		Y : out std_logic);
end entity;

-- Maps the output based on the inputs
architecture And2 of And2 is
begin
	Y <= (A and B) after 4 ns;
end architecture And2;
