OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/vulpespacos07/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/cse224_proj2/runs/RUN_2025.04.25_04.50.06/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   main
Die area:                 ( 0 0 ) ( 70000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     655
Number of terminals:      29
Number of snets:          2
Number of nets:           218

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 144.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8044.
[INFO DRT-0033] mcon shape region query size = 2688.
[INFO DRT-0033] met1 shape region query size = 1460.
[INFO DRT-0033] via shape region query size = 435.
[INFO DRT-0033] met2 shape region query size = 264.
[INFO DRT-0033] via2 shape region query size = 348.
[INFO DRT-0033] met3 shape region query size = 285.
[INFO DRT-0033] via3 shape region query size = 348.
[INFO DRT-0033] met4 shape region query size = 117.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 461 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 126 unique inst patterns.
[INFO DRT-0084]   Complete 155 groups.
#scanned instances     = 655
#unique  instances     = 144
#stdCellGenAp          = 3336
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 2665
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 702
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 121.91 (MB), peak = 121.91 (MB)

Number of guides:     2761

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 682.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 691.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 513.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 188.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 62.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1257 vertical wires in 1 frboxes and 883 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 319 vertical wires in 1 frboxes and 309 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.18 (MB), peak = 126.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.18 (MB), peak = 126.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 134.77 (MB).
    Completing 20% with 83 violations.
    elapsed time = 00:00:11, memory = 146.39 (MB).
    Completing 30% with 249 violations.
    elapsed time = 00:00:12, memory = 146.39 (MB).
    Completing 40% with 272 violations.
    elapsed time = 00:00:12, memory = 146.39 (MB).
[INFO DRT-0199]   Number of violations = 419.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       13     30     13      0
Min Hole             1      0      0      0
Recheck             57     36     10      0
Short              172     69     13      5
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:13, memory = 489.12 (MB), peak = 489.12 (MB)
Total wire length = 15351 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5268 um.
Total wire length on LAYER met2 = 6112 um.
Total wire length on LAYER met3 = 2455 um.
Total wire length on LAYER met4 = 1515 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2140.
Up-via summary (total 2140):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1066
           met2     255
           met3     117
           met4       0
-----------------------
                   2140


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 419 violations.
    elapsed time = 00:00:00, memory = 490.67 (MB).
    Completing 20% with 419 violations.
    elapsed time = 00:00:00, memory = 490.67 (MB).
    Completing 30% with 430 violations.
    elapsed time = 00:00:02, memory = 490.67 (MB).
    Completing 40% with 373 violations.
    elapsed time = 00:00:02, memory = 491.70 (MB).
    Completing 50% with 373 violations.
    elapsed time = 00:00:03, memory = 491.70 (MB).
    Completing 60% with 329 violations.
    elapsed time = 00:00:09, memory = 491.70 (MB).
[INFO DRT-0199]   Number of violations = 202.
Viol/Layer        met1   met2   met3
Metal Spacing       12     21     13
Short              126     29      1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 494.89 (MB), peak = 494.89 (MB)
Total wire length = 15089 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5162 um.
Total wire length on LAYER met2 = 6098 um.
Total wire length on LAYER met3 = 2388 um.
Total wire length on LAYER met4 = 1439 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2125.
Up-via summary (total 2125):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1068
           met2     254
           met3     101
           met4       0
-----------------------
                   2125


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 202 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 20% with 202 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 30% with 202 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 40% with 202 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 50% with 197 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 60% with 197 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 70% with 197 violations.
    elapsed time = 00:00:00, memory = 494.89 (MB).
    Completing 80% with 197 violations.
    elapsed time = 00:00:03, memory = 518.80 (MB).
    Completing 90% with 212 violations.
    elapsed time = 00:00:11, memory = 518.80 (MB).
    Completing 100% with 182 violations.
    elapsed time = 00:00:11, memory = 518.80 (MB).
[INFO DRT-0199]   Number of violations = 182.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     13     36      5
Short                0    101     26      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 518.80 (MB), peak = 518.80 (MB)
Total wire length = 15123 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5229 um.
Total wire length on LAYER met2 = 6120 um.
Total wire length on LAYER met3 = 2363 um.
Total wire length on LAYER met4 = 1410 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2099.
Up-via summary (total 2099):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1026
           met2     258
           met3     113
           met4       0
-----------------------
                   2099


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 182 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 20% with 136 violations.
    elapsed time = 00:00:10, memory = 518.80 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:11, memory = 518.80 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:12, memory = 518.80 (MB).
[INFO DRT-0199]   Number of violations = 58.
Viol/Layer        met1   met2
Metal Spacing       14      8
Short               35      1
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:12, memory = 518.80 (MB), peak = 518.80 (MB)
Total wire length = 15152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4993 um.
Total wire length on LAYER met2 = 5907 um.
Total wire length on LAYER met3 = 2598 um.
Total wire length on LAYER met4 = 1653 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2237.
Up-via summary (total 2237):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1072
           met2     315
           met3     148
           met4       0
-----------------------
                   2237


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 58 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 20% with 58 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 30% with 58 violations.
    elapsed time = 00:00:02, memory = 518.80 (MB).
    Completing 40% with 58 violations.
    elapsed time = 00:00:02, memory = 518.80 (MB).
    Completing 50% with 58 violations.
    elapsed time = 00:00:02, memory = 518.80 (MB).
    Completing 60% with 58 violations.
    elapsed time = 00:00:06, memory = 518.80 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met2
Metal Spacing        0      3
Short               10      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 518.80 (MB), peak = 518.80 (MB)
Total wire length = 15141 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4978 um.
Total wire length on LAYER met2 = 5887 um.
Total wire length on LAYER met3 = 2608 um.
Total wire length on LAYER met4 = 1667 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2247.
Up-via summary (total 2247):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1081
           met2     312
           met3     152
           met4       0
-----------------------
                   2247


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 518.80 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 518.80 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 518.80 (MB), peak = 518.80 (MB)
Total wire length = 15149 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4979 um.
Total wire length on LAYER met2 = 5868 um.
Total wire length on LAYER met3 = 2605 um.
Total wire length on LAYER met4 = 1696 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2246.
Up-via summary (total 2246):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1078
           met2     312
           met3     154
           met4       0
-----------------------
                   2246


[INFO DRT-0198] Complete detail routing.
Total wire length = 15149 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4979 um.
Total wire length on LAYER met2 = 5868 um.
Total wire length on LAYER met3 = 2605 um.
Total wire length on LAYER met4 = 1696 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2246.
Up-via summary (total 2246):

-----------------------
 FR_MASTERSLICE       0
            li1     702
           met1    1078
           met2     312
           met3     154
           met4       0
-----------------------
                   2246


[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:55, memory = 518.80 (MB), peak = 518.80 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/cse224_proj2/runs/RUN_2025.04.25_04.50.06/results/routing/main.odb'…
Writing netlist to '/openlane/designs/cse224_proj2/runs/RUN_2025.04.25_04.50.06/results/routing/main.nl.v'…
Writing powered netlist to '/openlane/designs/cse224_proj2/runs/RUN_2025.04.25_04.50.06/results/routing/main.pnl.v'…
Writing layout to '/openlane/designs/cse224_proj2/runs/RUN_2025.04.25_04.50.06/results/routing/main.def'…
