// Seed: 2574626125
module module_0 #(
    parameter id_4 = 32'd26,
    parameter id_5 = 32'd86
) (
    input tri1 id_0,
    input tri0 id_1
);
  logic [7:0] id_3;
  defparam id_4.id_5 = id_3[!1'b0];
  assign module_2.id_17 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4
);
  wire id_6;
  wor  id_7 = id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11
    , id_23,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    output wor id_17,
    output tri0 id_18,
    input tri1 id_19,
    input tri id_20,
    input wor id_21
);
  assign id_23 = 1'b0 == $display;
  module_0 modCall_1 (
      id_20,
      id_11
  );
  wire id_24;
endmodule
