+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031554    0.004651    0.401675 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003299    0.043802    0.087704    0.489379 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.043802    0.000130    0.489508 ^ _219_/A (sg13g2_inv_1)
     1    0.002593    0.019290    0.030540    0.520049 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019291    0.000194    0.520242 v _301_/D (sg13g2_dfrbpq_1)
                                              0.520242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273705   clock uncertainty
                                  0.000000    0.273705   clock reconvergence pessimism
                                 -0.033392    0.240313   library hold time
                                              0.240313   data required time
---------------------------------------------------------------------------------------------
                                              0.240313   data required time
                                             -0.520242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279929   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031541    0.004620    0.401644 v _213_/A (sg13g2_nand3_1)
     2    0.010246    0.054606    0.056822    0.458467 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054622    0.000755    0.459221 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002261    0.030024    0.059266    0.518487 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030024    0.000082    0.518569 v _300_/D (sg13g2_dfrbpq_1)
                                              0.518569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273742   clock uncertainty
                                  0.000000    0.273742   clock reconvergence pessimism
                                 -0.036794    0.236949   library hold time
                                              0.236949   data required time
---------------------------------------------------------------------------------------------
                                              0.236949   data required time
                                             -0.518569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281620   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008940    0.036260    0.175956    0.299743 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036263    0.000370    0.300113 v fanout70/A (sg13g2_buf_8)
     5    0.029872    0.026638    0.080730    0.380842 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026732    0.002013    0.382855 v _199_/A (sg13g2_xnor2_1)
     2    0.010835    0.074548    0.093276    0.476132 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.074553    0.000676    0.476808 v _200_/B (sg13g2_xor2_1)
     1    0.002090    0.025232    0.065168    0.541976 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025232    0.000076    0.542053 v _296_/D (sg13g2_dfrbpq_1)
                                              0.542053   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273787   clock uncertainty
                                  0.000000    0.273787   clock reconvergence pessimism
                                 -0.035275    0.238512   library hold time
                                              0.238512   data required time
---------------------------------------------------------------------------------------------
                                              0.238512   data required time
                                             -0.542053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303540   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031496    0.004515    0.401539 v _191_/B (sg13g2_xnor2_1)
     2    0.009074    0.064422    0.080814    0.482353 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.064422    0.000300    0.482653 v _192_/B (sg13g2_xnor2_1)
     1    0.002364    0.030233    0.063049    0.545702 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030233    0.000088    0.545790 v _294_/D (sg13g2_dfrbpq_2)
                                              0.545790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.272511   clock uncertainty
                                  0.000000    0.272511   clock reconvergence pessimism
                                 -0.037178    0.235333   library hold time
                                              0.235333   data required time
---------------------------------------------------------------------------------------------
                                              0.235333   data required time
                                             -0.545790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310456   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.030672    0.002017    0.399041 v _195_/B (sg13g2_xor2_1)
     2    0.010378    0.047537    0.083860    0.482901 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047549    0.000733    0.483634 v _196_/B (sg13g2_xor2_1)
     1    0.004547    0.031904    0.065657    0.549291 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.031904    0.000310    0.549601 v _295_/D (sg13g2_dfrbpq_1)
                                              0.549601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023670    0.000495    0.123357 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273357   clock uncertainty
                                  0.000000    0.273357   clock reconvergence pessimism
                                 -0.037391    0.235966   library hold time
                                              0.235966   data required time
---------------------------------------------------------------------------------------------
                                              0.235966   data required time
                                             -0.549601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313636   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    0.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012336    0.046193    0.183914    0.307619 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046215    0.000938    0.308557 v fanout54/A (sg13g2_buf_8)
     8    0.040104    0.030321    0.088467    0.397024 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.031406    0.004296    0.401320 v _206_/B (sg13g2_xnor2_1)
     2    0.009756    0.068161    0.083719    0.485039 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.068186    0.000319    0.485358 v _208_/A (sg13g2_xor2_1)
     1    0.001852    0.024702    0.066516    0.551874 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024702    0.000071    0.551945 v _298_/D (sg13g2_dfrbpq_1)
                                              0.551945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272211   clock uncertainty
                                  0.000000    0.272211   clock reconvergence pessimism
                                 -0.035368    0.236843   library hold time
                                              0.236843   data required time
---------------------------------------------------------------------------------------------
                                              0.236843   data required time
                                             -0.551945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315102   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029535    0.001953    0.405775 v _202_/A (sg13g2_xor2_1)
     2    0.010477    0.047851    0.088682    0.494457 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047853    0.000350    0.494808 v _204_/A (sg13g2_xor2_1)
     1    0.002135    0.025311    0.060090    0.554898 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025312    0.000079    0.554976 v _297_/D (sg13g2_dfrbpq_1)
                                              0.554976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.271993   clock uncertainty
                                  0.000000    0.271993   clock reconvergence pessimism
                                 -0.035561    0.236431   library hold time
                                              0.236431   data required time
---------------------------------------------------------------------------------------------
                                              0.236431   data required time
                                             -0.554976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318545   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000456    0.306798 v fanout63/A (sg13g2_buf_8)
     6    0.033304    0.028101    0.087469    0.394267 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028212    0.002031    0.396299 v _205_/A (sg13g2_nand2_1)
     1    0.003799    0.026645    0.033557    0.429856 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.026646    0.000286    0.430142 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.007028    0.052186    0.058442    0.488584 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.052196    0.000549    0.489133 v _211_/A (sg13g2_xnor2_1)
     1    0.003237    0.034089    0.070648    0.559781 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.034089    0.000122    0.559903 v _299_/D (sg13g2_dfrbpq_1)
                                              0.559903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272239   clock uncertainty
                                  0.000000    0.272239   clock reconvergence pessimism
                                 -0.038343    0.233897   library hold time
                                              0.233897   data required time
---------------------------------------------------------------------------------------------
                                              0.233897   data required time
                                             -0.559903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326006   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010723    0.041407    0.180192    0.303935 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041418    0.000655    0.304589 v output2/A (sg13g2_buf_2)
     1    0.080736    0.131657    0.169168    0.473757 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131837    0.003538    0.477295 v sign (out)
                                              0.477295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327295   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010877    0.053329    0.187220    0.310963 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.053336    0.000611    0.311574 ^ _127_/A (sg13g2_inv_1)
     1    0.010106    0.042889    0.054048    0.365622 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042936    0.001168    0.366790 v output3/A (sg13g2_buf_2)
     1    0.080959    0.132007    0.170098    0.536888 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132192    0.003612    0.540500 v signB (out)
                                              0.540500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.540500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390500   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036352    0.006378    0.415901 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003774    0.039541    0.051866    0.467767 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.039542    0.000247    0.468014 v output15/A (sg13g2_buf_2)
     1    0.084465    0.137858    0.170481    0.638495 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138265    0.006183    0.644678 v sine_out[1] (out)
                                              0.644678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494678   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045744    0.000128    0.315436 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.022681    0.067955    0.383390 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022683    0.000172    0.383563 v _179_/B (sg13g2_nand2_1)
     2    0.007424    0.042367    0.046190    0.429753 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042389    0.000434    0.430187 ^ _281_/B (sg13g2_nor2_1)
     1    0.008007    0.035258    0.046470    0.476658 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.035308    0.001062    0.477720 v output35/A (sg13g2_buf_2)
     1    0.083538    0.136379    0.167653    0.645372 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.136744    0.005828    0.651201 v sine_out[8] (out)
                                              0.651201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501201   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073548    0.003892    0.443414 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005483    0.033759    0.050565    0.493979 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.033763    0.000346    0.494325 v output16/A (sg13g2_buf_2)
     1    0.081975    0.134001    0.165207    0.659533 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.134353    0.005675    0.665208 v sine_out[20] (out)
                                              0.665208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515208   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073608    0.004232    0.443754 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004248    0.034034    0.051737    0.495490 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034035    0.000308    0.495799 v output12/A (sg13g2_buf_2)
     1    0.081767    0.133674    0.165163    0.660962 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.134017    0.005598    0.666560 v sine_out[17] (out)
                                              0.666560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073467    0.003372    0.442894 ^ _160_/A (sg13g2_nor2_1)
     1    0.005422    0.029642    0.056579    0.499473 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.029643    0.000183    0.499655 v output14/A (sg13g2_buf_2)
     1    0.081908    0.133827    0.163364    0.663019 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.134143    0.005381    0.668400 v sine_out[19] (out)
                                              0.668400   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668400   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518400   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.015312    0.070449    0.199621    0.321614 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070450    0.000366    0.321980 ^ fanout68/A (sg13g2_buf_8)
     6    0.037019    0.032710    0.094207    0.416187 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033190    0.003246    0.419433 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004787    0.047625    0.067592    0.487026 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.047627    0.000340    0.487365 v output29/A (sg13g2_buf_2)
     1    0.085042    0.138807    0.174845    0.662211 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.139249    0.006461    0.668672 v sine_out[32] (out)
                                              0.668672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518672   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073571    0.004023    0.443545 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006649    0.037051    0.054106    0.497651 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.037076    0.000479    0.498129 v output11/A (sg13g2_buf_2)
     1    0.081863    0.133834    0.166718    0.664848 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.134181    0.005628    0.670476 v sine_out[16] (out)
                                              0.670476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520476   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073487    0.003508    0.443030 ^ _167_/A (sg13g2_nor2_1)
     1    0.007683    0.037472    0.063069    0.506099 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037499    0.000537    0.506635 v output19/A (sg13g2_buf_2)
     1    0.082172    0.134321    0.167199    0.673834 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.134679    0.005726    0.679560 v sine_out[23] (out)
                                              0.679560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529560   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045744    0.000128    0.315436 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.022681    0.067955    0.383390 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022683    0.000172    0.383563 v _179_/B (sg13g2_nand2_1)
     2    0.007424    0.042367    0.046190    0.429753 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.042389    0.000431    0.430184 ^ _180_/B (sg13g2_nand2_1)
     1    0.007854    0.056270    0.071749    0.501932 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.056297    0.000990    0.502922 v output24/A (sg13g2_buf_2)
     1    0.083906    0.137027    0.178147    0.681069 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.137389    0.005816    0.686885 v sine_out[28] (out)
                                              0.686885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536885   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031094    0.001298    0.405623 ^ _135_/A (sg13g2_nor2_1)
     1    0.003238    0.019748    0.034796    0.440419 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019749    0.000127    0.440546 v _174_/A (sg13g2_nand2_1)
     1    0.003428    0.023518    0.029966    0.470512 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.023518    0.000136    0.470648 ^ _175_/B (sg13g2_nand2_1)
     1    0.006051    0.044739    0.057705    0.528354 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.044739    0.000203    0.528557 v output22/A (sg13g2_buf_2)
     1    0.082935    0.135539    0.171399    0.699956 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.135922    0.005945    0.705901 v sine_out[26] (out)
                                              0.705901   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555901   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028508    0.002222    0.480436 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.006246    0.028562    0.065644    0.546080 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.028584    0.000394    0.546474 v output13/A (sg13g2_buf_2)
     1    0.081842    0.133770    0.162599    0.709073 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.134117    0.005624    0.714697 v sine_out[18] (out)
                                              0.714697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564697   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023670    0.000495    0.123357 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009314    0.047400    0.182781    0.306138 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047402    0.000385    0.306523 ^ fanout72/A (sg13g2_buf_8)
     8    0.043358    0.034715    0.084795    0.391317 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.035257    0.003102    0.394419 ^ fanout71/A (sg13g2_buf_8)
     8    0.041725    0.033412    0.079108    0.473527 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.033788    0.002743    0.476269 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004642    0.046919    0.067205    0.543475 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046926    0.000301    0.543775 v output28/A (sg13g2_buf_2)
     1    0.084688    0.138284    0.174065    0.717840 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.138724    0.006435    0.724275 v sine_out[31] (out)
                                              0.724275   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574275   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048958    0.001163    0.805077 v _293_/D (sg13g2_dfrbpq_1)
                                              0.805077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273526   clock uncertainty
                                  0.000000    0.273526   clock reconvergence pessimism
                                 -0.042796    0.230730   library hold time
                                              0.230730   data required time
---------------------------------------------------------------------------------------------
                                              0.230730   data required time
                                             -0.805077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574347   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048240    0.000332    0.472565 v _284_/A (sg13g2_and2_1)
     1    0.009634    0.039451    0.090574    0.563139 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.039467    0.000756    0.563895 v output7/A (sg13g2_buf_2)
     1    0.082914    0.135462    0.168931    0.732826 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.135826    0.005799    0.738625 v sine_out[12] (out)
                                              0.738625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588625   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028508    0.002220    0.480434 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.007762    0.057160    0.078557    0.558991 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.057168    0.000531    0.559523 v output23/A (sg13g2_buf_2)
     1    0.083049    0.135692    0.177776    0.737299 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.136032    0.005613    0.742912 v sine_out[27] (out)
                                              0.742912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.742912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592912   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000456    0.306798 v fanout63/A (sg13g2_buf_8)
     6    0.033304    0.028101    0.087469    0.394267 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.028115    0.000995    0.395263 v _150_/A (sg13g2_and2_1)
     3    0.013917    0.051810    0.092131    0.487393 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.051845    0.001219    0.488613 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003952    0.039265    0.075531    0.564143 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.039266    0.000279    0.564422 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.172901    0.181607    0.746029 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.173178    0.005701    0.751730 ^ sine_out[22] (out)
                                              0.751730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601730   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056601    0.001104    0.534493 ^ _279_/A (sg13g2_nor2_1)
     1    0.004814    0.032187    0.048314    0.582806 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.032188    0.000333    0.583140 v output34/A (sg13g2_buf_2)
     1    0.081811    0.133736    0.164306    0.747445 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.134085    0.005643    0.753088 v sine_out[7] (out)
                                              0.753088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603088   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001010    0.405335 ^ _150_/A (sg13g2_and2_1)
     3    0.013749    0.066508    0.110065    0.515400 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.066520    0.000908    0.516308 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004382    0.023336    0.072829    0.589137 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.023344    0.000283    0.589420 v output17/A (sg13g2_buf_2)
     1    0.081915    0.133869    0.160118    0.749538 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134221    0.005676    0.755213 v sine_out[21] (out)
                                              0.755213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.755213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605213   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046656    0.000302    0.471324 v _147_/A (sg13g2_nand2_1)
     2    0.011002    0.057401    0.061901    0.533225 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057433    0.001095    0.534321 ^ _275_/B (sg13g2_nor2_1)
     1    0.007056    0.033790    0.049507    0.583828 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.033820    0.000765    0.584593 v output30/A (sg13g2_buf_2)
     1    0.082936    0.135513    0.166080    0.750673 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.135903    0.006006    0.756679 v sine_out[3] (out)
                                              0.756679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.756679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606679   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034756    0.002374    0.411897 ^ _255_/A (sg13g2_nor4_1)
     1    0.004180    0.034974    0.044741    0.456638 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034975    0.000169    0.456806 v _256_/B2 (sg13g2_a22oi_1)
     1    0.008083    0.089861    0.087307    0.544114 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.089881    0.001020    0.545133 ^ output4/A (sg13g2_buf_2)
     1    0.083442    0.176133    0.208208    0.753342 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.176479    0.006417    0.759759 ^ sine_out[0] (out)
                                              0.759759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609759   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056671    0.001939    0.535328 ^ _278_/A (sg13g2_nor2_1)
     1    0.006690    0.037134    0.053258    0.588586 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.037187    0.000890    0.589476 v output33/A (sg13g2_buf_2)
     1    0.082245    0.134441    0.167087    0.756562 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.134808    0.005798    0.762360 v sine_out[6] (out)
                                              0.762360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.762360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612360   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046660    0.000457    0.471479 v _144_/B (sg13g2_nand2_1)
     2    0.007175    0.042615    0.054961    0.526440 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042616    0.000213    0.526653 ^ _212_/B (sg13g2_nor2_1)
     2    0.012010    0.047486    0.057122    0.583775 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.047500    0.000691    0.584466 v output26/A (sg13g2_buf_2)
     1    0.083188    0.135917    0.173071    0.757537 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.136290    0.005881    0.763418 v sine_out[2] (out)
                                              0.763418   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613418   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056627    0.001477    0.534866 ^ _277_/A (sg13g2_nor2_1)
     1    0.007290    0.038779    0.054990    0.589856 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.038788    0.000546    0.590402 v output32/A (sg13g2_buf_2)
     1    0.082274    0.134439    0.168096    0.758498 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.134767    0.005493    0.763991 v sine_out[5] (out)
                                              0.763991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763991   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613991   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036450    0.006561    0.416083 ^ _130_/B (sg13g2_nor2_1)
     2    0.012659    0.048237    0.056150    0.472233 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.048275    0.001115    0.473349 v _136_/B (sg13g2_nand2b_2)
     4    0.021493    0.056569    0.060040    0.533389 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.056692    0.002123    0.535512 ^ _276_/A (sg13g2_nor2_1)
     1    0.008464    0.042159    0.057956    0.593468 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.042212    0.001159    0.594627 v output31/A (sg13g2_buf_2)
     1    0.082646    0.135037    0.170075    0.764702 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.135381    0.005626    0.770328 v sine_out[4] (out)
                                              0.770328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620328   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046660    0.000457    0.471479 v _144_/B (sg13g2_nand2_1)
     2    0.007175    0.042615    0.054961    0.526440 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042616    0.000231    0.526671 ^ _145_/B (sg13g2_nand2_1)
     1    0.008727    0.060987    0.075650    0.602321 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.061005    0.000860    0.603181 v output9/A (sg13g2_buf_2)
     1    0.082567    0.135029    0.178900    0.782081 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.135401    0.005848    0.787929 v sine_out[14] (out)
                                              0.787929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637929   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119557    0.001012    0.554872 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004151    0.038324    0.058177    0.613049 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.038324    0.000259    0.613308 v output5/A (sg13g2_buf_2)
     1    0.083627    0.136583    0.168990    0.782297 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.136978    0.006061    0.788358 v sine_out[10] (out)
                                              0.788358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638358   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119558    0.001046    0.554906 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004529    0.039293    0.059569    0.614475 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039294    0.000290    0.614765 v output36/A (sg13g2_buf_2)
     1    0.082176    0.134330    0.168081    0.782846 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.134688    0.005726    0.788572 v sine_out[9] (out)
                                              0.788572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638572   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035689    0.005009    0.414531 ^ _143_/A (sg13g2_nor2_1)
     2    0.011320    0.046653    0.056491    0.471022 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.046656    0.000302    0.471324 v _147_/A (sg13g2_nand2_1)
     2    0.011002    0.057401    0.061901    0.533225 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057414    0.000727    0.533952 ^ _149_/B (sg13g2_nand2_1)
     1    0.006967    0.053079    0.073518    0.607470 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053106    0.000492    0.607962 v output10/A (sg13g2_buf_2)
     1    0.082790    0.135338    0.175333    0.783295 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.135708    0.005840    0.789135 v sine_out[15] (out)
                                              0.789135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.789135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639135   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028518    0.002275    0.480490 ^ _168_/A (sg13g2_nor2_1)
     2    0.007219    0.033415    0.043304    0.523794 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033436    0.000426    0.524219 v _169_/B (sg13g2_nand2_1)
     1    0.003723    0.030186    0.039490    0.563709 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.030186    0.000148    0.563857 ^ _170_/B (sg13g2_nand2_1)
     1    0.004899    0.039315    0.055116    0.618973 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.039317    0.000328    0.619301 v output20/A (sg13g2_buf_2)
     1    0.082081    0.134194    0.167957    0.787258 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.134557    0.005762    0.793020 v sine_out[24] (out)
                                              0.793020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.793020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643021   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119561    0.001167    0.555027 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005245    0.041133    0.062212    0.617239 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.041143    0.000342    0.617581 v output8/A (sg13g2_buf_2)
     1    0.083020    0.135585    0.170031    0.787612 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135918    0.005553    0.793165 v sine_out[13] (out)
                                              0.793165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.793165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643165   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064278    0.000494    0.317615 ^ fanout59/A (sg13g2_buf_8)
     8    0.041618    0.034309    0.091907    0.409522 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036369    0.006410    0.415933 ^ _131_/B (sg13g2_or2_1)
     6    0.028065    0.119544    0.137928    0.553860 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.119565    0.001299    0.555159 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.005498    0.041821    0.063154    0.618313 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.041824    0.000346    0.618659 v output6/A (sg13g2_buf_2)
     1    0.083350    0.136134    0.170534    0.789194 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.136502    0.005843    0.795037 v sine_out[11] (out)
                                              0.795037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.795037   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645037   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028518    0.002275    0.480490 ^ _168_/A (sg13g2_nor2_1)
     2    0.007219    0.033415    0.043304    0.523794 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.033437    0.000439    0.524233 v _171_/B (sg13g2_nand2_1)
     1    0.004957    0.035225    0.043123    0.567356 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.035226    0.000344    0.567700 ^ _172_/B (sg13g2_nand2_1)
     1    0.005455    0.042760    0.059223    0.626923 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.042762    0.000338    0.627261 v output21/A (sg13g2_buf_2)
     1    0.082576    0.134957    0.170173    0.797434 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.135317    0.005756    0.803190 v sine_out[25] (out)
                                              0.803190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653190   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028384    0.001378    0.479593 ^ _181_/A (sg13g2_and2_1)
     4    0.015005    0.071547    0.113064    0.592656 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071551    0.000627    0.593283 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.002879    0.026667    0.041982    0.635265 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.026667    0.000114    0.635379 v output25/A (sg13g2_buf_2)
     1    0.083415    0.136120    0.163511    0.798890 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.136445    0.005496    0.804386 v sine_out[29] (out)
                                              0.804386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.804386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654386   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012934    0.061306    0.192651    0.314862 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.061308    0.000470    0.315332 ^ fanout63/A (sg13g2_buf_8)
     6    0.033827    0.031056    0.088993    0.404325 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031075    0.001015    0.405340 ^ fanout62/A (sg13g2_buf_8)
     8    0.030780    0.028322    0.072874    0.478214 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028384    0.001378    0.479593 ^ _181_/A (sg13g2_and2_1)
     4    0.015005    0.071547    0.113064    0.592656 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.071549    0.000505    0.593162 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.004518    0.030854    0.046953    0.640115 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.030855    0.000304    0.640419 v output27/A (sg13g2_buf_2)
     1    0.083382    0.136244    0.164890    0.805308 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.136674    0.006313    0.811622 v sine_out[30] (out)
                                              0.811622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.811622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.661622   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241072    0.001116    1.056689 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008373    0.090633    0.144891    1.201580 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090633    0.000301    1.201880 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004158    0.085341    0.108652    1.310532 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.085341    0.000276    1.310809 ^ _239_/B (sg13g2_and3_1)
     1    0.003793    0.035196    0.134797    1.445606 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035196    0.000151    1.445756 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007996    0.087803    0.084576    1.530332 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.087817    0.001004    1.531336 v output4/A (sg13g2_buf_2)
     1    0.083442    0.136556    0.192419    1.723756 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136998    0.006405    1.730161 v sine_out[0] (out)
                                              1.730161   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.730161   data arrival time
---------------------------------------------------------------------------------------------
                                              2.119839   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241072    0.001116    1.056689 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008373    0.090633    0.144891    1.201580 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090633    0.000160    1.201740 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004856    0.086916    0.120691    1.322431 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.086917    0.000320    1.322751 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003711    0.052779    0.077812    1.400563 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.052779    0.000148    1.400712 v _273_/A (sg13g2_nor2_1)
     1    0.004643    0.063823    0.074037    1.474749 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.063824    0.000315    1.475064 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003774    0.055413    0.066555    1.541619 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.055413    0.000247    1.541866 v output15/A (sg13g2_buf_2)
     1    0.084465    0.137914    0.178149    1.720016 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.138321    0.006183    1.726198 v sine_out[1] (out)
                                              1.726198   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.726198   data arrival time
---------------------------------------------------------------------------------------------
                                              2.123802   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241074    0.001260    1.056832 ^ _185_/B (sg13g2_nor2_2)
     5    0.022712    0.091545    0.124945    1.181777 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.091602    0.002063    1.183840 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004874    0.091491    0.114229    1.298069 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.091491    0.000347    1.298416 ^ output29/A (sg13g2_buf_2)
     1    0.085042    0.179329    0.211295    1.509711 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.179676    0.006473    1.516184 ^ sine_out[32] (out)
                                              1.516184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.516184   data arrival time
---------------------------------------------------------------------------------------------
                                              2.333816   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241073    0.001182    1.056755 ^ _147_/B (sg13g2_nand2_1)
     2    0.010619    0.096484    0.140001    1.196756 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.096494    0.001054    1.197810 v _275_/B (sg13g2_nor2_1)
     1    0.007143    0.086353    0.097683    1.295493 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.086364    0.000777    1.296270 ^ output30/A (sg13g2_buf_2)
     1    0.082936    0.175062    0.206063    1.502334 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.175368    0.006017    1.508351 ^ sine_out[3] (out)
                                              1.508351   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.508351   data arrival time
---------------------------------------------------------------------------------------------
                                              2.341649   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241074    0.001260    1.056832 ^ _185_/B (sg13g2_nor2_2)
     5    0.022712    0.091545    0.124945    1.181777 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.091602    0.002063    1.183840 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004605    0.068756    0.103153    1.286993 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.068757    0.000312    1.287305 ^ output27/A (sg13g2_buf_2)
     1    0.083382    0.175902    0.197741    1.485046 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.176239    0.006325    1.491371 ^ sine_out[30] (out)
                                              1.491371   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.491371   data arrival time
---------------------------------------------------------------------------------------------
                                              2.358629   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241074    0.001260    1.056832 ^ _185_/B (sg13g2_nor2_2)
     5    0.022712    0.091545    0.124945    1.181777 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.091598    0.002001    1.183778 v _278_/B (sg13g2_nor2_1)
     1    0.006778    0.082908    0.093653    1.277432 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.082954    0.000907    1.278339 ^ output33/A (sg13g2_buf_2)
     1    0.082245    0.173649    0.203559    1.481898 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173936    0.005808    1.487705 ^ sine_out[6] (out)
                                              1.487705   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.487705   data arrival time
---------------------------------------------------------------------------------------------
                                              2.362295   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241073    0.001182    1.056755 ^ _147_/B (sg13g2_nand2_1)
     2    0.010619    0.096484    0.140001    1.196756 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.096487    0.000697    1.197453 v _149_/B (sg13g2_nand2_1)
     1    0.007055    0.054315    0.073979    1.271432 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.054323    0.000500    1.271933 ^ output10/A (sg13g2_buf_2)
     1    0.082790    0.174629    0.190139    1.462072 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174919    0.005850    1.467922 ^ sine_out[15] (out)
                                              1.467922   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.467922   data arrival time
---------------------------------------------------------------------------------------------
                                              2.382078   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241075    0.001367    1.056940 ^ _171_/A (sg13g2_nand2_1)
     1    0.004721    0.073415    0.098500    1.155440 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.073415    0.000324    1.155764 v _172_/B (sg13g2_nand2_1)
     1    0.005542    0.044983    0.059907    1.215672 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044984    0.000345    1.216017 ^ output21/A (sg13g2_buf_2)
     1    0.082576    0.174193    0.185302    1.401319 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.174475    0.005766    1.407085 ^ sine_out[25] (out)
                                              1.407085   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.407085   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442915   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029233    0.002088    0.845893 v _153_/B (sg13g2_nor2_1)
     3    0.013783    0.128432    0.114653    0.960546 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.128441    0.000878    0.961424 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003527    0.038029    0.057418    1.018842 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.038029    0.000261    1.019103 v _155_/B2 (sg13g2_a221oi_1)
     1    0.004336    0.122274    0.144259    1.163362 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.122274    0.000316    1.163678 ^ output12/A (sg13g2_buf_2)
     1    0.081767    0.172843    0.218303    1.381981 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.173112    0.005607    1.387588 ^ sine_out[17] (out)
                                              1.387588   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.387588   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462412   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049057    0.002149    0.806063 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024211    0.263866    0.240241    1.046304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.263921    0.003137    1.049441 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004382    0.074242    0.126575    1.176016 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.074242    0.000283    1.176299 v output17/A (sg13g2_buf_2)
     1    0.081915    0.134057    0.184708    1.361007 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134409    0.005676    1.366683 v sine_out[21] (out)
                                              1.366683   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.366683   data arrival time
---------------------------------------------------------------------------------------------
                                              2.483317   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049057    0.002149    0.806063 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024211    0.263866    0.240241    1.046304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.263873    0.001170    1.047474 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004151    0.073133    0.125213    1.172687 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.073133    0.000259    1.172946 v output5/A (sg13g2_buf_2)
     1    0.083627    0.136709    0.185807    1.358753 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.137104    0.006061    1.364814 v sine_out[10] (out)
                                              1.364814   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.364814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.485186   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049057    0.002149    0.806063 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024211    0.263866    0.240241    1.046304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.263919    0.003072    1.049376 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.002879    0.077610    0.113679    1.163055 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077610    0.000114    1.163169 v output25/A (sg13g2_buf_2)
     1    0.083415    0.136255    0.188121    1.351290 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.136628    0.005496    1.356786 v sine_out[29] (out)
                                              1.356786   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.356786   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493213   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049057    0.002149    0.806063 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024211    0.263866    0.240241    1.046304 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.263913    0.002903    1.049207 ^ _276_/B (sg13g2_nor2_1)
     1    0.008464    0.074625    0.102583    1.151790 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.074682    0.001160    1.152950 v output31/A (sg13g2_buf_2)
     1    0.082646    0.135156    0.185762    1.338712 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.135499    0.005626    1.344338 v sine_out[4] (out)
                                              1.344338   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.344338   data arrival time
---------------------------------------------------------------------------------------------
                                              2.505662   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029233    0.002088    0.845893 v _153_/B (sg13g2_nor2_1)
     3    0.013783    0.128432    0.114653    0.960546 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.128439    0.000794    0.961339 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.004189    0.062161    0.092482    1.053822 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.062161    0.000299    1.054121 v _160_/B (sg13g2_nor2_1)
     1    0.005509    0.068766    0.076215    1.130337 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.068766    0.000187    1.130524 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.172908    0.196371    1.326894 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.173156    0.005390    1.332284 ^ sine_out[19] (out)
                                              1.332284   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.332284   data arrival time
---------------------------------------------------------------------------------------------
                                              2.517716   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031098    0.001937    0.762460 v _173_/A1 (sg13g2_o21ai_1)
     2    0.010824    0.140140    0.140099    0.902559 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.140149    0.000867    0.903425 ^ _174_/B (sg13g2_nand2_1)
     1    0.003192    0.044046    0.078938    0.982363 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.044046    0.000126    0.982490 v _175_/B (sg13g2_nand2_1)
     1    0.006139    0.041527    0.050756    1.033245 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.041528    0.000208    1.033453 ^ output22/A (sg13g2_buf_2)
     1    0.082935    0.174999    0.183987    1.217440 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.175298    0.005955    1.223395 ^ sine_out[26] (out)
                                              1.223395   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.223395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.626606   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031250    0.002657    0.763181 v _128_/A (sg13g2_inv_2)
     5    0.026727    0.061991    0.058928    0.822109 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.062110    0.002227    0.824336 ^ _138_/A (sg13g2_nor2_1)
     2    0.008852    0.047394    0.061583    0.885919 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.047398    0.000495    0.886414 v _139_/A2 (sg13g2_a21oi_1)
     1    0.005333    0.080101    0.091035    0.977450 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.080101    0.000349    0.977799 ^ output8/A (sg13g2_buf_2)
     1    0.083020    0.175173    0.203395    1.181194 ^ output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.175434    0.005562    1.186756 ^ sine_out[13] (out)
                                              1.186756   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.186756   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663244   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029608    0.002315    0.406138 v _142_/A (sg13g2_or2_1)
     7    0.037503    0.126497    0.191856    0.597994 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.126729    0.004053    0.602047 v _143_/B (sg13g2_nor2_1)
     2    0.011639    0.124572    0.135578    0.737625 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.124575    0.000479    0.738104 ^ _144_/B (sg13g2_nand2_1)
     2    0.006792    0.065064    0.093580    0.831683 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.065064    0.000202    0.831885 v _212_/B (sg13g2_nor2_1)
     2    0.012339    0.121340    0.119319    0.951204 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.121346    0.000709    0.951914 ^ output26/A (sg13g2_buf_2)
     1    0.083188    0.175712    0.219806    1.171720 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.176005    0.005891    1.177611 ^ sine_out[2] (out)
                                              1.177611   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.177611   data arrival time
---------------------------------------------------------------------------------------------
                                              2.672389   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031250    0.002657    0.763181 v _128_/A (sg13g2_inv_2)
     5    0.026727    0.061991    0.058928    0.822109 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.062110    0.002227    0.824336 ^ _138_/A (sg13g2_nor2_1)
     2    0.008852    0.047394    0.061583    0.885919 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.047400    0.000554    0.886473 v _279_/B (sg13g2_nor2_1)
     1    0.004902    0.063515    0.067633    0.954106 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.063523    0.000341    0.954446 ^ output34/A (sg13g2_buf_2)
     1    0.081811    0.172666    0.193468    1.147914 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.172939    0.005652    1.153566 ^ sine_out[7] (out)
                                              1.153566   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.153566   data arrival time
---------------------------------------------------------------------------------------------
                                              2.696434   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008940    0.036260    0.175956    0.299743 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036263    0.000370    0.300113 v fanout70/A (sg13g2_buf_8)
     5    0.029872    0.026638    0.080730    0.380842 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027074    0.003512    0.384354 v fanout69/A (sg13g2_buf_8)
     8    0.044183    0.031251    0.079965    0.464320 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032992    0.005444    0.469763 v _125_/A (sg13g2_inv_2)
     3    0.019694    0.048030    0.049205    0.518968 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048056    0.000931    0.519899 ^ _161_/A (sg13g2_nand2_1)
     3    0.016377    0.105579    0.107348    0.627247 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105602    0.001298    0.628545 v _177_/B (sg13g2_nand2_1)
     3    0.011154    0.070626    0.091562    0.720107 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.070628    0.000449    0.720556 ^ _179_/A (sg13g2_nand2_1)
     2    0.007041    0.058342    0.073844    0.794400 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.058367    0.000412    0.794812 v _281_/B (sg13g2_nor2_1)
     1    0.008094    0.087487    0.090581    0.885393 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.087508    0.001081    0.886474 ^ output35/A (sg13g2_buf_2)
     1    0.083538    0.176240    0.207642    1.094116 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.176526    0.005838    1.099954 ^ sine_out[8] (out)
                                              1.099954   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.099954   data arrival time
---------------------------------------------------------------------------------------------
                                              2.750046   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029608    0.002315    0.406138 v _142_/A (sg13g2_or2_1)
     7    0.037503    0.126497    0.191856    0.597994 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.126729    0.004053    0.602047 v _143_/B (sg13g2_nor2_1)
     2    0.011639    0.124572    0.135578    0.737625 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.124575    0.000479    0.738104 ^ _144_/B (sg13g2_nand2_1)
     2    0.006792    0.065064    0.093580    0.831683 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.065064    0.000217    0.831900 v _145_/B (sg13g2_nand2_1)
     1    0.008814    0.057995    0.067351    0.899251 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.058016    0.000872    0.900124 ^ output9/A (sg13g2_buf_2)
     1    0.082567    0.174185    0.191649    1.091772 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.174477    0.005858    1.097630 ^ sine_out[14] (out)
                                              1.097630   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.097630   data arrival time
---------------------------------------------------------------------------------------------
                                              2.752369   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000463    0.306806 v fanout61/A (sg13g2_buf_2)
     5    0.037032    0.071072    0.118210    0.425016 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.072084    0.006868    0.431883 v fanout60/A (sg13g2_buf_8)
     8    0.035083    0.029499    0.099965    0.531849 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029819    0.003198    0.535047 v _130_/A (sg13g2_nor2_1)
     2    0.012848    0.121446    0.114671    0.649718 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.121462    0.001143    0.650860 ^ _136_/B (sg13g2_nand2b_2)
     4    0.021721    0.090607    0.109787    0.760648 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.090643    0.001495    0.762142 v _277_/A (sg13g2_nor2_1)
     1    0.007378    0.081881    0.102814    0.864957 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.081883    0.000555    0.865511 ^ output32/A (sg13g2_buf_2)
     1    0.082274    0.173673    0.203264    1.068775 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.173930    0.005502    1.074277 ^ sine_out[5] (out)
                                              1.074277   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.074277   data arrival time
---------------------------------------------------------------------------------------------
                                              2.775723   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008940    0.036260    0.175956    0.299743 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036263    0.000370    0.300113 v fanout70/A (sg13g2_buf_8)
     5    0.029872    0.026638    0.080730    0.380842 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027074    0.003512    0.384354 v fanout69/A (sg13g2_buf_8)
     8    0.044183    0.031251    0.079965    0.464320 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032992    0.005444    0.469763 v _125_/A (sg13g2_inv_2)
     3    0.019694    0.048030    0.049205    0.518968 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048056    0.000931    0.519899 ^ _161_/A (sg13g2_nand2_1)
     3    0.016377    0.105579    0.107348    0.627247 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105602    0.001298    0.628545 v _177_/B (sg13g2_nand2_1)
     3    0.011154    0.070626    0.091562    0.720107 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.070628    0.000449    0.720556 ^ _179_/A (sg13g2_nand2_1)
     2    0.007041    0.058342    0.073844    0.794400 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.058367    0.000405    0.794805 v _180_/B (sg13g2_nand2_1)
     1    0.007942    0.050673    0.061755    0.856560 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.050708    0.001005    0.857566 ^ output24/A (sg13g2_buf_2)
     1    0.083906    0.176874    0.189939    1.047505 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.177158    0.005825    1.053330 ^ sine_out[28] (out)
                                              1.053330   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.053330   data arrival time
---------------------------------------------------------------------------------------------
                                              2.796670   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045764    0.000897    0.316205 ^ fanout74/A (sg13g2_buf_8)
     7    0.046118    0.035916    0.084310    0.400515 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037693    0.006020    0.406535 ^ fanout73/A (sg13g2_buf_8)
     8    0.038027    0.031600    0.078173    0.484708 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032394    0.003677    0.488384 ^ _137_/B (sg13g2_nand3_1)
     5    0.018402    0.170331    0.163668    0.652053 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.170338    0.000904    0.652957 v _156_/B (sg13g2_nand2b_1)
     2    0.009697    0.078472    0.104576    0.757533 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078475    0.000601    0.758135 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007762    0.063123    0.088136    0.846271 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.063127    0.000531    0.846802 v output23/A (sg13g2_buf_2)
     1    0.083049    0.135713    0.180655    1.027457 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.136053    0.005613    1.033070 v sine_out[27] (out)
                                              1.033070   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.033070   data arrival time
---------------------------------------------------------------------------------------------
                                              2.816930   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045764    0.000897    0.316205 ^ fanout74/A (sg13g2_buf_8)
     7    0.046118    0.035916    0.084310    0.400515 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037693    0.006020    0.406535 ^ fanout73/A (sg13g2_buf_8)
     8    0.038027    0.031600    0.078173    0.484708 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032394    0.003677    0.488384 ^ _137_/B (sg13g2_nand3_1)
     5    0.018402    0.170331    0.163668    0.652053 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.170338    0.000904    0.652957 v _156_/B (sg13g2_nand2b_1)
     2    0.009697    0.078472    0.104576    0.757533 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.078474    0.000549    0.758083 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006246    0.059631    0.089381    0.847464 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.059635    0.000394    0.847858 v output13/A (sg13g2_buf_2)
     1    0.081842    0.133885    0.177601    1.025459 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.134232    0.005624    1.031083 v sine_out[18] (out)
                                              1.031083   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.031083   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818917   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029608    0.002315    0.406138 v _142_/A (sg13g2_or2_1)
     7    0.037503    0.126497    0.191856    0.597994 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.126651    0.003130    0.601124 v _168_/B (sg13g2_nor2_1)
     2    0.007690    0.094863    0.108569    0.709694 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.094898    0.000455    0.710148 ^ _169_/B (sg13g2_nand2_1)
     1    0.003487    0.049463    0.070778    0.780927 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.049463    0.000138    0.781064 v _170_/B (sg13g2_nand2_1)
     1    0.004986    0.038452    0.049153    0.830217 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.038452    0.000336    0.830553 ^ output20/A (sg13g2_buf_2)
     1    0.082081    0.173260    0.181400    1.011952 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.173545    0.005772    1.017724 ^ sine_out[24] (out)
                                              1.017724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.017724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832276   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000463    0.306806 v fanout61/A (sg13g2_buf_2)
     5    0.037032    0.071072    0.118210    0.425016 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.072084    0.006868    0.431883 v fanout60/A (sg13g2_buf_8)
     8    0.035083    0.029499    0.099965    0.531849 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029499    0.000162    0.532011 v _131_/A (sg13g2_or2_1)
     6    0.027334    0.096523    0.169900    0.701911 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096540    0.001257    0.703168 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005586    0.081868    0.100348    0.803516 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.081868    0.000354    0.803870 ^ output6/A (sg13g2_buf_2)
     1    0.083350    0.175866    0.204543    1.008413 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.176154    0.005853    1.014266 ^ sine_out[11] (out)
                                              1.014266   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.014266   data arrival time
---------------------------------------------------------------------------------------------
                                              2.835734   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000463    0.306806 v fanout61/A (sg13g2_buf_2)
     5    0.037032    0.071072    0.118210    0.425016 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.072084    0.006868    0.431883 v fanout60/A (sg13g2_buf_8)
     8    0.035083    0.029499    0.099965    0.531849 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029499    0.000162    0.532011 v _131_/A (sg13g2_or2_1)
     6    0.027334    0.096523    0.169900    0.701911 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096533    0.001014    0.702924 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004616    0.075101    0.094242    0.797167 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.075101    0.000298    0.797464 ^ output36/A (sg13g2_buf_2)
     1    0.082176    0.173491    0.199639    0.997103 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.173771    0.005735    1.002839 ^ sine_out[9] (out)
                                              1.002839   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.002839   data arrival time
---------------------------------------------------------------------------------------------
                                              2.847161   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000394    0.122239 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.013705    0.064276    0.194882    0.317121 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064279    0.000518    0.317639 ^ fanout58/A (sg13g2_buf_2)
     7    0.030853    0.073234    0.121883    0.439522 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.073414    0.002973    0.442495 ^ fanout57/A (sg13g2_buf_1)
     4    0.026450    0.114158    0.146072    0.588567 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.114214    0.002083    0.590649 ^ _181_/B (sg13g2_and2_1)
     4    0.015005    0.072612    0.149931    0.740581 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072616    0.000620    0.741201 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004642    0.053471    0.062363    0.803564 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.053471    0.000301    0.803864 v output28/A (sg13g2_buf_2)
     1    0.084688    0.138307    0.177227    0.981092 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.138747    0.006435    0.987527 v sine_out[31] (out)
                                              0.987527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.987527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.862473   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    0.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012560    0.046918    0.184131    0.306342 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046922    0.000463    0.306806 v fanout61/A (sg13g2_buf_2)
     5    0.037032    0.071072    0.118210    0.425016 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.072084    0.006868    0.431883 v fanout60/A (sg13g2_buf_8)
     8    0.035083    0.029499    0.099965    0.531849 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029819    0.003198    0.535047 v _130_/A (sg13g2_nor2_1)
     2    0.012848    0.121446    0.114671    0.649718 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.121447    0.000336    0.650054 ^ _284_/A (sg13g2_and2_1)
     1    0.009721    0.053179    0.132242    0.782297 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.053191    0.000769    0.783065 ^ output7/A (sg13g2_buf_2)
     1    0.082914    0.174869    0.189801    0.972867 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.175154    0.005809    0.978676 ^ sine_out[12] (out)
                                              0.978676   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.978676   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871324   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.016206    0.045744    0.192796    0.315308 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.045764    0.000897    0.316205 ^ fanout74/A (sg13g2_buf_8)
     7    0.046118    0.035916    0.084310    0.400515 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037693    0.006020    0.406535 ^ fanout73/A (sg13g2_buf_8)
     8    0.038027    0.031600    0.078173    0.484708 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032394    0.003677    0.488384 ^ _137_/B (sg13g2_nand3_1)
     5    0.018402    0.170331    0.163668    0.652053 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.170338    0.000921    0.652974 v _166_/A (sg13g2_nor2_1)
     1    0.003607    0.064095    0.095511    0.748485 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.064095    0.000143    0.748628 ^ _167_/B (sg13g2_nor2_1)
     1    0.007683    0.042955    0.053850    0.802479 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.042962    0.000537    0.803016 v output19/A (sg13g2_buf_2)
     1    0.082172    0.134341    0.169838    0.972854 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.134699    0.005726    0.978580 v sine_out[23] (out)
                                              0.978580   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.978580   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871420   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    0.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015617    0.036830    0.188187    0.310699 v _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036883    0.000864    0.311563 v fanout74/A (sg13g2_buf_8)
     7    0.045040    0.031917    0.084989    0.396552 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033810    0.005845    0.402397 v fanout73/A (sg13g2_buf_8)
     8    0.037412    0.028904    0.081748    0.484144 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029940    0.004248    0.488392 v _140_/A (sg13g2_nor2_2)
     5    0.025594    0.119540    0.115718    0.604110 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.119596    0.002106    0.606216 ^ _152_/B (sg13g2_nor2_2)
     4    0.016469    0.053443    0.077949    0.684165 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.053445    0.000348    0.684513 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003952    0.060936    0.085080    0.769593 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060936    0.000279    0.769872 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.172845    0.192290    0.962162 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.173123    0.005701    0.967863 ^ sine_out[22] (out)
                                              0.967863   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.967863   data arrival time
---------------------------------------------------------------------------------------------
                                              2.882137   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    0.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008940    0.036260    0.175956    0.299743 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036263    0.000370    0.300113 v fanout70/A (sg13g2_buf_8)
     5    0.029872    0.026638    0.080730    0.380842 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027074    0.003512    0.384354 v fanout69/A (sg13g2_buf_8)
     8    0.044183    0.031251    0.079965    0.464320 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032992    0.005444    0.469763 v _125_/A (sg13g2_inv_2)
     3    0.019694    0.048030    0.049205    0.518968 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.048056    0.000931    0.519899 ^ _161_/A (sg13g2_nand2_1)
     3    0.016377    0.105579    0.107348    0.627247 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.105596    0.001128    0.628375 v _162_/A2 (sg13g2_a21oi_1)
     1    0.005571    0.077161    0.113106    0.741481 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.077161    0.000354    0.741835 ^ output16/A (sg13g2_buf_2)
     1    0.081975    0.173087    0.200396    0.942231 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.173363    0.005685    0.947915 ^ sine_out[20] (out)
                                              0.947915   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.947915   data arrival time
---------------------------------------------------------------------------------------------
                                              2.902085   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029608    0.002315    0.406138 v _142_/A (sg13g2_or2_1)
     7    0.037503    0.126497    0.191856    0.597994 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.126638    0.002948    0.600942 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006737    0.087908    0.125589    0.726531 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.087910    0.000487    0.727018 ^ output11/A (sg13g2_buf_2)
     1    0.081863    0.172870    0.205575    0.932594 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.173142    0.005637    0.938231 ^ sine_out[16] (out)
                                              0.938231   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.938231   data arrival time
---------------------------------------------------------------------------------------------
                                              2.911769   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048973    0.001365    0.805278 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011190    0.144466    0.149582    0.954860 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144470    0.000581    0.955441 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013990    0.114566    0.148676    1.104117 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.114567    0.000461    1.104578 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011299    0.146222    0.174126    1.278705 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.146266    0.000782    1.279487 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010483    0.089676    0.131512    1.410999 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089724    0.000877    1.411876 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007094    0.109960    0.129583    1.541459 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.109962    0.000555    1.542014 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003217    0.067275    0.114388    1.656402 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.067275    0.000121    1.656523 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.656523   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    5.057271 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    5.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000395    5.122240 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972239   clock uncertainty
                                  0.000000    4.972239   clock reconvergence pessimism
                                 -0.127735    4.844505   library setup time
                                              4.844505   data required time
---------------------------------------------------------------------------------------------
                                              4.844505   data required time
                                             -1.656523   data arrival time
---------------------------------------------------------------------------------------------
                                              3.187982   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010723    0.041407    0.180192    0.303935 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.041416    0.000599    0.304533 v _127_/A (sg13g2_inv_1)
     1    0.010194    0.051732    0.054861    0.359394 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.051774    0.001186    0.360580 ^ output3/A (sg13g2_buf_2)
     1    0.080959    0.170761    0.187916    0.548496 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.170873    0.003615    0.552112 ^ signB (out)
                                              0.552112   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.552112   data arrival time
---------------------------------------------------------------------------------------------
                                              3.297888   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048973    0.001365    0.805278 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011190    0.144466    0.149582    0.954860 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144470    0.000581    0.955441 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013990    0.114566    0.148676    1.104117 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.114567    0.000461    1.104578 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011299    0.146222    0.174126    1.278705 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.146266    0.000782    1.279487 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010483    0.089676    0.131512    1.410999 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.089720    0.000746    1.411744 v _208_/B (sg13g2_xor2_1)
     1    0.001852    0.050086    0.111783    1.523528 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.050086    0.000071    1.523599 v _298_/D (sg13g2_dfrbpq_1)
                                              1.523599   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    5.057271 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    5.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022427    0.000366    5.122211 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972211   clock uncertainty
                                  0.000000    4.972211   clock reconvergence pessimism
                                 -0.122844    4.849368   library setup time
                                              4.849368   data required time
---------------------------------------------------------------------------------------------
                                              4.849368   data required time
                                             -1.523599   data arrival time
---------------------------------------------------------------------------------------------
                                              3.325769   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000881    0.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010877    0.053329    0.187220    0.310963 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.053338    0.000667    0.311630 ^ output2/A (sg13g2_buf_2)
     1    0.080736    0.170277    0.188431    0.500060 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170385    0.003541    0.503601 ^ sign (out)
                                              0.503601   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.503601   data arrival time
---------------------------------------------------------------------------------------------
                                              3.346398   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048973    0.001365    0.805278 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011190    0.144466    0.149582    0.954860 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144470    0.000581    0.955441 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013990    0.114566    0.148676    1.104117 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.114567    0.000461    1.104578 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011299    0.146222    0.174126    1.278705 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.146266    0.000795    1.279500 ^ _204_/B (sg13g2_xor2_1)
     1    0.002114    0.052426    0.126327    1.405828 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.052426    0.000078    1.405906 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.405906   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    5.057271 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    5.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    5.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.971993   clock uncertainty
                                  0.000000    4.971993   clock reconvergence pessimism
                                 -0.122911    4.849081   library setup time
                                              4.849081   data required time
---------------------------------------------------------------------------------------------
                                              4.849081   data required time
                                             -1.405906   data arrival time
---------------------------------------------------------------------------------------------
                                              3.443176   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048973    0.001365    0.805278 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011190    0.144466    0.149582    0.954860 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144470    0.000581    0.955441 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013990    0.114566    0.148676    1.104117 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.114569    0.000749    1.104867 v _200_/A (sg13g2_xor2_1)
     1    0.002090    0.052358    0.124148    1.229014 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052358    0.000076    1.229090 v _296_/D (sg13g2_dfrbpq_1)
                                              1.229090   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    5.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065562    5.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023680    0.000925    5.123787 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973787   clock uncertainty
                                  0.000000    4.973787   clock reconvergence pessimism
                                 -0.123343    4.850444   library setup time
                                              4.850444   data required time
---------------------------------------------------------------------------------------------
                                              4.850444   data required time
                                             -1.229090   data arrival time
---------------------------------------------------------------------------------------------
                                              3.621354   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029608    0.002315    0.406138 v _142_/A (sg13g2_or2_1)
     7    0.037503    0.126497    0.191856    0.597994 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.126729    0.004053    0.602047 v _143_/B (sg13g2_nor2_1)
     2    0.011639    0.124572    0.135578    0.737625 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.124575    0.000479    0.738104 ^ _144_/B (sg13g2_nand2_1)
     2    0.006792    0.065064    0.093580    0.831683 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.065064    0.000202    0.831885 v _212_/B (sg13g2_nor2_1)
     2    0.012339    0.121340    0.119319    0.951204 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.121356    0.001145    0.952349 ^ _213_/C (sg13g2_nand3_1)
     2    0.010024    0.107845    0.145896    1.098245 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107848    0.000740    1.098985 v _214_/B (sg13g2_xnor2_1)
     1    0.002261    0.036541    0.112247    1.211232 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036541    0.000082    1.211314 v _300_/D (sg13g2_dfrbpq_1)
                                              1.211314   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    5.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065562    5.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023679    0.000880    5.123743 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973742   clock uncertainty
                                  0.000000    4.973742   clock reconvergence pessimism
                                 -0.117645    4.856098   library setup time
                                              4.856098   data required time
---------------------------------------------------------------------------------------------
                                              4.856098   data required time
                                             -1.211314   data arrival time
---------------------------------------------------------------------------------------------
                                              3.644784   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    0.057272 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    0.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022426    0.000148    0.121993 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014938    0.053965    0.189993    0.311986 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.053967    0.000354    0.312340 v fanout68/A (sg13g2_buf_8)
     6    0.036482    0.029330    0.091483    0.403823 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029608    0.002315    0.406138 v _142_/A (sg13g2_or2_1)
     7    0.037503    0.126497    0.191856    0.597994 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.126729    0.004053    0.602047 v _143_/B (sg13g2_nor2_1)
     2    0.011639    0.124572    0.135578    0.737625 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.124575    0.000479    0.738104 ^ _144_/B (sg13g2_nand2_1)
     2    0.006792    0.065064    0.093580    0.831683 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.065064    0.000202    0.831885 v _212_/B (sg13g2_nor2_1)
     2    0.012339    0.121340    0.119319    0.951204 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.121356    0.001145    0.952349 ^ _213_/C (sg13g2_nand3_1)
     2    0.010024    0.107845    0.145896    1.098245 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107847    0.000663    1.098908 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003299    0.070169    0.062116    1.161024 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070169    0.000130    1.161154 ^ _219_/A (sg13g2_inv_1)
     1    0.002593    0.024242    0.037862    1.199016 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024243    0.000194    1.199210 v _301_/D (sg13g2_dfrbpq_1)
                                              1.199210   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    5.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065562    5.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023678    0.000843    5.123705 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973705   clock uncertainty
                                  0.000000    4.973705   clock reconvergence pessimism
                                 -0.113214    4.860491   library setup time
                                              4.860491   data required time
---------------------------------------------------------------------------------------------
                                              4.860491   data required time
                                             -1.199210   data arrival time
---------------------------------------------------------------------------------------------
                                              3.661281   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001918    0.020445    0.161416    0.284941 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020445    0.000072    0.285014 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008989    0.055867    0.373602    0.658616 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055867    0.000366    0.658982 ^ fanout76/A (sg13g2_buf_8)
     7    0.042228    0.034338    0.089204    0.748187 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034876    0.002744    0.750931 ^ _128_/A (sg13g2_inv_2)
     5    0.026490    0.048920    0.052983    0.803913 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.048973    0.001365    0.805278 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011190    0.144466    0.149582    0.954860 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.144473    0.000782    0.955642 ^ _196_/A (sg13g2_xor2_1)
     1    0.004527    0.073422    0.144905    1.100548 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.073423    0.000309    1.100857 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.100857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    5.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065562    5.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023670    0.000495    5.123357 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973357   clock uncertainty
                                  0.000000    4.973357   clock reconvergence pessimism
                                 -0.129547    4.843811   library setup time
                                              4.843811   data required time
---------------------------------------------------------------------------------------------
                                              4.843811   data required time
                                             -1.100857   data arrival time
---------------------------------------------------------------------------------------------
                                              3.742954   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031123    0.002063    0.762587 v _192_/A (sg13g2_xnor2_1)
     1    0.002364    0.036463    0.082771    0.845358 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.036463    0.000088    0.845446 v _294_/D (sg13g2_dfrbpq_2)
                                              0.845446   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000817    5.057271 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018107    0.022426    0.064573    5.121845 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022429    0.000667    5.122511 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.972511   clock uncertainty
                                  0.000000    4.972511   clock reconvergence pessimism
                                 -0.117936    4.854576   library setup time
                                              4.854576   data required time
---------------------------------------------------------------------------------------------
                                              4.854576   data required time
                                             -0.845446   data arrival time
---------------------------------------------------------------------------------------------
                                              4.009130   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031250    0.002657    0.763181 v _128_/A (sg13g2_inv_2)
     5    0.026727    0.061991    0.058928    0.822109 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.062023    0.001173    0.823282 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.823282   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016682    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    5.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    5.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    5.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065562    5.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    5.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973526   clock uncertainty
                                  0.000000    4.973526   clock reconvergence pessimism
                                 -0.125844    4.847682   library setup time
                                              4.847682   data required time
---------------------------------------------------------------------------------------------
                                              4.847682   data required time
                                             -0.823282   data arrival time
---------------------------------------------------------------------------------------------
                                              4.024400   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241072    0.001116    1.056689 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008373    0.090633    0.144891    1.201580 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090633    0.000301    1.201880 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004158    0.085341    0.108652    1.310532 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.085341    0.000276    1.310809 ^ _239_/B (sg13g2_and3_1)
     1    0.003793    0.035196    0.134797    1.445606 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035196    0.000151    1.445756 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007996    0.087803    0.084576    1.530332 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.087817    0.001004    1.531336 v output4/A (sg13g2_buf_2)
     1    0.083442    0.136556    0.192419    1.723756 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136998    0.006405    1.730161 v sine_out[0] (out)
                                              1.730161   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.730161   data arrival time
---------------------------------------------------------------------------------------------
                                              2.119839   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.429631e-05 0.000000e+00 4.462118e-09 9.430077e-05  59.5%
Combinational        6.027193e-07 1.430106e-06 4.092006e-08 2.073745e-06   1.3%
Clock                4.463010e-05 1.742248e-05 3.932723e-08 6.209191e-05  39.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395291e-04 1.885259e-05 8.470938e-08 1.584664e-04 100.0%
                            88.0%        11.9%         0.1%
%OL_METRIC_F power__internal__total 0.00013952913286630064
%OL_METRIC_F power__switching__total 1.8852590073947795e-5
%OL_METRIC_F power__leakage__total 8.470937729043726e-8
%OL_METRIC_F power__total 0.00015846642781980336

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.1517498253341577
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.121993 source latency _297_/CLK ^
-0.123743 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151750 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.15179415098966947
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123787 source latency _296_/CLK ^
-0.121993 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151794 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.2799294764110352
nom_typ_1p20V_25C: 0.2799294764110352
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.1198392530241645
nom_typ_1p20V_25C: 2.1198392530241645
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.279929
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.187982
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.121993         network latency _297_/CLK
        0.123787 network latency _296_/CLK
---------------
0.121993 0.123787 latency
        0.001794 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.133879         network latency _297_/CLK
        0.135400 network latency _296_/CLK
---------------
0.133879 0.135400 latency
        0.001521 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.81 fmax = 551.87
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
