---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 4194304
-l3-usize 33554432
-l1-dsize 32768
-l2-ubsize 64
-l3-ubsize 64
-l1-dbsize 64
-l2-usbsize 64
-l3-usbsize 64
-l1-dsbsize 64
-l2-uassoc 8
-l3-uassoc 128
-l1-dassoc 8
-l2-urepl l
-l3-urepl l
-l1-drepl l
-l2-ufetch d
-l3-ufetch d
-l1-dfetch d
-l2-uwalloc a
-l3-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l3-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       48212	           0	       48212	       32324	       15888	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6705	      0.3295	      0.0000

 Demand Misses		        1891	           0	        1891	        1244	         647	           0
  Demand miss rate	      0.0392	      0.0000	      0.0392	      0.0385	      0.0407	      0.0000

 Multi-block refs               660
 Bytes From Memory	      113152
 ( / Demand Fetches)	      2.3470
 Bytes To Memory	       45760
 ( / Demand Writes)	      2.8802
 Total Bytes r/w Mem	      158912
 ( / Demand Fetches)	      3.2961

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        2483	           0	        2483	        1768	         715	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7120	      0.2880	      0.0000

 Demand Misses		        1672	           0	        1672	        1571	         101	           0
  Demand miss rate	      0.6734	      0.0000	      0.6734	      0.8886	      0.1413	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      100544
 ( / Demand Fetches)	     40.4930
 Bytes To Memory	       42240
 ( / Demand Writes)	     59.0769
 Total Bytes r/w Mem	      142784
 ( / Demand Fetches)	     57.5046

l3-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        2231	           0	        2231	        1571	         660	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7042	      0.2958	      0.0000

 Demand Misses		        1672	           0	        1672	        1571	         101	           0
  Demand miss rate	      0.7494	      0.0000	      0.7494	      1.0000	      0.1530	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      100544
 ( / Demand Fetches)	     45.0668
 Bytes To Memory	       42240
 ( / Demand Writes)	     64.0000
 Total Bytes r/w Mem	      142784
 ( / Demand Fetches)	     64.0000

---Execution complete.
