-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon May 20 18:21:17 2019
-- Host        : DESKTOP-6RO2CF2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {D:/MEGAsync/SEE09-2/S8/Proco 8bit/repo/ProceXeirb/src/IP
--               block/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 49 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(25),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(35),
      I1 => sel_pipe,
      I2 => douta_array(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(36),
      I1 => sel_pipe,
      I2 => douta_array(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(37),
      I1 => sel_pipe,
      I2 => douta_array(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(38),
      I1 => sel_pipe,
      I2 => douta_array(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(39),
      I1 => sel_pipe,
      I2 => douta_array(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(40),
      I1 => sel_pipe,
      I2 => douta_array(15),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(41),
      I1 => sel_pipe,
      I2 => douta_array(16),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(42),
      I1 => sel_pipe,
      I2 => douta_array(17),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(43),
      I1 => sel_pipe,
      I2 => douta_array(18),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(44),
      I1 => sel_pipe,
      I2 => douta_array(19),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(26),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(45),
      I1 => sel_pipe,
      I2 => douta_array(20),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(46),
      I1 => sel_pipe,
      I2 => douta_array(21),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(47),
      I1 => sel_pipe,
      I2 => douta_array(22),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(48),
      I1 => sel_pipe,
      I2 => douta_array(23),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(49),
      I1 => sel_pipe,
      I2 => douta_array(24),
      O => douta(24)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(27),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(28),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(29),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(30),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(31),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(32),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(33),
      I1 => sel_pipe,
      I2 => douta_array(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(34),
      I1 => sel_pipe,
      I2 => douta_array(9),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000080000000000800000000000000000000000000000000100000004800",
      INITP_01 => X"5554000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INITP_03 => X"0001555555555555555555555555555555555555555555555555555555555555",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"5555000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INITP_07 => X"0000555555555555555555555555555555555555555555555555555555555555",
      INITP_08 => X"0000000001000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"5554000000000000000000000000000000100000000000000000000000000000",
      INITP_0A => X"5555555555555555555555555555555555555555555555555555555555555555",
      INITP_0B => X"0001555555555555555555555555555555555555555555555555555555555555",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"5554000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"5555555555555555555555555555555555555555555555555555555555555555",
      INITP_0F => X"0000AAAAA8055555555555555555555555555555555555555555555555555555",
      INIT_00 => X"5C1971791F7771715C117178177771715CD85C5CD85C5B5B5D5D5C0177010070",
      INIT_01 => X"5C686168685C686068685C685F68685C685E680566676777685C686668687A79",
      INIT_02 => X"64626162647262645B62647365635563657363654F636565616460635F625E68",
      INIT_03 => X"6D7B83776A6D5C6A6365696264657564746365626475637462736462B1727372",
      INIT_04 => X"6D6FA7776B707F707E70706E70706F7DB1646E6E626F636B696B6B6A7C6A6A77",
      INIT_05 => X"746365626475637462C365630172738D6E5C6E6B766B766A7C6B766B76697C6F",
      INIT_06 => X"01656F6F636E626B6A6B6B697C6969776C7BD377696C5C6A6365696264657564",
      INIT_07 => X"6F5C6F6B766B76697C6B766B766A7C6E6C6EF7776B707F707E70706E70706F7D",
      INIT_08 => X"7F8E7F8D7F8C7F8B7F8A7F897F887F877F867F85808482838281802A675C67DD",
      INIT_09 => X"80A25CA1A09F969E7F9D7F9C949B969A99988097969594937F927F917F907F8F",
      INIT_0A => X"B5B4A0B35CB277B17FB07FAF7FAE7FAD7FACA7ABA9AAA9A8A7A680A582A482A3",
      INIT_0B => X"94C65CC5A7C4A9C3A9C2A7C17FC094BFA0BE7CBD77BC5CBBA9BAB5B9B8B780B6",
      INIT_0C => X"A7D677D55CD4B5D3A9D282D180D07FCF7FCE7FCD7FCC7FCB77CA94C977C877C7",
      INIT_0D => X"80E67FE57FE4A7E37CE27FE1A0E0B8DFB8DEA0DD77DC94DB77DA77D994D85CD7",
      INIT_0E => X"7FF67FF57FF47FF35CF2A7F194F07FEFA7EE80ED7FECA0EB96EA7FE994E896E7",
      INIT_0F => X"7F067F057F04A00396027F01940096FF80FEA9FDB5FC7FFB82FA99F97FF87FF7",
      INIT_10 => X"7F167F15A914B5137F12821199107F0F7F0EA70D7C0C7F0B7F0A7F097F087F07",
      INIT_11 => X"7726802596247F23822280218020B51FA01EB81DB81CA01BA91A96197F187717",
      INIT_12 => X"7F367F35A734B833773277319930962F7F2E822DA92C772B772AA92994288027",
      INIT_13 => X"7F467F458244A94377427741A940943F803E803DA73C5C3B773A8039B5389937",
      INIT_14 => X"7F567F557F547F538052A7515C50774F804EB54D994C774B804A96497F487F47",
      INIT_15 => X"8066B56582648063826280618060B55F5C5E945D825C995B7F5A7F597F587F57",
      INIT_16 => X"7F767F75A974967396725C717C70826F7F6E7F6D946C5C6B7F6AA96996687F67",
      INIT_17 => X"7F8677857F847C83B582A0817C80777F7F7E7F7D967C5C7B7C7A82797F787F77",
      INIT_18 => X"7F967F955C947F937F92B891A090A08FB88E808DB58C828B808A7F897F887F87",
      INIT_19 => X"7FA67FA57FA47FA37FA25CA17FA07F9F7F9E7F9D7F9C7F9B7F9A7F997F987F97",
      INIT_1A => X"5CB694B55CB4B8B3B5B27FB17FB07FAF7FAE7FAD7FAC7FAB7FAA7FA97FA87FA7",
      INIT_1B => X"7FC677C57FC47FC37FC27FC17FC07FBF7FBE7FBD77BCB8BBA0BAA0B9B8B87FB7",
      INIT_1C => X"5CD67FD57FD47FD37FD27FD15CD07FCF5CCE7FCD7FCC7FCB7FCA7FC95CC87FC7",
      INIT_1D => X"A0E677E57FE47FE37FE27FE17FE07FDF7FDE7FDD77DC7FDBA0DA96D97FD87FD7",
      INIT_1E => X"7FF6A9F582F4A9F382F277F17FF07FEF7FEE7FEDA9EC82EB7FEAA0E9A7E8A7E7",
      INIT_1F => X"A706A705A0047F037C029401A9007FFF7FFEA9FD82FC7FFB7FFA5CF994F877F7",
      INIT_20 => X"7F167F157F148213991277117710A90F940E990D7F0C820B990A99098208A007",
      INIT_21 => X"992677257724A923942299219620991F771E5C1DA91C941B991A7719A0188217",
      INIT_22 => X"5C36A935943499337F327F319630992F772E772DB82CA72B772AA02982288227",
      INIT_23 => X"994782467F453F447C43774277417C403F3E943D963C7F3B7F3A963999387737",
      INIT_24 => X"7F573F5682557F549453965280517F507C4F944E774D774C944B7C4A82499948",
      INIT_25 => X"7F67946696658064A063A7627F617F60965F995E945D7F5CB55B805A7F597F58",
      INIT_26 => X"967799767F757F74807396727F719470A76F5C6E946D7F6CB56B806A3F698268",
      INIT_27 => X"94877C865C853F8482837F827F81B580A77F997E7F7D7F7CA07BA77A7F797F78",
      INIT_28 => X"7F977F967F957F947F937F927F917F907F8F7F8E7F8D7F8C7C8B948A77897788",
      INIT_29 => X"A0A7B8A6B5A57FA494A396A280A17FA07F9F7F9E7F9D7F9C7F9B7F9A7C999698",
      INIT_2A => X"7FB77FB67FB57FB47FB37FB27FB17FB07FAFA0AEB8ADB5AC7FAB94AA96A980A8",
      INIT_2B => X"82C7A9C682C5A0C47CC377C277C180C082BFA9BE7FBDB5BC3FBB5CBA77B97FB8",
      INIT_2C => X"94D75CD694D57FD47FD377D27FD17FD07FCF7FCE82CDA0CC7CCB77CA77C980C8",
      INIT_2D => X"7FE7A7E680E57FE4A9E3B5E27FE182E099DF7FDE7FDD7FDC7FDB7FDA7FD95CD8",
      INIT_2E => X"7FF77FF67FF57CF4B5F37CF2B5F17FF03FEFB8EE5CED77EC7FEB5CEAA7E994E8",
      INIT_2F => X"B80777067705990496037F028001A7005CFF77FE80FDB5FC99FB7FFA7FF97FF8",
      INIT_30 => X"A9177F167F157F147F137F127F117F10990FB50E7F0D7F0C7F0B7F0A7F09A708",
      INIT_31 => X"7F277F267F257F247F237F227F217C20991FA91EB51DA91C7C1B991AA919B518",
      INIT_32 => X"8237803677357F3494335C327F3196305C2F7C2E822D7F2C7F2B7F2A7F297F28",
      INIT_33 => X"7F477F465C45B5447F437F428241A9405C3FB53E7F3D7F3C823BA93A7F39A038",
      INIT_34 => X"B5577C567F557F547F537F527F517F507F4F7F4E7F4D7F4C7F4B7F4A7F497F48",
      INIT_35 => X"7F677F667F657F647F63A9629661A060805F775EA95D965CA05B805A77597F58",
      INIT_36 => X"94775C767F757F745C737F725C717F707F6F776E7F6D7F6C7F6B5C6A7F697F68",
      INIT_37 => X"7C877786B8857F84B58380827F817F807F7FA97E827D7F7C7F7B7F7A5C799478",
      INIT_38 => X"9697999677957794B893A792A091B8905C8F778E7F8DB58C7C8B778AB889B588",
      INIT_39 => X"99A75CA677A57FA47FA37FA296A199A0779F5C9EA99D949C999B7F9A7F997F98",
      INIT_3A => X"77B75CB6A9B596B4A9B3A9B282B180B077AF5CAEA9AD96ACA9AB7FAA99A9B5A8",
      INIT_3B => X"7FC780C696C57FC494C3A7C25CC1A9C082BF7FBE7FBD94BC7FBBA9BA82B980B8",
      INIT_3C => X"82D77FD67FD57FD47FD37FD27FD17FD0A0CFA7CE7FCD7FCC96CB99CA7FC97FC8",
      INIT_3D => X"A7E75CE699E582E47FE394E2A7E15CE07FDF7FDE7FDD7FDC7FDB7FDA7FD999D8",
      INIT_3E => X"80F77FF67FF5A7F477F37FF27FF17FF07FEF7FEE7FED7FEC99EB82EA7FE994E8",
      INIT_3F => X"7C0896077F067F057F047F037F02770100FFB8FEA0FDB8FCB5FB7FFA94F996F8",
      INIT_40 => X"B5183F175C1677157F147F137712B5118210A00F7C0E770D770C800B820AA909",
      INIT_41 => X"7F28962780267C25B5247F237F227F2177207F1F7F1E7F1D5C1C941B7F1A7F19",
      INIT_42 => X"77387C37B5367F357F347F337F327F317F307F2F7F2E7F2D7F2C802B962A7F29",
      INIT_43 => X"99487F477F46A7457C447F435C42A74194407F3F943EA93DB53C7C3B773A9639",
      INIT_44 => X"80585C57A75694557F549453A9523F51B8505C4F774E7F4DA94CB54B7F4A8249",
      INIT_45 => X"7F687F677F667F65A964B5637F62826199607F5F7F5E7F5DA75C945B7F5A9659",
      INIT_46 => X"9977A976B575A9237F74A973B5727F718270996F7F6E7F6D7F6C7F6B7F6A7F69",
      INIT_47 => X"A9877F86A985A984B8837F827F818080947FA97E5C7D5C7CA97B947A99797C78",
      INIT_48 => X"77978096B59599947793809296917F90968F008E5C8D778C998B968AB889A988",
      INIT_49 => X"96A700A65CA577A499A396A299A1B5A07F9F7F9E7F9D7F9C7F9B809AA7995C98",
      INIT_4A => X"80B7A7B65CB577B480B3B5B299B17FB07FAF7FAEA9AD5CAC77AB99AA94A97CA8",
      INIT_4B => X"5CC6B5C57FC47FC382C2A9667FC180C0A7BF5CBE77BD80BCB5BB99BA7FB97FB8",
      INIT_4C => X"7FD677D5A9D400D377D2B5D1A0D0B5CFB8CEA9CD7FCC7FCB96CAA9C9A9C882C7",
      INIT_4D => X"7FE67FE5A9E496E37FE277E1A0E082DF80DE77DD7FDC96DB5CDA7CD982D87FD7",
      INIT_4E => X"A9F696F5A0F480F377F296F15CF07CEF82EE7FED7FEC96EB5CEA7CE982E87FE7",
      INIT_4F => X"000677055C049603A9029601960099FF82FE5CFD7FFC7FFB7FFA5CF95CF87FF7",
      INIT_50 => X"B5167C157F147F137F127F117F107F0F7F0E7F0D7F0C7F0B7F0A9409B5088207",
      INIT_51 => X"7F267F257F247F237F227F217F205C1F7F1E7F1D7F1C941BB51A821900187717",
      INIT_52 => X"5C367F357F345C337F327F317F307F2F7F2E7F2D7F2C7F2B7F2A7F297F287F27",
      INIT_53 => X"7C469945A044B84396427741B540993F993E823D773C823B7F3A7F397F385C37",
      INIT_54 => X"7F5677555C547C539952A051B8507F4F774E7F4D5C4C7F4B7F4A7F4977485C47",
      INIT_55 => X"8266B5657C647763B8625C617F607F5F7F5E5C5D7F5C7F5B7F5A7F5977587F57",
      INIT_56 => X"7F767F7577747F73007200718270826F006E006D776C7F6B7F6A8269A968A967",
      INIT_57 => X"A98682857F845C8394827F818080827F7F7E777D7F7CB57B807A7F79A9788277",
      INIT_58 => X"94969995A9948293809277915C90A98F968EA98DA98C828B778A7F8977887F87",
      INIT_59 => X"99A67FA5A9A4A9A37FA280A177A0A09F829E7F9D999C949BA99A5C995C98A997",
      INIT_5A => X"7FB696B599B477B35CB2A9B194B099AF7FAE7FADA7AC80AB77AA77A9A0A882A7",
      INIT_5B => X"77C67CC582C4A9C37FC2A7C180C077BF77BEA0BD82BC99BBB5BA99B95CB877B7",
      INIT_5C => X"99D677D55CD4A9D394D299D17FD096CF99CE77CD77CCB8CBA7CA7FC9A7C880C7",
      INIT_5D => X"5CE67FE596E499E377E25CE1A9E094DF99DE77DDA0DC82DB77DAA0D982D896D7",
      INIT_5E => X"94F67FF5B5F480F37FF299F182F07FEF7FEE82ED99EC99EB82EA7FE994E8A7E7",
      INIT_5F => X"960699057F047F03990296017F007FFF96FE5CFD77FCB5FB77FA77F9B5F877F7",
      INIT_60 => X"96167F157F1496135C12991182107F0F7F0E7F0D7F0C7F0BA00AA7097F087F07",
      INIT_61 => X"99267F25802496237F229421A7205C1F941EA91DB51C7F1B961A80197F189917",
      INIT_62 => X"7F369635993494337F32B5318030942F7F2EB52D802CA02BA72A7F297F289627",
      INIT_63 => X"B5467F4582443F439942A7415C40773F803E963D823C5C3B7F3AA039A7387F37",
      INIT_64 => X"7F568255A0547F537F527F517F507F4F804E964D944C7F4B7F4A7F497F48A047",
      INIT_65 => X"7F667F657F647F637C6296617F607F5F7F5E7F5D7F5C7F5B7F5AA05982587F57",
      INIT_66 => X"7F767F757F747F737F727F717F705C6F826E7F6D7F6C7F6B7F6A7F697F687F67",
      INIT_67 => X"828699857784778399828281A7807F7F807EB57DA07C5C7B777A7F797F787F77",
      INIT_68 => X"7F967F9599949693809277917F907F8FB58E3F8D5C8C778B7F8A7F897F88A787",
      INIT_69 => X"7FA67FA57FA477A37FA27FA17FA0A99FB59E779D779C829BA99A7F9982988097",
      INIT_6A => X"7FB6A7B57CB47FB3A9B2B5B17FB082AF99AE7FAD7FAC77AB7FAA7FA9B5A87CA7",
      INIT_6B => X"96C6A9C5A9C496C37FC2A9C1B5C07FBF82BE99BD7FBC7FBBA7BA7CB97FB87FB7",
      INIT_6C => X"7FD682D599D47FD37FD27FD177D07FCF7FCE3FCDB8CC5CCB77CA7FC97FC87FC7",
      INIT_6D => X"99E677E580E496E37FE277E180E096DF7FDE80DDA7DC5CDB77DA80D9B5D899D7",
      INIT_6E => X"7FF67FF57FF47FF37FF294F15CF05CEF94EE7FED80ECA7EB5CEA77E980E8B5E7",
      INIT_6F => X"7F067F05960499037F027F017F007FFF7FFE7FFD7FFC7FFB99FAB5F97FF87FF7",
      INIT_70 => X"96165C157C1482137F127F1196105C0F7C0E820D7F0C7C0BB50AA0097C087707",
      INIT_71 => X"99265C257F247F23A02282218020771F7F1E7F1D7F1C7F1B771A77197F187F17",
      INIT_72 => X"7F367F357F347F337F327F315C30B82FB52E7F2D7F2C7F2B7F2A7F297C28B527",
      INIT_73 => X"94465C455C4494437F427F417F407F3F7F3E7F3D7F3C7F3B7F3A7F397F387F37",
      INIT_74 => X"7F567F557F547F535C5294517F507F4F7F4E7F4D7F4CB54B7C4A7F497F487F47",
      INIT_75 => X"77667F6594647763776294619660A95FA95E965D7F5C5C5B7F5A7F597F585C57",
      INIT_76 => X"94765C75A97482737F727F71A970826F7F6E7F6D7F6CB86BA06A7F697F687F67",
      INIT_77 => X"99867F857F84B58380827F81A780A07FA07E967DA97C827B777A77798278A977",
      INIT_78 => X"A996949599947F937F9296919990778F5C8EA98D948C998B7F8A7F897F880087",
      INIT_79 => X"A7A682A599A477A377A299A182A0A79FA09EB89D5C9C779B969A999977985C97",
      INIT_7A => X"7FB699B5B5B499B35CB277B17FB07CAF94AEA0AD5CAC77AB5CAAA0A994A87CA7",
      INIT_7B => X"96C699C57FC47FC3A0C2A7C17FC07FBF96BE99BD7FBC7FBB7FBA3FB980B87FB7",
      INIT_7C => X"A0D682D57FD47FD382D2A0D177D0A9CF82CE7FCD7FCC94CBA0CAA7C97FC87FC7",
      INIT_7D => X"7FE67FE599E482E37FE27FE17FE07FDF7FDE7CDDA7DC94DB7FDA94D9A7D87CD7",
      INIT_7E => X"F72CF62BF52B2A5C0C795C785CF07FEFA9EE5CED7FEC7FEB7FEA7FE97FE87FE7",
      INIT_7F => X"072C062B052C042B032C022C012B002CFF2BFE2CFD2BFC2BFB2CFA2BF92BF82B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"120024104820904120824104820900000000000000001084210D52A54DA0A000",
      INITP_01 => X"0000000000000000024000000000000000000000000000000000000000000000",
      INITP_02 => X"FFFFFFFFFFFFFFFC000000000000000008000000200000000000000000000000",
      INITP_03 => X"000000007FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFF",
      INITP_04 => X"FF8000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE000000000000000000",
      INITP_05 => X"7FF00000000000001FFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC0000000",
      INITP_07 => X"FFFFE0400000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFF",
      INITP_09 => X"00000000000000000FFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFF",
      INITP_0A => X"000000000000000000000000000000000001A000000000000018000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"33F22233F2F25CF2F15CF15A5C5C795CF25CF15C2A5C0C2C0B2C0A2C092B082C",
      INIT_01 => X"0471F425040471F324040471F2F4A9F336F335F32F35F322F133F12934F11BF2",
      INIT_02 => X"2324291D231D2325232324261D272929040472F428040472F327040472F12604",
      INIT_03 => X"24262025232327291F231F2325262327261F23372329241E231E2327261E2523",
      INIT_04 => X"F50D230D2321F70D230D231FF60D1DF522282222282921213721282620232023",
      INIT_05 => X"101EF80F230F2321FA0F230F231FF90F1DF80E230E2322F70E230E2320F60E1E",
      INIT_06 => X"20FC121EFB1123112321FD112311231FFC111DFB1023102322FA1023102320F9",
      INIT_07 => X"142320FF141EFE132313232100132313231FFF131DFE1223122322FD12231223",
      INIT_08 => X"162316232002161E01152315232103152315231F02151D011423142322001423",
      INIT_09 => X"2206182318232005181E04172317232106172317231F05171D04162316232203",
      INIT_0A => X"1A2322091A231A2320081A1E07192319232109192319231F08191D0718231823",
      INIT_0B => X"1C231C23220C1C231C23200B1C1E0A1B231B23210C1B231B231F0B1B1D0A1A23",
      INIT_0C => X"38171639161538151439141338131239121138111039100F380F0E390E0D380D",
      INIT_0D => X"3B0E3A0D795CB42A79BA5C2A2A777A821C391C1B381B1A391A19381918391817",
      INIT_0E => X"4B104A0F491248114710460F45164415430E420D411440133F0E3E0D3D103C0F",
      INIT_0F => X"5B165A15591C581B57145613551A541953125211511450134F124E114D184C17",
      INIT_10 => X"5C2D7977691C681B671A6619651A641963186217611860175F165E155D1C5C1B",
      INIT_11 => X"77416D2E2E04047132326B323C6C322E77316B3232322F3200314F6A31012D2D",
      INIT_12 => X"0000FE01005A122F77596F2F2F5C2F317723315C31302E30316E2E7746772E2E",
      INIT_13 => X"0F008002FF003100000000000000000000000000000000000000000000000000",
      INIT_14 => X"7A797877767504706F0B6E0E6D6C6B6A6867666564636261241B0807060C0503",
      INIT_15 => X"FAF9F8F7F6F5F409F1F00DEFEEEDEAE1BFA89B88878605850A848382817C7B06",
      INIT_16 => X"85848584838281807C7B75747371706A613F281B09080706050404030201FCFB",
      INIT_17 => X"B7B2B1B0AFAEABAAA9A8A7A4A1A09F9E9D9C9B99989796959491908F8E8D8988",
      INIT_18 => X"05040100F4F3F1F0EAE1D8D7D6D5D4D1D0CFCECDCAC4C2C1C0BFBEBCBBBAB9B8",
      INIT_19 => X"36333231302F2E2D282421201F1E1D1C1B19181716151413100F0E0D09080504",
      INIT_1A => X"747371706A6766656463626159585756555453504F4E4D4A443F3C3B3A393837",
      INIT_1B => X"EAE1D9D8D4D3CDCAC4BFB7B6B3B2AEADA8A4A1A09B94938D8A89848385848180",
      INIT_1C => X"3231302F2E2D2824211B14130D0A090403060500FFFCFBFAF9F4F3F1F0EFEEED",
      INIT_1D => X"8483828685807F7C7473706F6E6D6C6B6A61595857565554534D4A443F373633",
      INIT_1E => X"00FFFEFCF4F3EAE1D4D3CDCAC4BFB7B6AEADA8A4A19B94938D8B8A8988878685",
      INIT_1F => X"6154534D4A4544403F37362E2D292824211B14130D0B0A030207060504030201",
      INIT_20 => X"B1B0AFAEADAAA9A8A4A19B999897969594938D8B8A838287867F7E7C7574736A",
      INIT_21 => X"07F5F4EAE1D9D8D7D6D5D4D3CDCAC9C8C7C6C5C4C1C0BFBCBBBAB9B8B7B6B3B2",
      INIT_22 => X"2E2B2A292824211B1918171615140D0C0B0A0302010706FFFEFCFBFAF9F8F7F6",
      INIT_23 => X"756A615958575655544D4A4948474645444241403F3C3B3A393837333231302F",
      INIT_24 => X"5251504F4E4A4948474645442A271B1A1918A78887867F7E7D7C7B7A79787776",
      INIT_25 => X"D7CECAC9C8C7C4A79B71706F6E6D6C6B686766656463625E5D5C5B5A59585453",
      INIT_26 => X"AAA7A49E9B6B626158574E4A4944271BEBE8E7E6E5E4E3E2E1DEDDDCDBDAD9D8",
      INIT_27 => X"302F2E2D2A27241E1BEBE2E1D8D7CECAC9C8C7C4BCBBBAB9B8B7B6B2B1B0AFAE",
      INIT_28 => X"6362615B5A59585754535251504F4E4A4948474645443C3B3A39383736333231",
      INIT_29 => X"DCDBDAD9D8CECBCAC9C8C4BCBBB6B3B2AEADAAA7A49E9B71706F6E6D6C6B6564",
      INIT_2A => X"645E5D5C5B5A4E4B4A443C36333231302F2E2D2A27241E1BEBE7E6E5E4E3E2DD",
      INIT_2B => X"2E2D2A27241F1E1B1AEBE8E7DEDDCECBCAC4BCB6AEADAAA7A49E9B6B68676665",
      INIT_2C => X"B0AFAEADAAA7A4A3A2A1A09F9E9B9A99986B686762615E5D58574E4B4A443C36",
      INIT_2D => X"181716EBE8E7E6E5E4E3E2E1DEDDDCDBDAD9D8D7CECBCAC9C8C7C4BCB6B3B2B1",
      INIT_2E => X"535251504F4E4A4948474645443C36333231302F2E2A2724232221201F1E1A19",
      INIT_2F => X"0BFDFCFBFAF9F8F78E8D8C8B71706F6E6D6C6B6766656463625D5C5B5A595854",
      INIT_30 => X"100BF7F6F4EEC5C4C3C2BF908C8B7D7C7B7A797877764544434241403F0D0C08",
      INIT_31 => X"A4A39F9E9B9A999695939291908F8E8D8C8B8A8685848382817776746E45443F",
      INIT_32 => X"DBD8D7D6D5D4D3CFCECDCCCBCAC5C4C3C2BFB6B5B4B3B2AFAEADACABA8A7A6A5",
      INIT_33 => X"050403020100FAF9F8F7F6FEFDFCFBFAF7F6F5F4F3F1F0EFEEEDE9E8E7E6E5E1",
      INIT_34 => X"4241403F373635343332312E2D2C2B2827262524231F1E1B1A191615100B0706",
      INIT_35 => X"7D7C7B7A79746E6A696867666564615B585756555453524F4E4D4C4B4A454443",
      INIT_36 => X"C4C3BFB7B6B2B1ABA8A79F9E9C9B9A999695908B878681807C7B7A7978777F7E",
      INIT_37 => X"1615100B07060100FDFCFBFAF9FFFEFAF9F4EEEAE9E5E4E1DBD8D3D2CFCEC6C5",
      INIT_38 => X"524F4E4D4C4B4A4946453F373635343332312B282726252423221F1E1C1B1918",
      INIT_39 => X"99989796908B878681807D7C7F7E7D7C7B7A79746E6A696867666564615B5853",
      INIT_3A => X"EEE5E4E1DBD8D3D2CFCECDCCCBCAC9C6C5BFB2B1ABA8A7A6A5A4A3A29E9D9C9B",
      INIT_3B => X"4F4A4946453F32312B2823221E1D1C18171611100B07060100FDFCF7F6FAF9F4",
      INIT_3C => X"908B87868584838281807D7C7B7A797877767A7975746F6E6564615C5B585352",
      INIT_3D => X"CBCAC9C6C5C4C3C2BFB7B6B5B4B3B2B1ABA8A7A6A5A4A3A29E9D9C9897969291",
      INIT_3E => X"F9F6F5F4F0EFEEEAE9E8E7E6E5E4E1E0DFDEDDDCDBD8D7D6D5D4D3D2CFCECDCC",
      INIT_3F => X"23221E1D1C181716131211100B060504030201FCFBFAF9F8F709FFFEFDFCFBFA",
      INIT_40 => X"5857565554534F4E4D4C4B4A494544434241403F3736353433322B2827262524",
      INIT_41 => X"5453D8D7897F7E7D7C7B7A7776757471706F6E6A696867666561605F5E5D5C5B",
      INIT_42 => X"5453524F474241403F3E3D383736350E0B0A0908070605D7D6D5D4D358575655",
      INIT_43 => X"8C8B8A898885767574737271706F6E6A69686766656261605F5E5D5C58575655",
      INIT_44 => X"43423D3C3B380C0B05F2EBEAE9E8E5DCD8D7D6D5D2CFC7C3C2C1C0BFBEBDBCB8",
      INIT_45 => X"A8A7A4A3A2A1A09E9D9C9B9A96959493928E8C8B85726B6A655C5857524F4744",
      INIT_46 => X"1A171615141312110E0C0B05F2EBEAE5DCD8D7D6D5D2CFC7C4C3BCBBB8ABAAA9",
      INIT_47 => X"5F5E5D5C585756555453524F4744433C3B382C2B2A29282726232221201D1C1B",
      INIT_48 => X"D2CFC7C4C3BCBBB8ACABA7A6A09A979692918E8C8B8A898885726B6A65626160",
      INIT_49 => X"29282726201A171615141312110E0B0A0908070605F2EBEAE9E8E5DCD9D8D7D6",
      INIT_4A => X"BCBBB8A7A6A09A92918E85726A69686766655C5958524F4744433C3B382C2B2A",
      INIT_4B => X"48474443423D3C3B38372726201A12110E05F2EAE9E5DCD9D8D2CFCEC8C7C4C3",
      INIT_4C => X"B8B7B6B5ACABAAA9A8A7A6A09A979695949392918E85726B6A655C5958524F4E",
      INIT_4D => X"13120E05F2ECEBE5DCD9D8D7D6D5D2CFCECDCCCBCAC9C8C7C3C2C1C0BFBEBDBC",
      INIT_4E => X"524E4D4C4B4A49484241403F3E3D3C37363534332C2B2A292827201A17161514",
      INIT_4F => X"000000000000000000000000000000726D6C656261605F5E5D5C585756555453",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"06050403020100000014B40E6800001000000000000000000000000000000000",
      INIT_52 => X"262524232221201F1E1D1C1B1A191817161514131211100F0E0D0C0B0A090807",
      INIT_53 => X"000000000000000000000000005A00FF3310007F8010302F2E2D2C2B2A292827",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"090009090009090909000909000909090907090907090909090909000912120D",
      INIT_01 => X"0909090909090909090909090909090909090900090909090909090909090909",
      INIT_02 => X"0909000909090909000909090909000909090909000909090909090909090909",
      INIT_03 => X"0909000909090909090909090909090909090909090909090900090900090909",
      INIT_04 => X"0909000909090909090909090909090900090909090909090909090909090909",
      INIT_05 => X"0909090909090909090009090009090009090909090909090909090909090909",
      INIT_06 => X"0009090909090909090909090909090909090009090909090909090909090909",
      INIT_07 => X"0909090909090909090909090909090909090009090909090909090909090909",
      INIT_08 => X"0909090909090909090909090909090909090909090909090909090009090900",
      INIT_09 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0E => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0F => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_10 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_11 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_12 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_13 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_14 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_15 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_16 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_17 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_18 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_19 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1E => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1F => X"090A090A090A090A090A090A090A090909090909090909090909090909090909",
      INIT_20 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_21 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_22 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_23 => X"090A090A090A0A0A090A090A090A090A0A0A090A090A090A090A090A090A090A",
      INIT_24 => X"090A0A0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_25 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_26 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A0A0A090A",
      INIT_27 => X"090A090A090A0A0A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_28 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_29 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_2A => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_2B => X"090A090A090A090A090A090A090A090A090A090A090A090A0A0A090A090A090A",
      INIT_2C => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_2D => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_2E => X"090A090A090A090A090A090A090A090A0A0A090A090A090A090A090A090A090A",
      INIT_2F => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_30 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_31 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_32 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_33 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_34 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_35 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_36 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_37 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_38 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_39 => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_3A => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_3B => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_3C => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_3D => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_3E => X"090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A",
      INIT_3F => X"090B090B090B090B090B090B090B090B0B0A090A090A090A090A090A090A090A",
      INIT_40 => X"090B0A0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_41 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_42 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_43 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_44 => X"090B090B090B090B090B090B090B0A0B090B090B090B090B090B090B090B090B",
      INIT_45 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_46 => X"090B090B090B0909090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_47 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_48 => X"090B090B090B090B090B090B090B090B090B0B0B090B090B090B090B090B090B",
      INIT_49 => X"090B0B0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_4A => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_4B => X"090B090B090B090B090B0909090B090B090B090B090B090B090B090B090B090B",
      INIT_4C => X"090B090B090B0B0B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_4D => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_4E => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_4F => X"0B0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_50 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_51 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B0B0B090B",
      INIT_52 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_53 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_54 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_55 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_56 => X"090B090B090B090B0B0B0B0B090B090B0B0B0B0B090B090B090B090B090B090B",
      INIT_57 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_58 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_59 => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_5A => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_5B => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_5C => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_5D => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_5E => X"090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B",
      INIT_5F => X"090C090C090C090C090C090C090C090B090B090B090B090B090B090B090B090B",
      INIT_60 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_61 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_62 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_63 => X"090C090C090C0A0C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_64 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_65 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_66 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_67 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_68 => X"090C090C090C090C090C090C090C090C090C0A0C090C090C090C090C090C090C",
      INIT_69 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_6A => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_6B => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_6C => X"090C090C090C090C090C090C090C090C090C0A0C090C090C090C090C090C090C",
      INIT_6D => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_6E => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_6F => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_70 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_71 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_72 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_73 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_74 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_75 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_76 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_77 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_78 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C0B0C",
      INIT_79 => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_7A => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_7B => X"090C090C090C090C090C090C090C090C090C090C090C090C090C0A0C090C090C",
      INIT_7C => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_7D => X"090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C",
      INIT_7E => X"0C0D0C0D0C0D0D0900090909090C090C090C090C090C090C090C090C090C090C",
      INIT_7F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D0C0D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000008000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"00F0000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000100000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0D0C080D0C0C090C0C090C09090909090C090C090D090D0D0D0D0D0D0D0D0D0D",
      INIT_01 => X"120D0C0D12120D0C0D12120D0C0C090C0D0C0D0C080D0C080C0D0C080D0C080C",
      INIT_02 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D12120D0C0D12120D0C0D12120D0C0D12",
      INIT_03 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_04 => X"0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_05 => X"0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D",
      INIT_06 => X"0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D0D0C",
      INIT_07 => X"0D0D0D0C0D0D0C0D0D0D0D0D0D0D0D0D0D0D0C0D0D0C0D0D0D0D0D0C0D0D0D0D",
      INIT_08 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_09 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0A => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0B => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0C => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0D => X"0D0D0D0D0909080D0908090D0D0909090D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0E => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_10 => X"090D09090D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_11 => X"09090D0D0D12120D0D0D0D0D090D0D0D09090D0D0D0D0D0D0B0D090D0D000D0D",
      INIT_12 => X"000057000009080D09090D0D0D090D0D09090D090D0D0D0D0D0D0D0909090D0D",
      INIT_13 => X"00000100FF181858000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0101010101010100010100010101010101010101010100010000000000000000",
      INIT_16 => X"0303020202020202020202020202020202020202020202020202010101010101",
      INIT_17 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_18 => X"0404040403030303030303030303030303030303030303030303030303030303",
      INIT_19 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_1A => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_1B => X"0606060606060606060606060606060606060606060606060606060605050505",
      INIT_1C => X"0707070707070707070707070707070707060606060606060606060606060606",
      INIT_1D => X"0808080707070707070707070707070707070707070707070707070707070707",
      INIT_1E => X"0908080808080808080808080808080808080808080808080808080808080808",
      INIT_1F => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09090909090909",
      INIT_20 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A0A0A0A0A0A",
      INIT_21 => X"000B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_22 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B",
      INIT_23 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_24 => X"161616161616161616161616161616161616150C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_25 => X"1717171717171717171616161616161616161616161616161616161616161616",
      INIT_26 => X"1A1A1A1A1A191919191919191919191917171717171717171717171717171717",
      INIT_27 => X"1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_28 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_29 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1B1B1B1B1B1B1B1B1B",
      INIT_2A => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1C1C1C1C1C1C1C1C",
      INIT_2B => X"2020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E",
      INIT_2C => X"2121212121212121212121212121212121202020202020202020202020202020",
      INIT_2D => X"2323232121212121212121212121212121212121212121212121212121212121",
      INIT_2E => X"2323232323232323232323232323232323232323232323232323232323232323",
      INIT_2F => X"0100000000000000FFFFFFFF2323232323232323232323232323232323232323",
      INIT_30 => X"0303030302020202020202020202020202020202020201010101010101010100",
      INIT_31 => X"0404040404040404040404040404040404040404040404040404040303030303",
      INIT_32 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_33 => X"0606060606060505050505040404040404040404040404040404040404040404",
      INIT_34 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_35 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_36 => X"0707070707070707070707070707070707070707070707070707070707070606",
      INIT_37 => X"0808080808080808080808080807070707070707070707070707070707070707",
      INIT_38 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_39 => X"0909090909090909090909090808080808080808080808080808080808080808",
      INIT_3A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_3B => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A090909",
      INIT_3C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_3D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C",
      INIT_40 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_41 => X"10100E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_42 => X"1717171717171717171717171717171717171717171717111111111110101010",
      INIT_43 => X"1818181818181717171717171717171717171717171717171717171717171717",
      INIT_44 => X"1A1A1A1A1A1A1A1A1A1818181818181818181818181818181818181818181818",
      INIT_45 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A",
      INIT_46 => X"1C1C1C1C1C1C1C1C1C1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_47 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_48 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C",
      INIT_49 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1D1D1D1D1D1D1D1D1D1D1D",
      INIT_4A => X"20202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_4B => X"2121212121212121212121212121212121212020202020202020202020202020",
      INIT_4C => X"2222222222222222222222222222222222222222222221212121212121212121",
      INIT_4D => X"2424242422222222222222222222222222222222222222222222222222222222",
      INIT_4E => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_4F => X"0000000000000000000000000000002424242424242424242424242424242424",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"18181818181878A00000000000000000000000D32D0000000000000000000000",
      INIT_52 => X"1818181818181818181818181818181818181818181818181818181818181818",
      INIT_53 => X"0000000000000000000000000020201100000000000018181818181818181818",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4440385C3C4844384440385C3C484438443C50443C5044385C60443A44383844",
      INIT_01 => X"1044385C381044385C381044385C381044385C3C4C443844381044385C384460",
      INIT_02 => X"14443C4C443814443C48443814443C4C443814443C4844382838283828382838",
      INIT_03 => X"38443C4C4438443814443814443844384438443844384438443C48443C4C4438",
      INIT_04 => X"10443C484460443810443810443818443C4C4438443844381444381844381444",
      INIT_05 => X"4438443844384438443C48443C48444038104438104438184438144438184438",
      INIT_06 => X"3C4C443844384438144438184438144438443C4C443844381444381444384438",
      INIT_07 => X"3810443810443818443814443818443810443C48446044381044381044381844",
      INIT_08 => X"4460446044604460446044604460446044604460446044604460444038104440",
      INIT_09 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_0A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_0B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_0C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_0D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_0E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_0F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_10 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_11 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_12 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_13 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_14 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_15 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_16 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_17 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_18 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_19 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_1A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_1B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_1C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_1D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_1E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_1F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_20 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_21 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_22 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_23 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_24 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_25 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_26 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_27 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_28 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_29 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_2A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_2B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_2C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_2D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_2E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_2F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_30 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_31 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_32 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_33 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_34 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_35 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_36 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_37 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_38 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_39 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_3A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_3B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_3C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_3D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_3E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_3F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_40 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_41 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_42 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_43 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_44 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_45 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_46 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_47 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_48 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_49 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_4A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_4B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_4C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_4D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_4E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_4F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_50 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_51 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_52 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_53 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_54 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_55 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_56 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_57 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_58 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_59 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_5A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_5B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_5C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_5D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_5E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_5F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_60 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_61 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_62 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_63 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_64 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_65 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_66 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_67 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_68 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_69 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_6A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_6B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_6C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_6D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_6E => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_6F => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_70 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_71 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_72 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_73 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_74 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_75 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_76 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_77 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_78 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_79 => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_7A => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_7B => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_7C => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_7D => X"4460446044604460446044604460446044604460446044604460446044604460",
      INIT_7E => X"3844384438443844406044604460446044604460446044604460446044604460",
      INIT_7F => X"3844384438443844384438443844384438443844384438443844384438443844",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"14443C48443810443810443C5044604438443844384438443844384438443844",
      INIT_01 => X"381044385C381044385C381044384438443814443C4844403814443C48444038",
      INIT_02 => X"382444382044382444382444382444385C381044385C381044385C381044385C",
      INIT_03 => X"2444382444382444382044382444382444382044382444381C44382444382444",
      INIT_04 => X"44381C44382444381C4438244438244438244438244438204438244438204438",
      INIT_05 => X"382444381C44382444381C44382444382444381C44382444381C443824443824",
      INIT_06 => X"2444382444381C44382444381C44382444382444381C44382444381C44382444",
      INIT_07 => X"44382444382444381C44382444381C44382444382444381C44382444381C4438",
      INIT_08 => X"381C44382444382444381C44382444381C44382444382444381C44382444381C",
      INIT_09 => X"2444381C44382444382444381C44382444381C44382444382444381C44382444",
      INIT_0A => X"44382444381C44382444382444381C44382444381C44382444382444381C4438",
      INIT_0B => X"381C44382444381C44382444382444381C44382444381C44382444382444381C",
      INIT_0C => X"1C44381C44381C44381C44381C44381C44381C44381C44381C44381C44381C44",
      INIT_0D => X"60446044604440385C3C4C4438446044381C44381C44381C44381C44381C4438",
      INIT_0E => X"6044604460446044604460446044604460446044604460446044604460446044",
      INIT_0F => X"6044604460446044604460446044604460446044604460446044604460446044",
      INIT_10 => X"1044604460446044604460446044604460446044604460446044604460446044",
      INIT_11 => X"443C4844385C3810443814443C484438443C4C443810443818443C4C443A4438",
      INIT_12 => X"0000030000404038443C4844381044384440381044604438104438443C4C4438",
      INIT_13 => X"000200007F000003000000000000000000000000000000000000000000000000",
      INIT_14 => X"0202020202020002020002000202020202020202020202020202020202000200",
      INIT_15 => X"0202020202020200020200020202020202020202020200020002020202020200",
      INIT_16 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_17 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_18 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_19 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_20 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_21 => X"0002020202020202020202020202020202020202020202020202020202020202",
      INIT_22 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_23 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_24 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_25 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_26 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_27 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_28 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_29 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2F => X"0202020202020202010101010202020202020202020202020202020202020202",
      INIT_30 => X"0202020202020202020202020202020202020202020202020202020202020200",
      INIT_31 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_32 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_33 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_34 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_35 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_36 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_37 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_38 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_39 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_40 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_41 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_42 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_43 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_44 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_45 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_46 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_47 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_48 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_49 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4F => X"0000000000000000000000000000000202020202020202020202020202020202",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"000000000000000000000000000000020000007F000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000020000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(24 downto 0) => douta(24 downto 0),
      douta_array(49 downto 0) => douta_array(49 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(33 downto 25),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta_array(8 downto 0) => douta_array(17 downto 9),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta_array(8 downto 0) => douta_array(42 downto 34),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta_array(6 downto 0) => douta_array(24 downto 18),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta_array(6 downto 0) => douta_array(49 downto 43),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 24 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 24 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     7.634299 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.634299 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_2
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(24 downto 0) => dina(24 downto 0),
      dinb(24 downto 0) => B"0000000000000000000000000",
      douta(24 downto 0) => douta(24 downto 0),
      doutb(24 downto 0) => NLW_U0_doutb_UNCONNECTED(24 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(24 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(24 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(24 downto 0) => B"0000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
