// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=45,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4045,HLS_SYN_LUT=7331,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state15;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state22;
reg   [61:0] trunc_ln22_1_reg_1861;
reg   [61:0] trunc_ln97_1_reg_1867;
wire   [31:0] mul_ln27_fu_339_p2;
reg   [31:0] mul_ln27_reg_1893;
wire    ap_CS_fsm_state12;
wire   [31:0] mul_ln31_fu_344_p2;
reg   [31:0] mul_ln31_reg_1899;
wire   [31:0] mul_ln61_fu_349_p2;
reg   [31:0] mul_ln61_reg_1905;
wire   [31:0] mul_ln65_fu_354_p2;
reg   [31:0] mul_ln65_reg_1911;
wire   [31:0] mul_ln75_fu_359_p2;
reg   [31:0] mul_ln75_reg_1917;
wire   [63:0] zext_ln27_1_fu_434_p1;
reg   [63:0] zext_ln27_1_reg_1925;
wire    ap_CS_fsm_state13;
wire   [62:0] zext_ln27_2_fu_439_p1;
reg   [62:0] zext_ln27_2_reg_1932;
wire   [63:0] zext_ln30_fu_445_p1;
reg   [63:0] zext_ln30_reg_1937;
wire   [63:0] zext_ln41_fu_455_p1;
reg   [63:0] zext_ln41_reg_1946;
wire   [62:0] zext_ln41_11_fu_462_p1;
reg   [62:0] zext_ln41_11_reg_1954;
wire   [63:0] zext_ln41_2_fu_471_p1;
reg   [63:0] zext_ln41_2_reg_1959;
wire   [63:0] zext_ln40_1_fu_478_p1;
reg   [63:0] zext_ln40_1_reg_1968;
wire   [62:0] zext_ln42_fu_483_p1;
reg   [62:0] zext_ln42_reg_1973;
wire   [62:0] grp_fu_199_p2;
reg   [62:0] mul_ln40_3_reg_1979;
wire   [63:0] zext_ln41_6_fu_501_p1;
reg   [63:0] zext_ln41_6_reg_1984;
wire   [63:0] zext_ln41_8_fu_513_p1;
reg   [63:0] zext_ln41_8_reg_1991;
wire   [62:0] grp_fu_207_p2;
reg   [62:0] mul_ln40_5_reg_1998;
wire   [62:0] grp_fu_211_p2;
reg   [62:0] mul_ln42_3_reg_2003;
wire   [63:0] zext_ln55_fu_598_p1;
reg   [63:0] zext_ln55_reg_2008;
wire   [62:0] mul_ln68_fu_227_p2;
reg   [62:0] mul_ln68_reg_2014;
wire   [25:0] add_ln84_10_fu_762_p2;
reg   [25:0] add_ln84_10_reg_2019;
reg   [38:0] lshr_ln84_1_reg_2025;
wire   [63:0] add_ln65_fu_852_p2;
reg   [63:0] add_ln65_reg_2030;
wire   [24:0] trunc_ln66_fu_858_p1;
reg   [24:0] trunc_ln66_reg_2035;
wire   [25:0] trunc_ln66_1_fu_862_p1;
reg   [25:0] trunc_ln66_1_reg_2040;
wire   [24:0] trunc_ln67_fu_866_p1;
reg   [24:0] trunc_ln67_reg_2045;
wire   [24:0] trunc_ln68_fu_870_p1;
reg   [24:0] trunc_ln68_reg_2050;
reg   [25:0] trunc_ln84_2_reg_2055;
wire   [63:0] add_ln63_fu_884_p2;
reg   [63:0] add_ln63_reg_2060;
wire   [63:0] add_ln63_2_fu_896_p2;
reg   [63:0] add_ln63_2_reg_2065;
wire   [24:0] trunc_ln63_fu_902_p1;
reg   [24:0] trunc_ln63_reg_2070;
wire   [24:0] trunc_ln63_1_fu_906_p1;
reg   [24:0] trunc_ln63_1_reg_2075;
wire   [63:0] add_ln80_fu_930_p2;
reg   [63:0] add_ln80_reg_2080;
wire   [25:0] add_ln81_fu_936_p2;
reg   [25:0] add_ln81_reg_2085;
wire   [24:0] trunc_ln82_fu_942_p1;
reg   [24:0] trunc_ln82_reg_2090;
wire   [24:0] add_ln85_1_fu_946_p2;
reg   [24:0] add_ln85_1_reg_2095;
wire   [62:0] tmp15_fu_1100_p2;
reg   [62:0] tmp15_reg_2101;
wire    ap_CS_fsm_state14;
reg   [38:0] lshr_ln84_5_reg_2106;
wire   [63:0] add_ln54_fu_1348_p2;
reg   [63:0] add_ln54_reg_2111;
wire   [63:0] add_ln54_1_fu_1354_p2;
reg   [63:0] add_ln54_1_reg_2116;
wire   [25:0] trunc_ln54_fu_1360_p1;
reg   [25:0] trunc_ln54_reg_2121;
wire   [25:0] trunc_ln54_1_fu_1364_p1;
reg   [25:0] trunc_ln54_1_reg_2126;
wire   [24:0] trunc_ln54_2_fu_1368_p1;
reg   [24:0] trunc_ln54_2_reg_2131;
reg   [25:0] trunc_ln84_6_reg_2136;
wire   [63:0] add_ln53_fu_1382_p2;
reg   [63:0] add_ln53_reg_2141;
wire   [63:0] add_ln53_2_fu_1394_p2;
reg   [63:0] add_ln53_2_reg_2146;
wire   [24:0] trunc_ln53_fu_1400_p1;
reg   [24:0] trunc_ln53_reg_2151;
wire   [24:0] trunc_ln53_1_fu_1404_p1;
reg   [24:0] trunc_ln53_1_reg_2156;
wire   [63:0] add_ln59_1_fu_1414_p2;
reg   [63:0] add_ln59_1_reg_2161;
wire   [63:0] add_ln59_3_fu_1426_p2;
reg   [63:0] add_ln59_3_reg_2166;
wire   [25:0] trunc_ln59_fu_1432_p1;
reg   [25:0] trunc_ln59_reg_2171;
wire   [25:0] trunc_ln59_1_fu_1436_p1;
reg   [25:0] trunc_ln59_1_reg_2176;
wire   [63:0] add_ln41_fu_1440_p2;
reg   [63:0] add_ln41_reg_2181;
wire   [63:0] add_ln41_2_fu_1452_p2;
reg   [63:0] add_ln41_2_reg_2186;
wire   [24:0] trunc_ln41_fu_1458_p1;
reg   [24:0] trunc_ln41_reg_2191;
wire   [24:0] trunc_ln41_1_fu_1462_p1;
reg   [24:0] trunc_ln41_1_reg_2196;
wire   [25:0] add_ln86_1_fu_1482_p2;
reg   [25:0] add_ln86_1_reg_2201;
wire   [24:0] out1_w_3_fu_1488_p2;
reg   [24:0] out1_w_3_reg_2206;
wire   [25:0] out1_w_4_fu_1505_p2;
reg   [25:0] out1_w_4_reg_2211;
wire   [24:0] out1_w_5_fu_1517_p2;
reg   [24:0] out1_w_5_reg_2216;
reg   [38:0] trunc_ln84_s_reg_2221;
wire   [25:0] out1_w_6_fu_1689_p2;
reg   [25:0] out1_w_6_reg_2226;
wire   [24:0] out1_w_7_fu_1695_p2;
reg   [24:0] out1_w_7_reg_2231;
wire   [25:0] out1_w_8_fu_1701_p2;
reg   [25:0] out1_w_8_reg_2236;
wire   [24:0] out1_w_9_fu_1707_p2;
reg   [24:0] out1_w_9_reg_2241;
wire   [25:0] out1_w_fu_1731_p2;
reg   [25:0] out1_w_reg_2251;
wire    ap_CS_fsm_state16;
wire   [24:0] out1_w_1_fu_1764_p2;
reg   [24:0] out1_w_1_reg_2256;
wire   [26:0] out1_w_2_fu_1794_p2;
reg   [26:0] out1_w_2_reg_2261;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_BREADY;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg;
wire    ap_CS_fsm_state17;
wire  signed [63:0] sext_ln22_fu_389_p1;
wire  signed [63:0] sext_ln97_fu_1713_p1;
reg   [31:0] grp_fu_199_p0;
reg   [31:0] grp_fu_199_p1;
wire   [62:0] zext_ln40_4_fu_494_p1;
wire   [62:0] zext_ln40_3_fu_986_p1;
reg   [31:0] grp_fu_203_p0;
reg   [31:0] grp_fu_203_p1;
reg   [31:0] grp_fu_207_p0;
reg   [31:0] grp_fu_207_p1;
wire   [62:0] zext_ln40_5_fu_526_p1;
wire   [62:0] zext_ln42_1_fu_1054_p1;
reg   [31:0] grp_fu_211_p0;
wire   [62:0] zext_ln41_12_fu_1049_p1;
reg   [31:0] grp_fu_211_p1;
wire   [62:0] zext_ln42_2_fu_533_p1;
wire   [31:0] mul_ln42_4_fu_215_p0;
wire   [31:0] mul_ln42_4_fu_215_p1;
wire   [31:0] mul_ln40_7_fu_219_p0;
wire   [31:0] mul_ln40_7_fu_219_p1;
wire   [31:0] mul_ln42_5_fu_223_p0;
wire   [31:0] mul_ln42_5_fu_223_p1;
wire   [31:0] mul_ln68_fu_227_p0;
wire   [62:0] zext_ln68_fu_613_p1;
wire   [31:0] mul_ln68_fu_227_p1;
wire   [31:0] mul_ln70_fu_231_p0;
wire   [62:0] zext_ln70_fu_618_p1;
wire   [31:0] mul_ln70_fu_231_p1;
wire   [31:0] mul_ln74_fu_235_p0;
wire   [31:0] mul_ln74_fu_235_p1;
wire   [31:0] mul_ln77_fu_239_p0;
wire   [31:0] mul_ln77_fu_239_p1;
reg   [31:0] grp_fu_243_p0;
reg   [31:0] grp_fu_243_p1;
wire   [63:0] zext_ln27_fu_952_p1;
reg   [31:0] grp_fu_247_p0;
wire   [63:0] zext_ln30_1_fu_961_p1;
reg   [31:0] grp_fu_247_p1;
reg   [31:0] grp_fu_251_p0;
wire   [63:0] zext_ln61_fu_603_p1;
wire   [63:0] zext_ln31_1_fu_971_p1;
reg   [31:0] grp_fu_251_p1;
wire   [63:0] zext_ln31_fu_966_p1;
reg   [31:0] grp_fu_255_p0;
reg   [31:0] grp_fu_255_p1;
reg   [31:0] grp_fu_259_p0;
wire   [63:0] zext_ln41_9_fu_545_p1;
wire   [63:0] zext_ln41_1_fu_980_p1;
reg   [31:0] grp_fu_259_p1;
reg   [31:0] grp_fu_263_p0;
wire   [63:0] zext_ln65_fu_609_p1;
wire   [63:0] zext_ln41_3_fu_996_p1;
reg   [31:0] grp_fu_263_p1;
reg   [31:0] grp_fu_267_p0;
reg   [31:0] grp_fu_267_p1;
reg   [31:0] grp_fu_271_p0;
wire   [63:0] zext_ln41_10_fu_573_p1;
wire   [63:0] zext_ln41_5_fu_1014_p1;
reg   [31:0] grp_fu_271_p1;
wire   [63:0] zext_ln41_4_fu_1002_p1;
reg   [31:0] grp_fu_275_p0;
wire   [63:0] zext_ln41_7_fu_1042_p1;
reg   [31:0] grp_fu_275_p1;
reg   [31:0] grp_fu_279_p0;
reg   [31:0] grp_fu_279_p1;
reg   [31:0] grp_fu_283_p0;
wire   [63:0] zext_ln75_fu_639_p1;
reg   [31:0] grp_fu_283_p1;
wire   [63:0] zext_ln40_2_fu_490_p1;
reg   [31:0] grp_fu_287_p0;
reg   [31:0] grp_fu_287_p1;
reg   [31:0] grp_fu_291_p0;
reg   [31:0] grp_fu_291_p1;
reg   [31:0] grp_fu_295_p0;
wire   [63:0] zext_ln80_fu_739_p1;
wire   [63:0] zext_ln52_fu_1085_p1;
reg   [31:0] grp_fu_295_p1;
reg   [31:0] grp_fu_299_p0;
reg   [31:0] grp_fu_299_p1;
reg   [31:0] grp_fu_303_p0;
reg   [31:0] grp_fu_303_p1;
wire   [63:0] zext_ln40_fu_467_p1;
wire   [31:0] mul_ln52_2_fu_307_p0;
wire   [31:0] mul_ln52_2_fu_307_p1;
wire   [31:0] mul_ln53_2_fu_311_p0;
wire   [31:0] mul_ln53_2_fu_311_p1;
wire   [31:0] mul_ln54_2_fu_315_p0;
wire   [31:0] mul_ln54_2_fu_315_p1;
wire   [31:0] mul_ln55_2_fu_319_p0;
wire   [31:0] mul_ln55_2_fu_319_p1;
wire   [31:0] mul_ln52_3_fu_323_p0;
wire   [31:0] mul_ln52_3_fu_323_p1;
wire   [31:0] mul_ln53_3_fu_327_p0;
wire   [31:0] mul_ln53_3_fu_327_p1;
wire   [31:0] mul_ln54_3_fu_331_p0;
wire   [31:0] mul_ln54_3_fu_331_p1;
wire   [31:0] mul_ln59_fu_335_p0;
wire   [31:0] mul_ln59_fu_335_p1;
wire   [6:0] mul_ln27_fu_339_p1;
wire   [5:0] mul_ln31_fu_344_p1;
wire   [6:0] mul_ln61_fu_349_p1;
wire   [5:0] mul_ln65_fu_354_p1;
wire   [6:0] mul_ln75_fu_359_p1;
wire   [38:0] mul_ln84_fu_364_p0;
wire   [5:0] mul_ln84_fu_364_p1;
wire  signed [31:0] zext_ln40_fu_467_p0;
wire  signed [31:0] zext_ln40_1_fu_478_p0;
wire  signed [31:0] zext_ln40_2_fu_490_p0;
wire  signed [31:0] zext_ln40_4_fu_494_p0;
wire   [31:0] shl_ln41_4_fu_507_p2;
wire   [62:0] grp_fu_203_p2;
wire   [31:0] shl_ln41_5_fu_539_p2;
wire   [62:0] mul_ln42_4_fu_215_p2;
wire   [62:0] mul_ln40_7_fu_219_p2;
wire   [31:0] shl_ln41_6_fu_567_p2;
wire   [62:0] mul_ln42_5_fu_223_p2;
wire   [31:0] shl_ln55_fu_592_p2;
wire   [62:0] mul_ln70_fu_231_p2;
wire   [62:0] mul_ln74_fu_235_p2;
wire   [62:0] mul_ln77_fu_239_p2;
wire   [63:0] grp_fu_283_p2;
wire   [63:0] grp_fu_287_p2;
wire   [24:0] trunc_ln74_fu_657_p1;
wire   [63:0] add_ln42_fu_651_p2;
wire   [24:0] trunc_ln75_fu_673_p1;
wire   [24:0] trunc_ln76_fu_685_p1;
wire   [24:0] trunc_ln77_fu_697_p1;
wire   [63:0] shl_ln8_fu_631_p3;
wire   [63:0] shl_ln42_5_fu_584_p3;
wire   [63:0] shl_ln40_2_fu_559_p3;
wire   [63:0] add_ln77_1_fu_715_p2;
wire   [63:0] shl_ln9_fu_643_p3;
wire   [63:0] add_ln77_2_fu_721_p2;
wire   [63:0] add_ln77_fu_709_p2;
wire   [31:0] shl_ln80_fu_733_p2;
wire   [25:0] trunc_ln1_fu_677_p3;
wire   [25:0] trunc_ln2_fu_689_p3;
wire   [25:0] trunc_ln74_1_fu_669_p1;
wire   [25:0] trunc_ln3_fu_701_p3;
wire   [25:0] add_ln84_11_fu_750_p2;
wire   [25:0] trunc_ln_fu_661_p3;
wire   [25:0] add_ln84_12_fu_756_p2;
wire   [25:0] add_ln84_9_fu_744_p2;
wire   [63:0] arr_5_fu_727_p2;
wire   [37:0] lshr_ln_fu_768_p4;
wire   [63:0] grp_fu_279_p2;
wire   [63:0] shl_ln42_4_fu_551_p3;
wire   [63:0] shl_ln7_fu_623_p3;
wire   [63:0] grp_fu_247_p2;
wire   [63:0] add_ln72_1_fu_788_p2;
wire   [63:0] grp_fu_275_p2;
wire   [63:0] add_ln72_fu_782_p2;
wire   [63:0] add_ln72_2_fu_794_p2;
wire   [24:0] trunc_ln72_1_fu_804_p1;
wire   [24:0] trunc_ln72_fu_800_p1;
wire   [63:0] arr_9_fu_808_p2;
wire   [63:0] zext_ln84_1_fu_778_p1;
wire   [63:0] add_ln84_fu_830_p2;
wire   [63:0] grp_fu_271_p2;
wire   [63:0] grp_fu_263_p2;
wire   [63:0] add_ln65_1_fu_846_p2;
wire   [63:0] grp_fu_267_p2;
wire   [63:0] grp_fu_251_p2;
wire   [63:0] shl_ln42_2_fu_518_p3;
wire   [63:0] grp_fu_255_p2;
wire   [63:0] grp_fu_243_p2;
wire   [63:0] add_ln63_1_fu_890_p2;
wire   [63:0] grp_fu_259_p2;
wire   [63:0] grp_fu_299_p2;
wire   [63:0] grp_fu_291_p2;
wire   [63:0] grp_fu_295_p2;
wire   [63:0] grp_fu_303_p2;
wire   [63:0] add_ln80_1_fu_910_p2;
wire   [63:0] add_ln80_2_fu_916_p2;
wire   [25:0] trunc_ln80_1_fu_926_p1;
wire   [25:0] trunc_ln80_fu_922_p1;
wire   [24:0] add_ln84_13_fu_824_p2;
wire   [24:0] trunc_ln5_fu_814_p4;
wire  signed [31:0] zext_ln27_fu_952_p0;
wire  signed [31:0] shl_ln30_fu_956_p0;
wire   [31:0] shl_ln30_fu_956_p2;
wire  signed [31:0] zext_ln31_fu_966_p0;
wire  signed [31:0] shl_ln41_fu_975_p0;
wire   [31:0] shl_ln41_fu_975_p2;
wire  signed [31:0] zext_ln40_3_fu_986_p0;
wire  signed [31:0] shl_ln41_1_fu_991_p0;
wire   [31:0] shl_ln41_1_fu_991_p2;
wire  signed [31:0] shl_ln41_2_fu_1009_p0;
wire   [31:0] shl_ln41_2_fu_1009_p2;
wire  signed [31:0] shl_ln41_3_fu_1037_p0;
wire   [31:0] shl_ln41_3_fu_1037_p2;
wire  signed [31:0] zext_ln42_1_fu_1054_p0;
wire  signed [31:0] shl_ln52_fu_1080_p0;
wire   [31:0] shl_ln52_fu_1080_p2;
wire  signed [31:0] shl_ln52_1_fu_1090_p0;
wire   [31:0] shl_ln52_1_fu_1090_p2;
wire   [63:0] shl_ln6_fu_1106_p3;
wire   [63:0] shl_ln40_1_fu_1066_p3;
wire   [63:0] zext_ln84_2_fu_1113_p1;
wire   [63:0] add_ln84_15_fu_1142_p2;
wire   [63:0] shl_ln42_3_fu_1073_p3;
wire   [63:0] add_ln84_16_fu_1148_p2;
wire   [63:0] add_ln84_14_fu_1137_p2;
wire   [63:0] add_ln84_1_fu_1154_p2;
wire   [37:0] lshr_ln84_2_fu_1160_p4;
wire   [63:0] arr_8_fu_1174_p2;
wire   [63:0] zext_ln84_3_fu_1170_p1;
wire   [63:0] add_ln84_2_fu_1192_p2;
wire   [38:0] lshr_ln84_3_fu_1198_p4;
wire   [24:0] trunc_ln81_fu_1212_p1;
wire   [63:0] shl_ln42_1_fu_1058_p3;
wire   [63:0] shl_ln3_fu_1030_p3;
wire   [63:0] zext_ln84_4_fu_1208_p1;
wire   [63:0] add_ln84_19_fu_1246_p2;
wire   [63:0] add_ln84_18_fu_1241_p2;
wire   [63:0] add_ln84_3_fu_1252_p2;
wire   [37:0] lshr_ln84_4_fu_1258_p4;
wire   [63:0] mul_ln55_2_fu_319_p2;
wire   [63:0] add_ln55_fu_1272_p2;
wire   [63:0] add_ln55_2_fu_1278_p2;
wire   [23:0] trunc_ln55_2_fu_1298_p1;
wire   [24:0] trunc_ln55_1_fu_1288_p1;
wire   [24:0] trunc_ln55_fu_1284_p1;
wire   [63:0] shl_ln2_fu_1022_p3;
wire   [63:0] zext_ln84_5_fu_1268_p1;
wire   [63:0] add_ln84_20_fu_1326_p2;
wire   [63:0] add_ln55_1_fu_1292_p2;
wire   [63:0] add_ln84_4_fu_1332_p2;
wire   [63:0] mul_ln54_3_fu_331_p2;
wire   [63:0] mul_ln54_2_fu_315_p2;
wire   [63:0] mul_ln53_2_fu_311_p2;
wire   [63:0] add_ln53_1_fu_1388_p2;
wire   [63:0] mul_ln53_3_fu_327_p2;
wire   [63:0] mul_ln52_2_fu_307_p2;
wire   [63:0] add_ln59_fu_1408_p2;
wire   [63:0] mul_ln52_3_fu_323_p2;
wire   [63:0] add_ln59_2_fu_1420_p2;
wire   [63:0] mul_ln59_fu_335_p2;
wire   [63:0] add_ln41_1_fu_1446_p2;
wire   [25:0] trunc_ln6_fu_1116_p3;
wire   [25:0] trunc_ln8_fu_1130_p3;
wire   [25:0] add_ln86_3_fu_1471_p2;
wire   [25:0] trunc_ln7_fu_1123_p3;
wire   [25:0] add_ln86_4_fu_1476_p2;
wire   [25:0] add_ln86_2_fu_1466_p2;
wire   [24:0] add_ln84_17_fu_1188_p2;
wire   [24:0] trunc_ln84_3_fu_1178_p4;
wire   [25:0] trunc_ln4_fu_1216_p3;
wire   [25:0] trunc_ln9_fu_1224_p3;
wire   [25:0] trunc_ln84_4_fu_1231_p4;
wire   [25:0] add_ln88_1_fu_1499_p2;
wire   [25:0] add_ln88_fu_1494_p2;
wire   [24:0] trunc_ln10_fu_1302_p3;
wire   [24:0] trunc_ln84_5_fu_1316_p4;
wire   [24:0] add_ln89_fu_1511_p2;
wire   [24:0] add_ln55_3_fu_1310_p2;
wire   [63:0] tmp_fu_1523_p3;
wire   [63:0] zext_ln84_6_fu_1530_p1;
wire   [63:0] add_ln84_21_fu_1548_p2;
wire   [63:0] add_ln54_2_fu_1533_p2;
wire   [63:0] add_ln84_5_fu_1554_p2;
wire   [37:0] lshr_ln84_6_fu_1560_p4;
wire   [63:0] arr_6_fu_1574_p2;
wire   [63:0] zext_ln84_7_fu_1570_p1;
wire   [63:0] add_ln84_6_fu_1592_p2;
wire   [38:0] lshr_ln84_7_fu_1598_p4;
wire   [63:0] arr_7_fu_1612_p2;
wire   [63:0] zext_ln84_8_fu_1608_p1;
wire   [63:0] add_ln84_7_fu_1630_p2;
wire   [37:0] lshr_ln84_8_fu_1636_p4;
wire   [63:0] arr_fu_1650_p2;
wire   [63:0] zext_ln84_9_fu_1646_p1;
wire   [63:0] add_ln84_8_fu_1668_p2;
wire   [25:0] trunc_ln11_fu_1537_p3;
wire   [25:0] add_ln90_fu_1684_p2;
wire   [25:0] add_ln54_3_fu_1544_p2;
wire   [24:0] add_ln84_22_fu_1588_p2;
wire   [24:0] trunc_ln84_7_fu_1578_p4;
wire   [25:0] add_ln84_23_fu_1626_p2;
wire   [25:0] trunc_ln84_8_fu_1616_p4;
wire   [24:0] add_ln84_24_fu_1664_p2;
wire   [24:0] trunc_ln84_9_fu_1654_p4;
wire   [43:0] mul_ln84_fu_364_p2;
wire   [25:0] trunc_ln84_fu_1727_p1;
wire   [43:0] zext_ln85_fu_1737_p1;
wire   [43:0] add_ln85_fu_1740_p2;
wire   [17:0] tmp_s_fu_1746_p4;
wire   [24:0] zext_ln85_2_fu_1760_p1;
wire   [25:0] zext_ln85_1_fu_1756_p1;
wire   [25:0] zext_ln86_fu_1770_p1;
wire   [25:0] add_ln86_fu_1773_p2;
wire   [0:0] tmp_1_fu_1779_p3;
wire   [26:0] zext_ln86_2_fu_1791_p1;
wire   [26:0] zext_ln86_1_fu_1787_p1;
reg   [21:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire   [62:0] mul_ln40_7_fu_219_p00;
wire   [62:0] mul_ln40_7_fu_219_p10;
wire   [62:0] mul_ln42_5_fu_223_p10;
wire   [63:0] mul_ln52_2_fu_307_p00;
wire   [63:0] mul_ln52_3_fu_323_p00;
wire   [63:0] mul_ln53_2_fu_311_p00;
wire   [62:0] mul_ln74_fu_235_p10;
wire   [43:0] mul_ln84_fu_364_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1861),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln97(trunc_ln97_1_reg_1867),
    .zext_ln85(out1_w_reg_2251),
    .zext_ln86(out1_w_1_reg_2256),
    .out1_w_2(out1_w_2_reg_2261),
    .zext_ln88(out1_w_3_reg_2206),
    .zext_ln89(out1_w_4_reg_2211),
    .zext_ln90(out1_w_5_reg_2216),
    .zext_ln91(out1_w_6_reg_2226),
    .zext_ln92(out1_w_7_reg_2231),
    .zext_ln93(out1_w_8_reg_2236),
    .zext_ln13(out1_w_9_reg_2241)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U27(
    .din0(grp_fu_199_p0),
    .din1(grp_fu_199_p1),
    .dout(grp_fu_199_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U28(
    .din0(grp_fu_203_p0),
    .din1(grp_fu_203_p1),
    .dout(grp_fu_203_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U29(
    .din0(grp_fu_207_p0),
    .din1(grp_fu_207_p1),
    .dout(grp_fu_207_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U30(
    .din0(grp_fu_211_p0),
    .din1(grp_fu_211_p1),
    .dout(grp_fu_211_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U31(
    .din0(mul_ln42_4_fu_215_p0),
    .din1(mul_ln42_4_fu_215_p1),
    .dout(mul_ln42_4_fu_215_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U32(
    .din0(mul_ln40_7_fu_219_p0),
    .din1(mul_ln40_7_fu_219_p1),
    .dout(mul_ln40_7_fu_219_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U33(
    .din0(mul_ln42_5_fu_223_p0),
    .din1(mul_ln42_5_fu_223_p1),
    .dout(mul_ln42_5_fu_223_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U34(
    .din0(mul_ln68_fu_227_p0),
    .din1(mul_ln68_fu_227_p1),
    .dout(mul_ln68_fu_227_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U35(
    .din0(mul_ln70_fu_231_p0),
    .din1(mul_ln70_fu_231_p1),
    .dout(mul_ln70_fu_231_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U36(
    .din0(mul_ln74_fu_235_p0),
    .din1(mul_ln74_fu_235_p1),
    .dout(mul_ln74_fu_235_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U37(
    .din0(mul_ln77_fu_239_p0),
    .din1(mul_ln77_fu_239_p1),
    .dout(mul_ln77_fu_239_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(grp_fu_243_p0),
    .din1(grp_fu_243_p1),
    .dout(grp_fu_243_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(grp_fu_247_p0),
    .din1(grp_fu_247_p1),
    .dout(grp_fu_247_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(grp_fu_251_p0),
    .din1(grp_fu_251_p1),
    .dout(grp_fu_251_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(grp_fu_255_p0),
    .din1(grp_fu_255_p1),
    .dout(grp_fu_255_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(grp_fu_259_p0),
    .din1(grp_fu_259_p1),
    .dout(grp_fu_259_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(grp_fu_263_p0),
    .din1(grp_fu_263_p1),
    .dout(grp_fu_263_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(grp_fu_267_p0),
    .din1(grp_fu_267_p1),
    .dout(grp_fu_267_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(grp_fu_271_p0),
    .din1(grp_fu_271_p1),
    .dout(grp_fu_271_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(grp_fu_275_p0),
    .din1(grp_fu_275_p1),
    .dout(grp_fu_275_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(grp_fu_279_p0),
    .din1(grp_fu_279_p1),
    .dout(grp_fu_279_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(grp_fu_283_p0),
    .din1(grp_fu_283_p1),
    .dout(grp_fu_283_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U49(
    .din0(grp_fu_287_p0),
    .din1(grp_fu_287_p1),
    .dout(grp_fu_287_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U50(
    .din0(grp_fu_291_p0),
    .din1(grp_fu_291_p1),
    .dout(grp_fu_291_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U51(
    .din0(grp_fu_295_p0),
    .din1(grp_fu_295_p1),
    .dout(grp_fu_295_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U52(
    .din0(grp_fu_299_p0),
    .din1(grp_fu_299_p1),
    .dout(grp_fu_299_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(grp_fu_303_p0),
    .din1(grp_fu_303_p1),
    .dout(grp_fu_303_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U54(
    .din0(mul_ln52_2_fu_307_p0),
    .din1(mul_ln52_2_fu_307_p1),
    .dout(mul_ln52_2_fu_307_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U55(
    .din0(mul_ln53_2_fu_311_p0),
    .din1(mul_ln53_2_fu_311_p1),
    .dout(mul_ln53_2_fu_311_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U56(
    .din0(mul_ln54_2_fu_315_p0),
    .din1(mul_ln54_2_fu_315_p1),
    .dout(mul_ln54_2_fu_315_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul_ln55_2_fu_319_p0),
    .din1(mul_ln55_2_fu_319_p1),
    .dout(mul_ln55_2_fu_319_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U58(
    .din0(mul_ln52_3_fu_323_p0),
    .din1(mul_ln52_3_fu_323_p1),
    .dout(mul_ln52_3_fu_323_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U59(
    .din0(mul_ln53_3_fu_327_p0),
    .din1(mul_ln53_3_fu_327_p1),
    .dout(mul_ln53_3_fu_327_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U60(
    .din0(mul_ln54_3_fu_331_p0),
    .din1(mul_ln54_3_fu_331_p1),
    .dout(mul_ln54_3_fu_331_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(mul_ln59_fu_335_p0),
    .din1(mul_ln59_fu_335_p1),
    .dout(mul_ln59_fu_335_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U62(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out),
    .din1(mul_ln27_fu_339_p1),
    .dout(mul_ln27_fu_339_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U63(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out),
    .din1(mul_ln31_fu_344_p1),
    .dout(mul_ln31_fu_344_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U64(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out),
    .din1(mul_ln61_fu_349_p1),
    .dout(mul_ln61_fu_349_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U65(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out),
    .din1(mul_ln65_fu_354_p1),
    .dout(mul_ln65_fu_354_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U66(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out),
    .din1(mul_ln75_fu_359_p1),
    .dout(mul_ln75_fu_359_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U67(
    .din0(mul_ln84_fu_364_p0),
    .din1(mul_ln84_fu_364_p1),
    .dout(mul_ln84_fu_364_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln41_2_reg_2186 <= add_ln41_2_fu_1452_p2;
        add_ln41_reg_2181 <= add_ln41_fu_1440_p2;
        add_ln53_2_reg_2146 <= add_ln53_2_fu_1394_p2;
        add_ln53_reg_2141 <= add_ln53_fu_1382_p2;
        add_ln54_1_reg_2116 <= add_ln54_1_fu_1354_p2;
        add_ln54_reg_2111 <= add_ln54_fu_1348_p2;
        add_ln59_1_reg_2161 <= add_ln59_1_fu_1414_p2;
        add_ln59_3_reg_2166 <= add_ln59_3_fu_1426_p2;
        add_ln86_1_reg_2201 <= add_ln86_1_fu_1482_p2;
        lshr_ln84_5_reg_2106 <= {{add_ln84_4_fu_1332_p2[63:25]}};
        out1_w_3_reg_2206 <= out1_w_3_fu_1488_p2;
        out1_w_4_reg_2211 <= out1_w_4_fu_1505_p2;
        out1_w_5_reg_2216 <= out1_w_5_fu_1517_p2;
        tmp15_reg_2101 <= tmp15_fu_1100_p2;
        trunc_ln41_1_reg_2196 <= trunc_ln41_1_fu_1462_p1;
        trunc_ln41_reg_2191 <= trunc_ln41_fu_1458_p1;
        trunc_ln53_1_reg_2156 <= trunc_ln53_1_fu_1404_p1;
        trunc_ln53_reg_2151 <= trunc_ln53_fu_1400_p1;
        trunc_ln54_1_reg_2126 <= trunc_ln54_1_fu_1364_p1;
        trunc_ln54_2_reg_2131 <= trunc_ln54_2_fu_1368_p1;
        trunc_ln54_reg_2121 <= trunc_ln54_fu_1360_p1;
        trunc_ln59_1_reg_2176 <= trunc_ln59_1_fu_1436_p1;
        trunc_ln59_reg_2171 <= trunc_ln59_fu_1432_p1;
        trunc_ln84_6_reg_2136 <= {{add_ln84_4_fu_1332_p2[50:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln63_2_reg_2065 <= add_ln63_2_fu_896_p2;
        add_ln63_reg_2060 <= add_ln63_fu_884_p2;
        add_ln65_reg_2030 <= add_ln65_fu_852_p2;
        add_ln80_reg_2080 <= add_ln80_fu_930_p2;
        add_ln81_reg_2085 <= add_ln81_fu_936_p2;
        add_ln84_10_reg_2019 <= add_ln84_10_fu_762_p2;
        add_ln85_1_reg_2095 <= add_ln85_1_fu_946_p2;
        lshr_ln84_1_reg_2025 <= {{add_ln84_fu_830_p2[63:25]}};
        mul_ln40_3_reg_1979 <= grp_fu_199_p2;
        mul_ln40_5_reg_1998 <= grp_fu_207_p2;
        mul_ln42_3_reg_2003 <= grp_fu_211_p2;
        mul_ln68_reg_2014 <= mul_ln68_fu_227_p2;
        trunc_ln63_1_reg_2075 <= trunc_ln63_1_fu_906_p1;
        trunc_ln63_reg_2070 <= trunc_ln63_fu_902_p1;
        trunc_ln66_1_reg_2040 <= trunc_ln66_1_fu_862_p1;
        trunc_ln66_reg_2035 <= trunc_ln66_fu_858_p1;
        trunc_ln67_reg_2045 <= trunc_ln67_fu_866_p1;
        trunc_ln68_reg_2050 <= trunc_ln68_fu_870_p1;
        trunc_ln82_reg_2090 <= trunc_ln82_fu_942_p1;
        trunc_ln84_2_reg_2055 <= {{add_ln84_fu_830_p2[50:25]}};
        zext_ln27_1_reg_1925[31 : 0] <= zext_ln27_1_fu_434_p1[31 : 0];
        zext_ln27_2_reg_1932[31 : 0] <= zext_ln27_2_fu_439_p1[31 : 0];
        zext_ln30_reg_1937[31 : 0] <= zext_ln30_fu_445_p1[31 : 0];
        zext_ln40_1_reg_1968[31 : 0] <= zext_ln40_1_fu_478_p1[31 : 0];
        zext_ln41_11_reg_1954[31 : 0] <= zext_ln41_11_fu_462_p1[31 : 0];
        zext_ln41_2_reg_1959[31 : 0] <= zext_ln41_2_fu_471_p1[31 : 0];
        zext_ln41_6_reg_1984[31 : 0] <= zext_ln41_6_fu_501_p1[31 : 0];
        zext_ln41_8_reg_1991[31 : 1] <= zext_ln41_8_fu_513_p1[31 : 1];
        zext_ln41_reg_1946[31 : 0] <= zext_ln41_fu_455_p1[31 : 0];
        zext_ln42_reg_1973[31 : 0] <= zext_ln42_fu_483_p1[31 : 0];
        zext_ln55_reg_2008[31 : 1] <= zext_ln55_fu_598_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul_ln27_reg_1893 <= mul_ln27_fu_339_p2;
        mul_ln31_reg_1899 <= mul_ln31_fu_344_p2;
        mul_ln61_reg_1905 <= mul_ln61_fu_349_p2;
        mul_ln65_reg_1911 <= mul_ln65_fu_354_p2;
        mul_ln75_reg_1917 <= mul_ln75_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out1_w_1_reg_2256 <= out1_w_1_fu_1764_p2;
        out1_w_2_reg_2261 <= out1_w_2_fu_1794_p2;
        out1_w_reg_2251 <= out1_w_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out1_w_6_reg_2226 <= out1_w_6_fu_1689_p2;
        out1_w_7_reg_2231 <= out1_w_7_fu_1695_p2;
        out1_w_8_reg_2236 <= out1_w_8_fu_1701_p2;
        out1_w_9_reg_2241 <= out1_w_9_fu_1707_p2;
        trunc_ln84_s_reg_2221 <= {{add_ln84_8_fu_1668_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln22_1_reg_1861 <= {{arg1[63:2]}};
        trunc_ln97_1_reg_1867 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_199_p0 = zext_ln27_2_reg_1932;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_199_p0 = zext_ln27_2_fu_439_p1;
    end else begin
        grp_fu_199_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_199_p1 = zext_ln40_3_fu_986_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_199_p1 = zext_ln40_4_fu_494_p1;
    end else begin
        grp_fu_199_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_203_p0 = zext_ln42_reg_1973;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_203_p0 = zext_ln42_fu_483_p1;
    end else begin
        grp_fu_203_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_203_p1 = zext_ln40_3_fu_986_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_203_p1 = zext_ln40_4_fu_494_p1;
    end else begin
        grp_fu_203_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_207_p0 = zext_ln42_reg_1973;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_207_p0 = zext_ln27_2_fu_439_p1;
    end else begin
        grp_fu_207_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_207_p1 = zext_ln42_1_fu_1054_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_207_p1 = zext_ln40_5_fu_526_p1;
    end else begin
        grp_fu_207_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_211_p0 = zext_ln41_12_fu_1049_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_211_p0 = zext_ln42_fu_483_p1;
    end else begin
        grp_fu_211_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_211_p1 = zext_ln41_11_reg_1954;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_211_p1 = zext_ln42_2_fu_533_p1;
    end else begin
        grp_fu_211_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_243_p0 = zext_ln27_1_reg_1925;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_243_p0 = zext_ln27_1_fu_434_p1;
    end else begin
        grp_fu_243_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_243_p1 = zext_ln27_fu_952_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_243_p1 = zext_ln41_6_fu_501_p1;
    end else begin
        grp_fu_243_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_247_p0 = zext_ln30_1_fu_961_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_247_p0 = zext_ln27_1_fu_434_p1;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_247_p1 = zext_ln30_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_247_p1 = zext_ln41_2_fu_471_p1;
    end else begin
        grp_fu_247_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_251_p0 = zext_ln31_1_fu_971_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_251_p0 = zext_ln61_fu_603_p1;
    end else begin
        grp_fu_251_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_251_p1 = zext_ln31_fu_966_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_251_p1 = zext_ln40_1_fu_478_p1;
    end else begin
        grp_fu_251_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_255_p0 = zext_ln27_1_reg_1925;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_255_p0 = zext_ln55_fu_598_p1;
    end else begin
        grp_fu_255_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_255_p1 = zext_ln31_fu_966_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_255_p1 = zext_ln30_fu_445_p1;
    end else begin
        grp_fu_255_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_259_p0 = zext_ln41_1_fu_980_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_259_p0 = zext_ln41_9_fu_545_p1;
    end else begin
        grp_fu_259_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_259_p1 = zext_ln41_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_259_p1 = zext_ln41_fu_455_p1;
    end else begin
        grp_fu_259_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_263_p0 = zext_ln41_3_fu_996_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_263_p0 = zext_ln65_fu_609_p1;
    end else begin
        grp_fu_263_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_263_p1 = zext_ln41_2_reg_1959;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_263_p1 = zext_ln40_1_fu_478_p1;
    end else begin
        grp_fu_263_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_267_p0 = zext_ln27_1_reg_1925;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_267_p0 = zext_ln41_9_fu_545_p1;
    end else begin
        grp_fu_267_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_267_p1 = zext_ln40_1_reg_1968;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_267_p1 = zext_ln30_fu_445_p1;
    end else begin
        grp_fu_267_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_271_p0 = zext_ln41_5_fu_1014_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_271_p0 = zext_ln41_10_fu_573_p1;
    end else begin
        grp_fu_271_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_271_p1 = zext_ln41_4_fu_1002_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_271_p1 = zext_ln41_fu_455_p1;
    end else begin
        grp_fu_271_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_275_p0 = zext_ln41_7_fu_1042_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_275_p0 = zext_ln41_10_fu_573_p1;
    end else begin
        grp_fu_275_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_275_p1 = zext_ln41_6_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_275_p1 = zext_ln30_fu_445_p1;
    end else begin
        grp_fu_275_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_279_p0 = zext_ln41_1_fu_980_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_279_p0 = zext_ln61_fu_603_p1;
    end else begin
        grp_fu_279_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_279_p1 = zext_ln30_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_279_p1 = zext_ln41_6_fu_501_p1;
    end else begin
        grp_fu_279_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_283_p0 = zext_ln41_3_fu_996_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_283_p0 = zext_ln75_fu_639_p1;
    end else begin
        grp_fu_283_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_283_p1 = zext_ln30_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_283_p1 = zext_ln40_2_fu_490_p1;
    end else begin
        grp_fu_283_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_287_p0 = zext_ln41_5_fu_1014_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_287_p0 = zext_ln30_fu_445_p1;
    end else begin
        grp_fu_287_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_287_p1 = zext_ln30_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_287_p1 = zext_ln30_fu_445_p1;
    end else begin
        grp_fu_287_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_291_p0 = zext_ln41_7_fu_1042_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_291_p0 = zext_ln41_8_fu_513_p1;
    end else begin
        grp_fu_291_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_291_p1 = zext_ln30_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_291_p1 = zext_ln30_fu_445_p1;
    end else begin
        grp_fu_291_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_295_p0 = zext_ln52_fu_1085_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_295_p0 = zext_ln80_fu_739_p1;
    end else begin
        grp_fu_295_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_295_p1 = zext_ln41_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_295_p1 = zext_ln41_fu_455_p1;
    end else begin
        grp_fu_295_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_299_p0 = zext_ln41_5_fu_1014_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_299_p0 = zext_ln41_2_fu_471_p1;
    end else begin
        grp_fu_299_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_299_p1 = zext_ln41_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_299_p1 = zext_ln41_2_fu_471_p1;
    end else begin
        grp_fu_299_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_303_p0 = zext_ln41_8_reg_1991;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_303_p0 = zext_ln61_fu_603_p1;
    end else begin
        grp_fu_303_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_303_p1 = zext_ln41_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_303_p1 = zext_ln40_fu_467_p1;
    end else begin
        grp_fu_303_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_389_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mem_AWADDR = sext_ln97_fu_1713_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_1_fu_1446_p2 = (grp_fu_271_p2 + grp_fu_247_p2);

assign add_ln41_2_fu_1452_p2 = (add_ln41_1_fu_1446_p2 + grp_fu_275_p2);

assign add_ln41_fu_1440_p2 = (grp_fu_263_p2 + grp_fu_259_p2);

assign add_ln42_fu_651_p2 = (grp_fu_283_p2 + grp_fu_287_p2);

assign add_ln53_1_fu_1388_p2 = (mul_ln53_2_fu_311_p2 + grp_fu_255_p2);

assign add_ln53_2_fu_1394_p2 = (add_ln53_1_fu_1388_p2 + mul_ln53_3_fu_327_p2);

assign add_ln53_fu_1382_p2 = (grp_fu_299_p2 + grp_fu_283_p2);

assign add_ln54_1_fu_1354_p2 = (mul_ln54_2_fu_315_p2 + grp_fu_251_p2);

assign add_ln54_2_fu_1533_p2 = (add_ln54_1_reg_2116 + add_ln54_reg_2111);

assign add_ln54_3_fu_1544_p2 = (trunc_ln54_1_reg_2126 + trunc_ln54_reg_2121);

assign add_ln54_fu_1348_p2 = (mul_ln54_3_fu_331_p2 + grp_fu_287_p2);

assign add_ln55_1_fu_1292_p2 = (add_ln55_2_fu_1278_p2 + add_ln55_fu_1272_p2);

assign add_ln55_2_fu_1278_p2 = (grp_fu_303_p2 + grp_fu_267_p2);

assign add_ln55_3_fu_1310_p2 = (trunc_ln55_1_fu_1288_p1 + trunc_ln55_fu_1284_p1);

assign add_ln55_fu_1272_p2 = (mul_ln55_2_fu_319_p2 + grp_fu_291_p2);

assign add_ln59_1_fu_1414_p2 = (add_ln59_fu_1408_p2 + grp_fu_295_p2);

assign add_ln59_2_fu_1420_p2 = (mul_ln52_3_fu_323_p2 + grp_fu_243_p2);

assign add_ln59_3_fu_1426_p2 = (add_ln59_2_fu_1420_p2 + mul_ln59_fu_335_p2);

assign add_ln59_fu_1408_p2 = (grp_fu_279_p2 + mul_ln52_2_fu_307_p2);

assign add_ln63_1_fu_890_p2 = (grp_fu_255_p2 + grp_fu_243_p2);

assign add_ln63_2_fu_896_p2 = (add_ln63_1_fu_890_p2 + grp_fu_259_p2);

assign add_ln63_fu_884_p2 = (grp_fu_251_p2 + shl_ln42_2_fu_518_p3);

assign add_ln65_1_fu_846_p2 = (grp_fu_271_p2 + grp_fu_263_p2);

assign add_ln65_fu_852_p2 = (add_ln65_1_fu_846_p2 + grp_fu_267_p2);

assign add_ln72_1_fu_788_p2 = (shl_ln7_fu_623_p3 + grp_fu_247_p2);

assign add_ln72_2_fu_794_p2 = (add_ln72_1_fu_788_p2 + grp_fu_275_p2);

assign add_ln72_fu_782_p2 = (grp_fu_279_p2 + shl_ln42_4_fu_551_p3);

assign add_ln77_1_fu_715_p2 = (shl_ln42_5_fu_584_p3 + shl_ln40_2_fu_559_p3);

assign add_ln77_2_fu_721_p2 = (add_ln77_1_fu_715_p2 + shl_ln9_fu_643_p3);

assign add_ln77_fu_709_p2 = (add_ln42_fu_651_p2 + shl_ln8_fu_631_p3);

assign add_ln80_1_fu_910_p2 = (grp_fu_299_p2 + grp_fu_291_p2);

assign add_ln80_2_fu_916_p2 = (grp_fu_295_p2 + grp_fu_303_p2);

assign add_ln80_fu_930_p2 = (add_ln80_2_fu_916_p2 + add_ln80_1_fu_910_p2);

assign add_ln81_fu_936_p2 = (trunc_ln80_1_fu_926_p1 + trunc_ln80_fu_922_p1);

assign add_ln84_10_fu_762_p2 = (add_ln84_12_fu_756_p2 + add_ln84_9_fu_744_p2);

assign add_ln84_11_fu_750_p2 = (trunc_ln74_1_fu_669_p1 + trunc_ln3_fu_701_p3);

assign add_ln84_12_fu_756_p2 = (add_ln84_11_fu_750_p2 + trunc_ln_fu_661_p3);

assign add_ln84_13_fu_824_p2 = (trunc_ln72_1_fu_804_p1 + trunc_ln72_fu_800_p1);

assign add_ln84_14_fu_1137_p2 = (add_ln65_reg_2030 + shl_ln6_fu_1106_p3);

assign add_ln84_15_fu_1142_p2 = (shl_ln40_1_fu_1066_p3 + zext_ln84_2_fu_1113_p1);

assign add_ln84_16_fu_1148_p2 = (add_ln84_15_fu_1142_p2 + shl_ln42_3_fu_1073_p3);

assign add_ln84_17_fu_1188_p2 = (trunc_ln63_1_reg_2075 + trunc_ln63_reg_2070);

assign add_ln84_18_fu_1241_p2 = (add_ln80_reg_2080 + shl_ln42_1_fu_1058_p3);

assign add_ln84_19_fu_1246_p2 = (shl_ln3_fu_1030_p3 + zext_ln84_4_fu_1208_p1);

assign add_ln84_1_fu_1154_p2 = (add_ln84_16_fu_1148_p2 + add_ln84_14_fu_1137_p2);

assign add_ln84_20_fu_1326_p2 = (shl_ln2_fu_1022_p3 + zext_ln84_5_fu_1268_p1);

assign add_ln84_21_fu_1548_p2 = (tmp_fu_1523_p3 + zext_ln84_6_fu_1530_p1);

assign add_ln84_22_fu_1588_p2 = (trunc_ln53_1_reg_2156 + trunc_ln53_reg_2151);

assign add_ln84_23_fu_1626_p2 = (trunc_ln59_1_reg_2176 + trunc_ln59_reg_2171);

assign add_ln84_24_fu_1664_p2 = (trunc_ln41_1_reg_2196 + trunc_ln41_reg_2191);

assign add_ln84_2_fu_1192_p2 = (arr_8_fu_1174_p2 + zext_ln84_3_fu_1170_p1);

assign add_ln84_3_fu_1252_p2 = (add_ln84_19_fu_1246_p2 + add_ln84_18_fu_1241_p2);

assign add_ln84_4_fu_1332_p2 = (add_ln84_20_fu_1326_p2 + add_ln55_1_fu_1292_p2);

assign add_ln84_5_fu_1554_p2 = (add_ln84_21_fu_1548_p2 + add_ln54_2_fu_1533_p2);

assign add_ln84_6_fu_1592_p2 = (arr_6_fu_1574_p2 + zext_ln84_7_fu_1570_p1);

assign add_ln84_7_fu_1630_p2 = (arr_7_fu_1612_p2 + zext_ln84_8_fu_1608_p1);

assign add_ln84_8_fu_1668_p2 = (arr_fu_1650_p2 + zext_ln84_9_fu_1646_p1);

assign add_ln84_9_fu_744_p2 = (trunc_ln1_fu_677_p3 + trunc_ln2_fu_689_p3);

assign add_ln84_fu_830_p2 = (arr_9_fu_808_p2 + zext_ln84_1_fu_778_p1);

assign add_ln85_1_fu_946_p2 = (add_ln84_13_fu_824_p2 + trunc_ln5_fu_814_p4);

assign add_ln85_fu_1740_p2 = (mul_ln84_fu_364_p2 + zext_ln85_fu_1737_p1);

assign add_ln86_1_fu_1482_p2 = (add_ln86_4_fu_1476_p2 + add_ln86_2_fu_1466_p2);

assign add_ln86_2_fu_1466_p2 = (trunc_ln66_1_reg_2040 + trunc_ln6_fu_1116_p3);

assign add_ln86_3_fu_1471_p2 = (trunc_ln8_fu_1130_p3 + trunc_ln84_2_reg_2055);

assign add_ln86_4_fu_1476_p2 = (add_ln86_3_fu_1471_p2 + trunc_ln7_fu_1123_p3);

assign add_ln86_fu_1773_p2 = (zext_ln85_1_fu_1756_p1 + zext_ln86_fu_1770_p1);

assign add_ln88_1_fu_1499_p2 = (trunc_ln9_fu_1224_p3 + trunc_ln84_4_fu_1231_p4);

assign add_ln88_fu_1494_p2 = (add_ln81_reg_2085 + trunc_ln4_fu_1216_p3);

assign add_ln89_fu_1511_p2 = (trunc_ln10_fu_1302_p3 + trunc_ln84_5_fu_1316_p4);

assign add_ln90_fu_1684_p2 = (trunc_ln11_fu_1537_p3 + trunc_ln84_6_reg_2136);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_5_fu_727_p2 = (add_ln77_2_fu_721_p2 + add_ln77_fu_709_p2);

assign arr_6_fu_1574_p2 = (add_ln53_2_reg_2146 + add_ln53_reg_2141);

assign arr_7_fu_1612_p2 = (add_ln59_3_reg_2166 + add_ln59_1_reg_2161);

assign arr_8_fu_1174_p2 = (add_ln63_2_reg_2065 + add_ln63_reg_2060);

assign arr_9_fu_808_p2 = (add_ln72_2_fu_794_p2 + add_ln72_fu_782_p2);

assign arr_fu_1650_p2 = (add_ln41_2_reg_2186 + add_ln41_reg_2181);

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_182_ap_start_reg;

assign lshr_ln84_2_fu_1160_p4 = {{add_ln84_1_fu_1154_p2[63:26]}};

assign lshr_ln84_3_fu_1198_p4 = {{add_ln84_2_fu_1192_p2[63:25]}};

assign lshr_ln84_4_fu_1258_p4 = {{add_ln84_3_fu_1252_p2[63:26]}};

assign lshr_ln84_6_fu_1560_p4 = {{add_ln84_5_fu_1554_p2[63:26]}};

assign lshr_ln84_7_fu_1598_p4 = {{add_ln84_6_fu_1592_p2[63:25]}};

assign lshr_ln84_8_fu_1636_p4 = {{add_ln84_7_fu_1630_p2[63:26]}};

assign lshr_ln_fu_768_p4 = {{arr_5_fu_727_p2[63:26]}};

assign mul_ln27_fu_339_p1 = 32'd38;

assign mul_ln31_fu_344_p1 = 32'd19;

assign mul_ln40_7_fu_219_p0 = mul_ln40_7_fu_219_p00;

assign mul_ln40_7_fu_219_p00 = mul_ln27_reg_1893;

assign mul_ln40_7_fu_219_p1 = mul_ln40_7_fu_219_p10;

assign mul_ln40_7_fu_219_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out;

assign mul_ln42_4_fu_215_p0 = zext_ln42_fu_483_p1;

assign mul_ln42_4_fu_215_p1 = zext_ln40_5_fu_526_p1;

assign mul_ln42_5_fu_223_p0 = zext_ln42_fu_483_p1;

assign mul_ln42_5_fu_223_p1 = mul_ln42_5_fu_223_p10;

assign mul_ln42_5_fu_223_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out;

assign mul_ln52_2_fu_307_p0 = mul_ln52_2_fu_307_p00;

assign mul_ln52_2_fu_307_p00 = shl_ln41_2_fu_1009_p2;

assign mul_ln52_2_fu_307_p1 = zext_ln41_2_reg_1959;

assign mul_ln52_3_fu_323_p0 = mul_ln52_3_fu_323_p00;

assign mul_ln52_3_fu_323_p00 = shl_ln52_1_fu_1090_p2;

assign mul_ln52_3_fu_323_p1 = zext_ln41_4_fu_1002_p1;

assign mul_ln53_2_fu_311_p0 = mul_ln53_2_fu_311_p00;

assign mul_ln53_2_fu_311_p00 = shl_ln41_3_fu_1037_p2;

assign mul_ln53_2_fu_311_p1 = zext_ln41_2_reg_1959;

assign mul_ln53_3_fu_327_p0 = zext_ln41_8_reg_1991;

assign mul_ln53_3_fu_327_p1 = zext_ln41_4_fu_1002_p1;

assign mul_ln54_2_fu_315_p0 = zext_ln41_8_reg_1991;

assign mul_ln54_2_fu_315_p1 = zext_ln41_2_reg_1959;

assign mul_ln54_3_fu_331_p0 = zext_ln55_reg_2008;

assign mul_ln54_3_fu_331_p1 = zext_ln41_4_fu_1002_p1;

assign mul_ln55_2_fu_319_p0 = zext_ln55_reg_2008;

assign mul_ln55_2_fu_319_p1 = zext_ln41_2_reg_1959;

assign mul_ln59_fu_335_p0 = zext_ln41_6_reg_1984;

assign mul_ln59_fu_335_p1 = zext_ln41_6_reg_1984;

assign mul_ln61_fu_349_p1 = 32'd38;

assign mul_ln65_fu_354_p1 = 32'd19;

assign mul_ln68_fu_227_p0 = zext_ln68_fu_613_p1;

assign mul_ln68_fu_227_p1 = zext_ln40_4_fu_494_p1;

assign mul_ln70_fu_231_p0 = zext_ln70_fu_618_p1;

assign mul_ln70_fu_231_p1 = zext_ln40_4_fu_494_p1;

assign mul_ln74_fu_235_p0 = zext_ln70_fu_618_p1;

assign mul_ln74_fu_235_p1 = mul_ln74_fu_235_p10;

assign mul_ln74_fu_235_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out;

assign mul_ln75_fu_359_p1 = 32'd38;

assign mul_ln77_fu_239_p0 = zext_ln68_fu_613_p1;

assign mul_ln77_fu_239_p1 = zext_ln40_5_fu_526_p1;

assign mul_ln84_fu_364_p0 = mul_ln84_fu_364_p00;

assign mul_ln84_fu_364_p00 = trunc_ln84_s_reg_2221;

assign mul_ln84_fu_364_p1 = 44'd19;

assign out1_w_1_fu_1764_p2 = (zext_ln85_2_fu_1760_p1 + add_ln85_1_reg_2095);

assign out1_w_2_fu_1794_p2 = (zext_ln86_2_fu_1791_p1 + zext_ln86_1_fu_1787_p1);

assign out1_w_3_fu_1488_p2 = (add_ln84_17_fu_1188_p2 + trunc_ln84_3_fu_1178_p4);

assign out1_w_4_fu_1505_p2 = (add_ln88_1_fu_1499_p2 + add_ln88_fu_1494_p2);

assign out1_w_5_fu_1517_p2 = (add_ln89_fu_1511_p2 + add_ln55_3_fu_1310_p2);

assign out1_w_6_fu_1689_p2 = (add_ln90_fu_1684_p2 + add_ln54_3_fu_1544_p2);

assign out1_w_7_fu_1695_p2 = (add_ln84_22_fu_1588_p2 + trunc_ln84_7_fu_1578_p4);

assign out1_w_8_fu_1701_p2 = (add_ln84_23_fu_1626_p2 + trunc_ln84_8_fu_1616_p4);

assign out1_w_9_fu_1707_p2 = (add_ln84_24_fu_1664_p2 + trunc_ln84_9_fu_1654_p4);

assign out1_w_fu_1731_p2 = (trunc_ln84_fu_1727_p1 + add_ln84_10_reg_2019);

assign sext_ln22_fu_389_p1 = $signed(trunc_ln22_1_reg_1861);

assign sext_ln97_fu_1713_p1 = $signed(trunc_ln97_1_reg_1867);

assign shl_ln2_fu_1022_p3 = {{grp_fu_203_p2}, {1'd0}};

assign shl_ln30_fu_956_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out;

assign shl_ln30_fu_956_p2 = shl_ln30_fu_956_p0 << 32'd1;

assign shl_ln3_fu_1030_p3 = {{mul_ln40_3_reg_1979}, {1'd0}};

assign shl_ln40_1_fu_1066_p3 = {{mul_ln40_5_reg_1998}, {1'd0}};

assign shl_ln40_2_fu_559_p3 = {{mul_ln40_7_fu_219_p2}, {1'd0}};

assign shl_ln41_1_fu_991_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;

assign shl_ln41_1_fu_991_p2 = shl_ln41_1_fu_991_p0 << 32'd1;

assign shl_ln41_2_fu_1009_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;

assign shl_ln41_2_fu_1009_p2 = shl_ln41_2_fu_1009_p0 << 32'd1;

assign shl_ln41_3_fu_1037_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;

assign shl_ln41_3_fu_1037_p2 = shl_ln41_3_fu_1037_p0 << 32'd1;

assign shl_ln41_4_fu_507_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out << 32'd1;

assign shl_ln41_5_fu_539_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out << 32'd1;

assign shl_ln41_6_fu_567_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out << 32'd1;

assign shl_ln41_fu_975_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out;

assign shl_ln41_fu_975_p2 = shl_ln41_fu_975_p0 << 32'd1;

assign shl_ln42_1_fu_1058_p3 = {{grp_fu_207_p2}, {1'd0}};

assign shl_ln42_2_fu_518_p3 = {{grp_fu_203_p2}, {1'd0}};

assign shl_ln42_3_fu_1073_p3 = {{mul_ln42_3_reg_2003}, {1'd0}};

assign shl_ln42_4_fu_551_p3 = {{mul_ln42_4_fu_215_p2}, {1'd0}};

assign shl_ln42_5_fu_584_p3 = {{mul_ln42_5_fu_223_p2}, {1'd0}};

assign shl_ln52_1_fu_1090_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;

assign shl_ln52_1_fu_1090_p2 = shl_ln52_1_fu_1090_p0 << 32'd2;

assign shl_ln52_fu_1080_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;

assign shl_ln52_fu_1080_p2 = shl_ln52_fu_1080_p0 << 32'd2;

assign shl_ln55_fu_592_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out << 32'd1;

assign shl_ln6_fu_1106_p3 = {{mul_ln68_reg_2014}, {1'd0}};

assign shl_ln7_fu_623_p3 = {{mul_ln70_fu_231_p2}, {1'd0}};

assign shl_ln80_fu_733_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out << 32'd2;

assign shl_ln8_fu_631_p3 = {{mul_ln74_fu_235_p2}, {1'd0}};

assign shl_ln9_fu_643_p3 = {{mul_ln77_fu_239_p2}, {1'd0}};

assign tmp15_fu_1100_p2 = (grp_fu_199_p2 + grp_fu_211_p2);

assign tmp_1_fu_1779_p3 = add_ln86_fu_1773_p2[32'd25];

assign tmp_fu_1523_p3 = {{tmp15_reg_2101}, {1'd0}};

assign tmp_s_fu_1746_p4 = {{add_ln85_fu_1740_p2[43:26]}};

assign trunc_ln10_fu_1302_p3 = {{trunc_ln55_2_fu_1298_p1}, {1'd0}};

assign trunc_ln11_fu_1537_p3 = {{trunc_ln54_2_reg_2131}, {1'd0}};

assign trunc_ln1_fu_677_p3 = {{trunc_ln75_fu_673_p1}, {1'd0}};

assign trunc_ln2_fu_689_p3 = {{trunc_ln76_fu_685_p1}, {1'd0}};

assign trunc_ln3_fu_701_p3 = {{trunc_ln77_fu_697_p1}, {1'd0}};

assign trunc_ln41_1_fu_1462_p1 = add_ln41_2_fu_1452_p2[24:0];

assign trunc_ln41_fu_1458_p1 = add_ln41_fu_1440_p2[24:0];

assign trunc_ln4_fu_1216_p3 = {{trunc_ln81_fu_1212_p1}, {1'd0}};

assign trunc_ln53_1_fu_1404_p1 = add_ln53_2_fu_1394_p2[24:0];

assign trunc_ln53_fu_1400_p1 = add_ln53_fu_1382_p2[24:0];

assign trunc_ln54_1_fu_1364_p1 = add_ln54_1_fu_1354_p2[25:0];

assign trunc_ln54_2_fu_1368_p1 = tmp15_fu_1100_p2[24:0];

assign trunc_ln54_fu_1360_p1 = add_ln54_fu_1348_p2[25:0];

assign trunc_ln55_1_fu_1288_p1 = add_ln55_2_fu_1278_p2[24:0];

assign trunc_ln55_2_fu_1298_p1 = grp_fu_203_p2[23:0];

assign trunc_ln55_fu_1284_p1 = add_ln55_fu_1272_p2[24:0];

assign trunc_ln59_1_fu_1436_p1 = add_ln59_3_fu_1426_p2[25:0];

assign trunc_ln59_fu_1432_p1 = add_ln59_1_fu_1414_p2[25:0];

assign trunc_ln5_fu_814_p4 = {{arr_5_fu_727_p2[50:26]}};

assign trunc_ln63_1_fu_906_p1 = add_ln63_2_fu_896_p2[24:0];

assign trunc_ln63_fu_902_p1 = add_ln63_fu_884_p2[24:0];

assign trunc_ln66_1_fu_862_p1 = add_ln65_fu_852_p2[25:0];

assign trunc_ln66_fu_858_p1 = mul_ln68_fu_227_p2[24:0];

assign trunc_ln67_fu_866_p1 = grp_fu_211_p2[24:0];

assign trunc_ln68_fu_870_p1 = grp_fu_207_p2[24:0];

assign trunc_ln6_fu_1116_p3 = {{trunc_ln66_reg_2035}, {1'd0}};

assign trunc_ln72_1_fu_804_p1 = add_ln72_2_fu_794_p2[24:0];

assign trunc_ln72_fu_800_p1 = add_ln72_fu_782_p2[24:0];

assign trunc_ln74_1_fu_669_p1 = add_ln42_fu_651_p2[25:0];

assign trunc_ln74_fu_657_p1 = mul_ln74_fu_235_p2[24:0];

assign trunc_ln75_fu_673_p1 = mul_ln77_fu_239_p2[24:0];

assign trunc_ln76_fu_685_p1 = mul_ln42_5_fu_223_p2[24:0];

assign trunc_ln77_fu_697_p1 = mul_ln40_7_fu_219_p2[24:0];

assign trunc_ln7_fu_1123_p3 = {{trunc_ln67_reg_2045}, {1'd0}};

assign trunc_ln80_1_fu_926_p1 = add_ln80_2_fu_916_p2[25:0];

assign trunc_ln80_fu_922_p1 = add_ln80_1_fu_910_p2[25:0];

assign trunc_ln81_fu_1212_p1 = grp_fu_207_p2[24:0];

assign trunc_ln82_fu_942_p1 = grp_fu_199_p2[24:0];

assign trunc_ln84_3_fu_1178_p4 = {{add_ln84_1_fu_1154_p2[50:26]}};

assign trunc_ln84_4_fu_1231_p4 = {{add_ln84_2_fu_1192_p2[50:25]}};

assign trunc_ln84_5_fu_1316_p4 = {{add_ln84_3_fu_1252_p2[50:26]}};

assign trunc_ln84_7_fu_1578_p4 = {{add_ln84_5_fu_1554_p2[50:26]}};

assign trunc_ln84_8_fu_1616_p4 = {{add_ln84_6_fu_1592_p2[50:25]}};

assign trunc_ln84_9_fu_1654_p4 = {{add_ln84_7_fu_1630_p2[50:26]}};

assign trunc_ln84_fu_1727_p1 = mul_ln84_fu_364_p2[25:0];

assign trunc_ln8_fu_1130_p3 = {{trunc_ln68_reg_2050}, {1'd0}};

assign trunc_ln9_fu_1224_p3 = {{trunc_ln82_reg_2090}, {1'd0}};

assign trunc_ln_fu_661_p3 = {{trunc_ln74_fu_657_p1}, {1'd0}};

assign zext_ln27_1_fu_434_p1 = mul_ln27_reg_1893;

assign zext_ln27_2_fu_439_p1 = mul_ln27_reg_1893;

assign zext_ln27_fu_952_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_9_out;

assign zext_ln27_fu_952_p1 = $unsigned(zext_ln27_fu_952_p0);

assign zext_ln30_1_fu_961_p1 = shl_ln30_fu_956_p2;

assign zext_ln30_fu_445_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_out;

assign zext_ln31_1_fu_971_p1 = mul_ln31_reg_1899;

assign zext_ln31_fu_966_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_8_out;

assign zext_ln31_fu_966_p1 = $unsigned(zext_ln31_fu_966_p0);

assign zext_ln40_1_fu_478_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;

assign zext_ln40_1_fu_478_p1 = $unsigned(zext_ln40_1_fu_478_p0);

assign zext_ln40_2_fu_490_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;

assign zext_ln40_2_fu_490_p1 = $unsigned(zext_ln40_2_fu_490_p0);

assign zext_ln40_3_fu_986_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;

assign zext_ln40_3_fu_986_p1 = $unsigned(zext_ln40_3_fu_986_p0);

assign zext_ln40_4_fu_494_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_5_out;

assign zext_ln40_4_fu_494_p1 = $unsigned(zext_ln40_4_fu_494_p0);

assign zext_ln40_5_fu_526_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out;

assign zext_ln40_fu_467_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_7_out;

assign zext_ln40_fu_467_p1 = $unsigned(zext_ln40_fu_467_p0);

assign zext_ln41_10_fu_573_p1 = shl_ln41_6_fu_567_p2;

assign zext_ln41_11_fu_462_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out;

assign zext_ln41_12_fu_1049_p1 = shl_ln41_3_fu_1037_p2;

assign zext_ln41_1_fu_980_p1 = shl_ln41_fu_975_p2;

assign zext_ln41_2_fu_471_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_2_out;

assign zext_ln41_3_fu_996_p1 = shl_ln41_1_fu_991_p2;

assign zext_ln41_4_fu_1002_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_3_out;

assign zext_ln41_5_fu_1014_p1 = shl_ln41_2_fu_1009_p2;

assign zext_ln41_6_fu_501_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out;

assign zext_ln41_7_fu_1042_p1 = shl_ln41_3_fu_1037_p2;

assign zext_ln41_8_fu_513_p1 = shl_ln41_4_fu_507_p2;

assign zext_ln41_9_fu_545_p1 = shl_ln41_5_fu_539_p2;

assign zext_ln41_fu_455_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_1_out;

assign zext_ln42_1_fu_1054_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_6_out;

assign zext_ln42_1_fu_1054_p1 = $unsigned(zext_ln42_1_fu_1054_p0);

assign zext_ln42_2_fu_533_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_165_arg1_r_4_out;

assign zext_ln42_fu_483_p1 = mul_ln31_reg_1899;

assign zext_ln52_fu_1085_p1 = shl_ln52_fu_1080_p2;

assign zext_ln55_fu_598_p1 = shl_ln55_fu_592_p2;

assign zext_ln61_fu_603_p1 = mul_ln61_reg_1905;

assign zext_ln65_fu_609_p1 = mul_ln65_reg_1911;

assign zext_ln68_fu_613_p1 = mul_ln61_reg_1905;

assign zext_ln70_fu_618_p1 = mul_ln65_reg_1911;

assign zext_ln75_fu_639_p1 = mul_ln75_reg_1917;

assign zext_ln80_fu_739_p1 = shl_ln80_fu_733_p2;

assign zext_ln84_1_fu_778_p1 = lshr_ln_fu_768_p4;

assign zext_ln84_2_fu_1113_p1 = lshr_ln84_1_reg_2025;

assign zext_ln84_3_fu_1170_p1 = lshr_ln84_2_fu_1160_p4;

assign zext_ln84_4_fu_1208_p1 = lshr_ln84_3_fu_1198_p4;

assign zext_ln84_5_fu_1268_p1 = lshr_ln84_4_fu_1258_p4;

assign zext_ln84_6_fu_1530_p1 = lshr_ln84_5_reg_2106;

assign zext_ln84_7_fu_1570_p1 = lshr_ln84_6_fu_1560_p4;

assign zext_ln84_8_fu_1608_p1 = lshr_ln84_7_fu_1598_p4;

assign zext_ln84_9_fu_1646_p1 = lshr_ln84_8_fu_1636_p4;

assign zext_ln85_1_fu_1756_p1 = tmp_s_fu_1746_p4;

assign zext_ln85_2_fu_1760_p1 = tmp_s_fu_1746_p4;

assign zext_ln85_fu_1737_p1 = add_ln84_10_reg_2019;

assign zext_ln86_1_fu_1787_p1 = tmp_1_fu_1779_p3;

assign zext_ln86_2_fu_1791_p1 = add_ln86_1_reg_2201;

assign zext_ln86_fu_1770_p1 = add_ln85_1_reg_2095;

always @ (posedge ap_clk) begin
    zext_ln27_1_reg_1925[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln27_2_reg_1932[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln30_reg_1937[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln41_reg_1946[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln41_11_reg_1954[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln41_2_reg_1959[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln40_1_reg_1968[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln42_reg_1973[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln41_6_reg_1984[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln41_8_reg_1991[0] <= 1'b0;
    zext_ln41_8_reg_1991[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln55_reg_2008[0] <= 1'b0;
    zext_ln55_reg_2008[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
