Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Aug 26 14:50:39 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_top_timing_summary_routed.rpt -pb lcd_top_timing_summary_routed.pb -rpx lcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.734        0.000                      0                  393        0.133        0.000                      0                  393        4.500        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.734        0.000                      0                  393        0.133        0.000                      0                  393        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.784ns  (logic 0.857ns (22.650%)  route 2.927ns (77.350%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.540    14.100    send_byte/data
    SLICE_X1Y123         FDCE                                         r  send_byte/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.668    15.009    send_byte/clk_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  send_byte/data_reg[0]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y123         FDCE (Setup_fdce_C_CE)      -0.407    14.834    send_byte/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.784ns  (logic 0.857ns (22.650%)  route 2.927ns (77.350%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.540    14.100    send_byte/data
    SLICE_X1Y123         FDCE                                         r  send_byte/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.668    15.009    send_byte/clk_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  send_byte/data_reg[2]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y123         FDCE (Setup_fdce_C_CE)      -0.407    14.834    send_byte/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.784ns  (logic 0.857ns (22.650%)  route 2.927ns (77.350%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.540    14.100    send_byte/data
    SLICE_X1Y123         FDCE                                         r  send_byte/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.668    15.009    send_byte/clk_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  send_byte/data_reg[3]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y123         FDCE (Setup_fdce_C_CE)      -0.407    14.834    send_byte/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.735ns  (logic 0.857ns (22.948%)  route 2.878ns (77.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.491    14.051    send_byte/data
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.671    15.012    send_byte/clk_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[4]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.407    14.837    send_byte/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.735ns  (logic 0.857ns (22.948%)  route 2.878ns (77.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.491    14.051    send_byte/data
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.671    15.012    send_byte/clk_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[5]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.407    14.837    send_byte/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.735ns  (logic 0.857ns (22.948%)  route 2.878ns (77.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.491    14.051    send_byte/data
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.671    15.012    send_byte/clk_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[6]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.407    14.837    send_byte/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.735ns  (logic 0.857ns (22.948%)  route 2.878ns (77.052%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/clk_IBUF_BUFG
    SLICE_X4Y120         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/count_usec_reg[1]/Q
                         net (fo=2, routed)           0.965    11.741    send_byte/count_usec_reg[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I1_O)        0.124    11.865 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.775    12.639    send_byte/next_state[5]_i_5_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.124    12.763 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.647    13.410    send_byte/data0
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.150    13.560 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.491    14.051    send_byte/data
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.671    15.012    send_byte/clk_IBUF_BUFG
    SLICE_X1Y121         FDCE                                         r  send_byte/data_reg[7]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y121         FDCE (Setup_fdce_C_CE)      -0.407    14.837    send_byte/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.955ns (24.169%)  route 2.996ns (75.831%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X5Y118         FDCE                                         r  cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.459    10.777 r  cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           1.046    11.823    send_byte/cnt_sysclk_reg[4]
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    11.947 r  send_byte/next_state[5]_i_14/O
                         net (fo=1, routed)           0.421    12.368    send_byte/next_state[5]_i_14_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I3_O)        0.124    12.492 f  send_byte/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.735    13.227    send_byte/next_state[5]_i_8__0_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.351 f  send_byte/next_state[5]_i_5__0/O
                         net (fo=2, routed)           0.314    13.665    send_byte/next_state1
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124    13.789 r  send_byte/next_state[5]_i_1/O
                         net (fo=6, routed)           0.481    14.270    next_state
    SLICE_X6Y118         FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.672    15.013    clk_IBUF_BUFG
    SLICE_X6Y118         FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y118         FDPE (Setup_fdpe_C_CE)      -0.169    15.090    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.955ns (24.169%)  route 2.996ns (75.831%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X5Y118         FDCE                                         r  cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.459    10.777 r  cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           1.046    11.823    send_byte/cnt_sysclk_reg[4]
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    11.947 r  send_byte/next_state[5]_i_14/O
                         net (fo=1, routed)           0.421    12.368    send_byte/next_state[5]_i_14_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I3_O)        0.124    12.492 f  send_byte/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.735    13.227    send_byte/next_state[5]_i_8__0_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.351 f  send_byte/next_state[5]_i_5__0/O
                         net (fo=2, routed)           0.314    13.665    send_byte/next_state1
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124    13.789 r  send_byte/next_state[5]_i_1/O
                         net (fo=6, routed)           0.481    14.270    next_state
    SLICE_X6Y118         FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.672    15.013    clk_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y118         FDCE (Setup_fdce_C_CE)      -0.169    15.090    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.955ns (24.169%)  route 2.996ns (75.831%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X5Y118         FDCE                                         r  cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.459    10.777 r  cnt_sysclk_reg[4]/Q
                         net (fo=2, routed)           1.046    11.823    send_byte/cnt_sysclk_reg[4]
    SLICE_X4Y118         LUT6 (Prop_lut6_I0_O)        0.124    11.947 r  send_byte/next_state[5]_i_14/O
                         net (fo=1, routed)           0.421    12.368    send_byte/next_state[5]_i_14_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I3_O)        0.124    12.492 f  send_byte/next_state[5]_i_8__0/O
                         net (fo=1, routed)           0.735    13.227    send_byte/next_state[5]_i_8__0_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I1_O)        0.124    13.351 f  send_byte/next_state[5]_i_5__0/O
                         net (fo=2, routed)           0.314    13.665    send_byte/next_state1
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124    13.789 r  send_byte/next_state[5]_i_1/O
                         net (fo=6, routed)           0.481    14.270    next_state
    SLICE_X6Y118         FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.672    15.013    clk_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y118         FDCE (Setup_fdce_C_CE)      -0.169    15.090    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/clk_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X1Y127         FDCE                                         r  send_byte/master/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/us_clk/clk_div_100_reg/Q
                         net (fo=2, routed)           0.067     1.757    send_byte/master/us_clk/clk_ed/ff_cur_reg_0
    SLICE_X1Y127         FDCE                                         r  send_byte/master/us_clk/clk_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.937     2.065    send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y127         FDCE                                         r  send_byte/master/us_clk/clk_ed/ff_cur_reg/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDCE (Hold_fdce_C_D)         0.075     1.624    send_byte/master/us_clk/clk_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 send_byte/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/us_clk/clk_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.661     1.545    send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X5Y125         FDCE                                         r  send_byte/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDCE (Prop_fdce_C_Q)         0.141     1.686 r  send_byte/us_clk/clk_div_100_reg/Q
                         net (fo=2, routed)           0.067     1.753    send_byte/us_clk/clk_ed/clk_div_100
    SLICE_X5Y125         FDCE                                         r  send_byte/us_clk/clk_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.932     2.060    send_byte/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X5Y125         FDCE                                         r  send_byte/us_clk/clk_ed/ff_cur_reg/C
                         clock pessimism             -0.515     1.545    
    SLICE_X5Y125         FDCE (Hold_fdce_C_D)         0.075     1.620    send_byte/us_clk/clk_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 btn2/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.666     1.550    btn2/btn_ed/clk_IBUF_BUFG
    SLICE_X7Y119         FDCE                                         r  btn2/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDCE (Prop_fdce_C_Q)         0.141     1.691 f  btn2/btn_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.087     1.778    btn2/btn_ed/p_0_in[0]
    SLICE_X6Y119         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  btn2/btn_ed/next_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    btn2_n_2
    SLICE_X6Y119         FDCE                                         r  next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.938     2.066    clk_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  next_state_reg[4]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X6Y119         FDCE (Hold_fdce_C_D)         0.121     1.684    next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/clk_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/count_usec5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y127         FDCE                                         r  send_byte/master/us_clk/clk_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/us_clk/clk_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.092     1.781    send_byte/master/clk_ed/p_0_in[0]
    SLICE_X0Y127         LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  send_byte/master/count_usec5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    send_byte/master/count_usec5[2]_i_1_n_0
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.937     2.065    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[2]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.092     1.654    send_byte/master/count_usec5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/clk_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/scl_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.715%)  route 0.093ns (33.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X1Y127         FDCE                                         r  send_byte/master/us_clk/clk_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/us_clk/clk_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.093     1.782    send_byte/master/us_clk/clk_ed/p_0_in[0]
    SLICE_X0Y127         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  send_byte/master/us_clk/clk_ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.827    send_byte/master/us_clk_n_2
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.937     2.065    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.092     1.654    send_byte/master/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 keypad/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/column_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.956%)  route 0.141ns (50.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.673     1.557    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  keypad/state_reg[1]/Q
                         net (fo=7, routed)           0.141     1.839    keypad/state[1]
    SLICE_X3Y109         FDCE                                         r  keypad/column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.949     2.077    keypad/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  keypad/column_reg[1]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.070     1.644    keypad/column_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 keypad/clk_10ms_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/ms_10_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.669     1.553    keypad/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  keypad/clk_10ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  keypad/clk_10ms_reg[19]/Q
                         net (fo=2, routed)           0.121     1.815    keypad/ms_10_ed/S[0]
    SLICE_X6Y116         FDCE                                         r  keypad/ms_10_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.941     2.069    keypad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X6Y116         FDCE                                         r  keypad/ms_10_ed/ff_cur_reg/C
                         clock pessimism             -0.503     1.566    
    SLICE_X6Y116         FDCE (Hold_fdce_C_D)         0.052     1.618    keypad/ms_10_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 init_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.666     1.550    clk_IBUF_BUFG
    SLICE_X7Y119         FDCE                                         r  init_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDCE (Prop_fdce_C_Q)         0.141     1.691 f  init_flag_reg/Q
                         net (fo=8, routed)           0.157     1.847    init_flag_reg_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    next_state[1]_i_1_n_0
    SLICE_X6Y118         FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.939     2.067    clk_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.502     1.565    
    SLICE_X6Y118         FDCE (Hold_fdce_C_D)         0.121     1.686    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 keypad/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/column_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.065%)  route 0.152ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.673     1.557    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  keypad/state_reg[2]/Q
                         net (fo=7, routed)           0.152     1.850    keypad/state[2]
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.949     2.077    keypad/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[2]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.059     1.633    keypad/column_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 keypad/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/column_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.276%)  route 0.157ns (52.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.673     1.557    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  keypad/state_reg[3]/Q
                         net (fo=7, routed)           0.157     1.855    keypad/state[3]
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.949     2.077    keypad/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[3]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.063     1.637    keypad/column_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   cnt_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120   cnt_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   cnt_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   cnt_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   cnt_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   cnt_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119   cnt_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119   cnt_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120   cnt_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   cnt_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   cnt_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   cnt_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120   cnt_data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   cnt_data_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 4.987ns (64.059%)  route 2.798ns (35.941%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           2.798     4.280    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.785 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.785    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.983ns (66.760%)  route 2.481ns (33.240%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[1]_inst/O
                         net (fo=10, routed)          2.481     3.934    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.464 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.464    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.939ns (69.798%)  route 2.137ns (30.202%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  row_IBUF[2]_inst/O
                         net (fo=11, routed)          2.137     3.575    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.076 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.076    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.968ns (70.427%)  route 2.086ns (29.573%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          2.086     3.545    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.054 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.054    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.408ns (75.700%)  route 0.452ns (24.300%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  row_IBUF[2]_inst/O
                         net (fo=11, routed)          0.452     0.658    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.860 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.860    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.437ns (76.758%)  route 0.435ns (23.242%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          0.435     0.662    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.873 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.873    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.452ns (70.588%)  route 0.605ns (29.412%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[1]_inst/O
                         net (fo=10, routed)          0.605     0.826    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.057 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.057    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.456ns (63.330%)  route 0.843ns (36.670%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           0.843     1.093    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.299 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.299    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 3.987ns (45.056%)  route 4.862ns (54.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X3Y109         FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDPE (Prop_fdpe_C_Q)         0.456     5.784 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.862    10.646    lopt
    L17                  OBUF (Prop_obuf_I_O)         3.531    14.177 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.177    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 4.015ns (45.386%)  route 4.831ns (54.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.831    10.677    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         3.497    14.174 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.174    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.018ns (46.720%)  route 4.583ns (53.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.583    10.429    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         3.500    13.929 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.929    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 3.975ns (46.971%)  route 4.488ns (53.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.488    10.272    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         3.519    13.791 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.791    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.039ns (50.029%)  route 4.035ns (49.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           4.035     9.881    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.402 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.402    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 3.964ns (69.608%)  route 1.731ns (30.392%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789     5.310    clk_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  sda_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  sda_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.731     7.497    sda_TRI
    C16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.508    11.004 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000    11.004    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.961ns (70.083%)  route 1.691ns (29.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.792     5.313    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           1.691     7.460    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    10.965 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    10.965    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_byte/master/sda_tristate_oe_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.628ns  (logic 1.334ns (81.964%)  route 0.294ns (18.036%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.662     1.546    send_byte/master/clk_IBUF_BUFG
    SLICE_X1Y124         FDPE                                         r  send_byte/master/sda_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.687 r  send_byte/master/sda_tristate_oe_reg/Q
                         net (fo=2, routed)           0.294     1.980    sda_OBUF
    C16                  OBUFT (Prop_obuft_I_O)       1.193     3.174 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.174    sda
    C16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.347ns (79.058%)  route 0.357ns (20.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           0.357     2.046    scl_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.252 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.252    scl
    C15                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.386ns (48.405%)  route 1.478ns (51.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.673     1.557    keypad/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           1.478     3.198    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.421 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.421    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.361ns (47.130%)  route 1.527ns (52.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.674     1.558    keypad/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.527     3.225    lopt_1
    M19                  OBUF (Prop_obuf_I_O)         1.220     4.445 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.445    column[1]
    M19                                                               r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.927ns  (logic 1.366ns (46.651%)  route 1.562ns (53.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.674     1.558    keypad/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.562     3.283    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         1.202     4.485 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.485    column[3]
    R18                                                               r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.362ns (44.149%)  route 1.723ns (55.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.674     1.558    keypad/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.723     3.445    lopt_2
    P17                  OBUF (Prop_obuf_I_O)         1.198     4.642 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.642    column[2]
    P17                                                               r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.373ns (43.739%)  route 1.766ns (56.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.674     1.558    keypad/clk_IBUF_BUFG
    SLICE_X3Y109         FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDPE (Prop_fdpe_C_Q)         0.141     1.699 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.766     3.464    lopt
    L17                  OBUF (Prop_obuf_I_O)         1.232     4.696 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.696    column[0]
    L17                                                               r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.441ns (19.431%)  route 5.976ns (80.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.976     7.418    send_byte/reset_p_IBUF
    SLICE_X0Y122         FDCE                                         f  send_byte/next_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.441ns (19.431%)  route 5.976ns (80.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.976     7.418    send_byte/reset_p_IBUF
    SLICE_X0Y122         FDCE                                         f  send_byte/next_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/next_state_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.441ns (19.431%)  route 5.976ns (80.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.976     7.418    send_byte/reset_p_IBUF
    SLICE_X0Y122         FDCE                                         f  send_byte/next_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/next_state_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.441ns (19.431%)  route 5.976ns (80.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.976     7.418    send_byte/reset_p_IBUF
    SLICE_X0Y122         FDCE                                         f  send_byte/next_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/next_state_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.413ns  (logic 1.441ns (19.442%)  route 5.972ns (80.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.972     7.413    send_byte/reset_p_IBUF
    SLICE_X1Y122         FDPE                                         f  send_byte/next_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/clk_IBUF_BUFG
    SLICE_X1Y122         FDPE                                         r  send_byte/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/next_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.413ns  (logic 1.441ns (19.442%)  route 5.972ns (80.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.972     7.413    send_byte/reset_p_IBUF
    SLICE_X1Y122         FDCE                                         f  send_byte/next_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/clk_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  send_byte/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/count_usec5_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.318ns  (logic 1.441ns (19.696%)  route 5.877ns (80.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.877     7.318    send_byte/master/reset_p_IBUF
    SLICE_X0Y127         FDCE                                         f  send_byte/master/count_usec5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/count_usec5_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.318ns  (logic 1.441ns (19.696%)  route 5.877ns (80.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.877     7.318    send_byte/master/reset_p_IBUF
    SLICE_X0Y127         FDCE                                         f  send_byte/master/count_usec5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/count_usec5_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.318ns  (logic 1.441ns (19.696%)  route 5.877ns (80.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.877     7.318    send_byte/master/reset_p_IBUF
    SLICE_X0Y127         FDCE                                         f  send_byte/master/count_usec5_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/scl_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.318ns  (logic 1.441ns (19.696%)  route 5.877ns (80.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         5.877     7.318    send_byte/master/reset_p_IBUF
    SLICE_X0Y127         FDCE                                         f  send_byte/master/scl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669     5.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            keypad/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.295ns (20.209%)  route 1.164ns (79.791%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           1.164     1.414    keypad/key_value_reg[0]_0[0]
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.459 r  keypad/state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.459    keypad/next_state__0[4]
    SLICE_X1Y110         FDCE                                         r  keypad/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  keypad/state_reg[4]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            keypad/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.295ns (19.245%)  route 1.237ns (80.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  row_IBUF[0]_inst/O
                         net (fo=7, routed)           1.237     1.487    keypad/key_value_reg[0]_0[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.532 r  keypad/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.532    keypad/next_state__0[2]
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[2]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            keypad/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.295ns (19.133%)  route 1.246ns (80.867%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  row_IBUF[0]_inst/O
                         net (fo=7, routed)           1.246     1.496    keypad/key_value_reg[0]_0[0]
    SLICE_X1Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.541 r  keypad/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.541    keypad/next_state__0[0]
    SLICE_X1Y110         FDPE                                         r  keypad/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X1Y110         FDPE                                         r  keypad/state_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            keypad/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.295ns (19.095%)  route 1.249ns (80.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  row_IBUF[0]_inst/O
                         net (fo=7, routed)           1.249     1.499    keypad/key_value_reg[0]_0[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.544 r  keypad/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.544    keypad/next_state__0[3]
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/key_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.210ns (13.405%)  route 1.353ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         1.353     1.563    keypad/reset_p_IBUF
    SLICE_X2Y110         FDCE                                         f  keypad/key_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  keypad/key_valid_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/ms_10_ed/ff_old_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.210ns (13.405%)  route 1.353ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         1.353     1.563    keypad/ms_10_ed/reset_p_IBUF
    SLICE_X2Y110         FDCE                                         f  keypad/ms_10_ed/ff_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/ms_10_ed/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  keypad/ms_10_ed/ff_old_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.210ns (13.405%)  route 1.353ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         1.353     1.563    keypad/reset_p_IBUF
    SLICE_X3Y110         FDCE                                         f  keypad/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.210ns (13.405%)  route 1.353ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         1.353     1.563    keypad/reset_p_IBUF
    SLICE_X3Y110         FDCE                                         f  keypad/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            keypad/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.210ns (13.405%)  route 1.353ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         1.353     1.563    keypad/reset_p_IBUF
    SLICE_X3Y110         FDCE                                         f  keypad/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[3]/C

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            keypad/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.266ns (16.827%)  route 1.315ns (83.173%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  row_IBUF[1]_inst/O
                         net (fo=10, routed)          1.315     1.537    keypad/key_value_reg[0]_0[1]
    SLICE_X3Y110         LUT6 (Prop_lut6_I2_O)        0.045     1.582 r  keypad/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.582    keypad/next_state__0[1]
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.948     2.076    keypad/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  keypad/state_reg[1]/C





