// Seed: 4017565291
module module_0;
  logic id_1 = 1'b0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output wire id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2;
  parameter id_1 = -1'b0;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 #(
    parameter id_22 = 32'd51,
    parameter id_4  = 32'd31,
    parameter id_7  = 32'd73
) (
    input wand id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    input wire _id_4,
    input tri0 id_5,
    input wand id_6,
    input tri _id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output wand id_12,
    input tri0 id_13,
    input supply1 id_14,
    output uwire id_15,
    input wand id_16,
    input uwire id_17
    , id_20,
    input tri id_18
);
  assign id_20[1] = id_20[1];
  wand [-1 : id_4  -  1] id_21;
  wire _id_22, id_23, id_24;
  wor id_25;
  assign id_25 = -1 ? -1 : id_24;
  assign id_11 = (-1);
  assign id_21 = 1 ? -1 : id_0 / id_13;
  assign id_11 = 'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_26;
  wire id_27;
  ;
  assign id_2 = id_22;
  logic id_28[id_22 : -1];
  ;
  wire [id_7 : -1] id_29;
endmodule
