// Seed: 2030080864
module module_0 (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wand id_5,
    output uwire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    input wire id_13,
    input tri0 id_14,
    input tri id_15,
    input supply1 id_16,
    input uwire id_17,
    output wor id_18
);
  wire id_20;
  logic id_21 = -1, id_22;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd38,
    parameter id_5 = 32'd99
) (
    input tri id_0,
    input tri1 id_1,
    output logic id_2,
    input supply0 _id_3,
    input uwire id_4,
    input wire _id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14,
    input supply1 id_15,
    output logic id_16,
    output tri id_17,
    output wand id_18,
    output tri id_19,
    input wor id_20,
    output wire id_21
);
  logic [1 : 1] id_23;
  initial id_16 = id_23[-1 : id_3/id_5];
  logic id_24;
  ;
  always @(posedge 1)
    for (id_24 = -1 % -1 == -1'b0; ""; id_2 = 1)
      @(posedge -1) begin : LABEL_0
        assert (id_1);
      end
  module_0 modCall_1 (
      id_19,
      id_9,
      id_1,
      id_8,
      id_6,
      id_11,
      id_21,
      id_10,
      id_7,
      id_13,
      id_10,
      id_19,
      id_9,
      id_4,
      id_8,
      id_15,
      id_1,
      id_8,
      id_21
  );
endmodule
