Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Feb 27 10:55:39 2023
| Host         : FRONTIER running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   254 |
|    Minimum number of control sets                        |   254 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   451 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   254 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     6 |
| >= 16              |   196 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12297 |         2978 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1107 |          368 |
| Yes          | No                    | No                     |           10542 |         2725 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             539 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/bias1_U/bias1_ce0                                                                                                  | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/bias1_U/q0[10]_i_1__0_n_9                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_483/flow_control_loop_pipe_sequential_init_U/i_fu_421                                     | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_483/flow_control_loop_pipe_sequential_init_U/grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_483_ap_start_reg_reg_0                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/E[0]                                                                      | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage0                            | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/w_fu_1480                                                                                                          | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/h_fu_1520                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/flow_control_loop_pipe_sequential_init_U/i_fu_1800                                     |                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/flow_control_loop_pipe_sequential_init_U/E[0]                                          |                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/add_ln2808_1_reg_11300                          |                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/trunc_ln2808_cast18_reg_1103_reg0               |                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/w_fu_1020                                       | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/flow_control_loop_pipe_sequential_init_U/h_fu_1060                                                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage7                            |                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage8                            | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/flow_control_loop_pipe_sequential_init_U/E[0]   | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage0                                                                                               | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/grp_conv2d_fu_451_ap_start_reg_reg                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_483/flow_control_loop_pipe_sequential_init_U/i_fu_420                                     |                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/add_ln2808_reg_10810                            |                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage8                            | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_NS_fsm1                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/flow_control_loop_pipe_sequential_init_U/icmp_ln2838_reg_3060        | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/flow_control_loop_pipe_sequential_init_U/indvar_flatten83_fu_1040                                             | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/flow_control_loop_pipe_sequential_init_U/grp_maxpool2d_1_fu_445_ap_start_reg_reg_0                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/h_fu_152070_out                                                                                                    | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_156[0]                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/flow_control_loop_pipe_sequential_init_U/E[0]                                                                   |                                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/ch_fu_1001                                                                                                    | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2795_4_reg_1146_reg0                   |                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/empty_69_reg_1114_reg0                          |                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/flow_control_loop_pipe_sequential_init_U/icmp_ln2838_reg_3060        |                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/add_ln2864_reg_13450                                                                                            |                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/add_ln2864_reg_1381[9]_i_1_n_9                                                                                |                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_461/flow_control_loop_pipe_sequential_init_U/E[0]                                         |                                                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_461/flow_control_loop_pipe_sequential_init_U/i_2_fu_420                                   |                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/flow_control_loop_pipe_sequential_init_U/E[0]   |                                                                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/flow_control_loop_pipe_sequential_init_U/indvar_flatten83_fu_1040                                             |                                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_439/flow_control_loop_pipe_sequential_init_U/i_fu_420                                      |                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_439/flow_control_loop_pipe_sequential_init_U/i_fu_421                                      | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_439/flow_control_loop_pipe_sequential_init_U/grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_439_ap_start_reg_reg_0                                                        |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/p_mid151_reg_1322_reg0                                                                                        |                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/or_ln2811_4_reg_51080                                                                                              |                                                                                                                                                                                                                                          |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/control_s_axi_U/aw_hs                                                                                                                |                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/E[0]                                                                      | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/SS[0]                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/ap_CS_fsm_state4                                                                                                 |                                                                                                                                                                                                                                          |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/empty_28_reg_1311[6]_i_1_n_9                                                                                  |                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/h_fu_106025_out                                 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/flow_control_loop_pipe_sequential_init_U/h_fu_1060                                                                        |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/och_fu_740                                                                                                       |                                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/or_ln2811_4_reg_51080                                                                                              | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2795_22_reg_5066[9]_i_1_n_9                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/flow_control_loop_pipe_sequential_init_U/ch_fu_961                                                              | design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                            |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/h_fu_152070_out                                                                                                    | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/h_fu_1520                                                                                                                                           |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                                                                                          |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U202/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U124/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U206/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U205/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U125/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U119/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U204/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U201/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U115/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U120/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U133/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U132/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U131/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U130/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U129/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U128/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U203/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U127/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U126/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U208/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U121/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U183/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U122/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U116/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U199/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U114/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U117/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U200/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U123/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U209/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/fmul_32ns_32ns_32_4_max_dsp_1_U118/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0 |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U207/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                               |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/icmp_ln2848_reg_1283                                                                                          |                                                                                                                                                                                                                                          |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/bias1_U/bias1_ce0                                                                                                  |                                                                                                                                                                                                                                          |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/ap_enable_reg_pp0_iter164                                                              |                                                                                                                                                                                                                                          |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/bias2_load_reg_3770                                                  |                                                                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/bias2_U/bias2_ce0                                                    |                                                                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/i_4_fu_580                                                           | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/flow_control_loop_pipe_sequential_init_U/i_4_fu_5806_out                                                                                       |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/flow_control_loop_pipe_sequential_init_U/indvar_flatten77_fu_100_reg[2]                                         |                                                                                                                                                                                                                                          |               13 |             30 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/add_ln2808_2_reg_45870                                                                                             | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2795_11_reg_4521[8]_i_1_n_9                                                                                                                                                         |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/weight2_load_reg_348[31]_i_1_n_9                                     |                                                                                                                                                                                                                                          |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/icmp_ln2811_reg_48410                                                                                              |                                                                                                                                                                                                                                          |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9850                                                                                                           |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_10100                                                                                                          |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_5_reg_13420                       |                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9890                                                                                                           |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/sum_9_1_1_1_reg_56620                                                                                              |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/sum_9_0_1_1_reg_56090                                                                                              |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_10140                                                                                                          |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9930                                                                                                           |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9970                                                                                                           |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2811_18_reg_56750                                                                                         |                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2811_11_reg_56220                                                                                         |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9810                                                                                                           |                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9770                                                                                                           |                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2811_32_reg_57860                                                                                         |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9730                                                                                                           |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_9690                                                                                                           |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2811_25_reg_57280                                                                                         |                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_3_2_1_reg_55760                                                                                                |                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_1_1_2_reg_54760                                                                                                |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_1_1_reg_54660                                                                                                  |                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_1_2_1_reg_54860                                                                                                |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_1_2_2_reg_54910                                                                                                |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_1_2_reg_54810                                                                                                  |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_1_2_reg_55210                                                                                                |                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_1_reg_55110                                                                                                  |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_2_1_reg_55310                                                                                                |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_2_2_reg_55360                                                                                                |                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_2_reg_55260                                                                                                  |                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_3_1_1_reg_55610                                                                                                |                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_3_1_2_reg_55660                                                                                                |                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_3_1_reg_55560                                                                                                  |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/sum_9_2_1_1_reg_57150                                                                                              |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_3_2_2_reg_55810                                                                                                |                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_3_2_reg_55710                                                                                                  |                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/p_66_in                                                                                                            |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/p_5_in                                                                                                             |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/p_52_in                                                                                                            |                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/x_load_49_reg_54010                                                                                                |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/x_load_46_reg_53860                                                                                                |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/x_load_48_reg_53960                                                                                                |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/x_load_47_reg_53910                                                                                                |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/x_load_44_reg_53760                                                                                                |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/sum_9_3_1_1_reg_57730                                                                                              |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/sum_9_2_2_2_reg_57390                                                                                              |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_0_1_reg_12120                             |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_reg_12910                         | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_reg_1291                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_4_reg_13350                       |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_3_reg_13240                       |                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_2_reg_13180                       |                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/select_ln2811_1_reg_13120                       |                                                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/reg_2910                                        |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_10050                                                                                                          |                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_reg_11970                                   |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_2_reg_12970                               |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_2_2_reg_13070                             |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_2_1_reg_13020                             |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_1_reg_12560                               |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_1_1_reg_12710                             |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/reg_2870                                        |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/mul_0_1_2_reg_12810                             |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/h_fu_106025_out                                 |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/sum_fu_50[31]_i_1_n_9                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/flow_control_loop_pipe_sequential_init_U/i_4_fu_5806_out                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/reg_126[31]_i_1_n_9                                                  |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/control_s_axi_U/int_y/ar_hs                                                                                                          |                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                    |                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/ap_CS_fsm_state34                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_maxpool2d_1_fu_445/and_ln2860_fu_967_p2                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/and_ln2860_fu_932_p2                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_461/select_ln2874_reg_183[31]_i_1__0_n_9                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_439/select_ln2874_reg_183[31]_i_1_n_9                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_483/select_ln2874_reg_183[31]_i_1__1_n_9                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/reg_10010                                                                                                          |                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/sum_5_0_1_1_reg_13290                           |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage1                                                                                               | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2811_reg_5586                                                                                                                                                                       |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_1_1_reg_54110                                                                                                |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_1_2_reg_54160                                                                                                |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_1_reg_54060                                                                                                  |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_2_1_reg_54260                                                                                                |                                                                                                                                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_2_2_reg_54310                                                                                                |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_2_reg_54210                                                                                                  |                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/sum_2_0_2_1_reg_13470                           |                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/ap_CS_fsm_pp0_stage0                                                 |                                                                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/icmp_ln2811_reg_48410                                                                                              | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/select_ln2795_18_reg_4803[9]_i_1_n_9                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage8                            |                                                                                                                                                                                                                                          |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/add_ln2816_5_reg_11770                          |                                                                                                                                                                                                                                          |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/add_ln2827_reg_13580                            |                                                                                                                                                                                                                                          |               18 |             44 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                                                                          |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                                          |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/E[0]                                                                      |                                                                                                                                                                                                                                          |               22 |             54 |         2.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/add_ln2808_2_reg_45870                                                                                             |                                                                                                                                                                                                                                          |               22 |             57 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_8_reg_52510                                                                                           |                                                                                                                                                                                                                                          |               18 |             62 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_7_reg_52460                                                                                           |                                                                                                                                                                                                                                          |               20 |             62 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state28                                                                                                                    |                                                                                                                                                                                                                                          |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state25                                                                                                                    |                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state21                                                                                                                    |                                                                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state32                                                                                                                    |                                                                                                                                                                                                                                          |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state33                                                                                                                    |                                                                                                                                                                                                                                          |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state26                                                                                                                    |                                                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state31                                                                                                                    |                                                                                                                                                                                                                                          |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_0_1_reg_54410                                                                                                |                                                                                                                                                                                                                                          |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_0_0_2_reg_54460                                                                                                |                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state30                                                                                                                    |                                                                                                                                                                                                                                          |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state29                                                                                                                    |                                                                                                                                                                                                                                          |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state20                                                                                                                    |                                                                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state22                                                                                                                    |                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state18                                                                                                                    |                                                                                                                                                                                                                                          |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state23                                                                                                                    |                                                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state19                                                                                                                    |                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state24                                                                                                                    |                                                                                                                                                                                                                                          |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/ap_CS_fsm_state27                                                                                                                    |                                                                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_1_reg_54510                                                                                                    |                                                                                                                                                                                                                                          |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_0_1_reg_55010                                                                                                |                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_0_2_reg_55060                                                                                                |                                                                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/mul_2_reg_54960                                                                                                    |                                                                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/ap_CS_fsm_pp0_stage2                                                 |                                                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_489/p_0_in0_out[0]                                                                         |                                                                                                                                                                                                                                          |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage2                            |                                                                                                                                                                                                                                          |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage4                            |                                                                                                                                                                                                                                          |                4 |             64 |        16.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage1                            |                                                                                                                                                                                                                                          |               11 |             69 |         6.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage3                            |                                                                                                                                                                                                                                          |                5 |             72 |        14.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage2                                                                                               | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_NS_fsm174_out                                                                                                                                                                             |               13 |             75 |         5.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage2                                                                                               | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                          |               19 |             76 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage0                            |                                                                                                                                                                                                                                          |               28 |             91 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_14_reg_52810                                                                                          |                                                                                                                                                                                                                                          |               17 |             92 |         5.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_13_reg_52760                                                                                          |                                                                                                                                                                                                                                          |               23 |             92 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_12_reg_52710                                                                                          |                                                                                                                                                                                                                                          |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_16_reg_50210                                                                                          |                                                                                                                                                                                                                                          |               18 |             92 |         5.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_10_reg_52610                                                                                          |                                                                                                                                                                                                                                          |               25 |             94 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_11_reg_52660                                                                                          |                                                                                                                                                                                                                                          |               18 |             94 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_19_reg_50360                                                                                          |                                                                                                                                                                                                                                          |               25 |             94 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_18_reg_50310                                                                                          |                                                                                                                                                                                                                                          |               26 |             94 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_1_fu_429/grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187/ap_CS_fsm_pp0_stage5                            |                                                                                                                                                                                                                                          |               10 |             96 |         9.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_21_reg_50460                                                                                          |                                                                                                                                                                                                                                          |               27 |            124 |         4.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_29_reg_47620                                                                                          |                                                                                                                                                                                                                                          |               29 |            124 |         4.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/p_11_in                                                                                                            |                                                                                                                                                                                                                                          |               47 |            156 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0                                                                                                                                          |               84 |            189 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/weight1_load_15_reg_50160                                                                                          |                                                                                                                                                                                                                                          |               75 |            340 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/h_fu_152070_out                                                                                                    |                                                                                                                                                                                                                                          |               93 |            428 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage1                                                                                               |                                                                                                                                                                                                                                          |              245 |           1574 |         6.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage0                                                                                               |                                                                                                                                                                                                                                          |              279 |           1620 |         5.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/ap_CS_fsm_pp0_stage2                                                                                               |                                                                                                                                                                                                                                          |              330 |           1938 |         5.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                                                                                                          |             2983 |          12672 |         4.25 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


