<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>my_parser &mdash; VHDL generation model 1.0.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=19f00094" />

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../_static/jquery.js?v=5d32c60e"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../_static/documentation_options.js?v=8d563738"></script>
        <script src="../_static/doctools.js?v=9a2dae69"></script>
        <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            VHDL generation model
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../modules.html">model</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">VHDL generation model</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Module code</a></li>
      <li class="breadcrumb-item active">my_parser</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <h1>Source code for my_parser</h1><div class="highlight"><pre>
<span></span><span class="kn">import</span> <span class="nn">re</span>
<span class="kn">import</span> <span class="nn">glob</span>

<span class="kn">from</span> <span class="nn">typing</span> <span class="kn">import</span> <span class="n">List</span>
<span class="kn">from</span> <span class="nn">generic</span> <span class="kn">import</span> <span class="n">Generic</span>
<span class="kn">from</span> <span class="nn">port</span> <span class="kn">import</span> <span class="n">Port</span>
<span class="kn">from</span> <span class="nn">a_signal</span> <span class="kn">import</span> <span class="n">Signal</span>
<span class="kn">from</span> <span class="nn">component</span> <span class="kn">import</span> <span class="n">Component</span>

<span class="c1">####################################################################################################################</span>

<div class="viewcode-block" id="port_direction">
<a class="viewcode-back" href="../my_parser.html#my_parser.port_direction">[docs]</a>
<span class="k">def</span> <span class="nf">port_direction</span><span class="p">(</span><span class="n">direction</span> <span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">str</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Converts a Verilog port direction to a VHDL port direction.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    direction : str</span>
<span class="sd">        The port direction in Verilog (&quot;input&quot;, &quot;output&quot;, &quot;inout&quot;).</span>

<span class="sd">    Returns</span>
<span class="sd">    -------</span>
<span class="sd">    str</span>
<span class="sd">        The corresponding port direction in VHDL (&quot;in&quot;, &quot;out&quot;, &quot;inout&quot;).</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">if</span> <span class="n">direction</span> <span class="o">==</span> <span class="s2">&quot;input&quot;</span><span class="p">:</span>
        <span class="k">return</span> <span class="s2">&quot;in&quot;</span>
    <span class="k">elif</span> <span class="n">direction</span> <span class="o">==</span> <span class="s2">&quot;output&quot;</span><span class="p">:</span>
        <span class="k">return</span> <span class="s2">&quot;out&quot;</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="k">return</span> <span class="s2">&quot;inout&quot;</span></div>


<span class="c1">####################################################################################################################</span>

<div class="viewcode-block" id="parser">
<a class="viewcode-back" href="../my_parser.html#my_parser.parser">[docs]</a>
<span class="k">def</span> <span class="nf">parser</span><span class="p">(</span><span class="n">file_name</span> <span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">Component</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Parses a Verilog file to extract the module name, generics, and ports, then creates a Component object.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    file_name : str</span>
<span class="sd">        The name of the Verilog file to parse.</span>

<span class="sd">    Returns</span>
<span class="sd">    -------</span>
<span class="sd">    Component</span>
<span class="sd">        A Component object representing the parsed Verilog module, or None in case of an error.</span>

<span class="sd">    Raises</span>
<span class="sd">    ------</span>
<span class="sd">    Exception</span>
<span class="sd">        If an error occurs during parsing, it prints an error message and returns None.</span>

<span class="sd">    Notes</span>
<span class="sd">    -----</span>
<span class="sd">    The function performs the following steps:</span>
<span class="sd">        1. Initializes variables to store different parts of the module.</span>
<span class="sd">        2. Reads the Verilog file line by line, ignoring comments and empty lines.</span>
<span class="sd">        3. Detects the start of the module to capture the generic part.</span>
<span class="sd">        4. Captures I/O ports and their names for later use.</span>
<span class="sd">        5. Uses regular expressions to extract the module name, generics, and ports.</span>
<span class="sd">        6. Constructs `Signal`, `Generic`, and `Port` objects from the parsed data.</span>
<span class="sd">        7. Creates and returns a `Component` object representing the module.</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="k">try</span><span class="p">:</span>
        <span class="c1"># Initialize variables to store different parts of the module</span>
        <span class="n">module_parag</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="n">generic_parag</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="n">io_parag</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="n">ports_parag</span> <span class="o">=</span> <span class="kc">None</span>

        <span class="c1"># Temporary variables to store the content of the sections as they are read</span>
        <span class="n">current_module_parag</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="n">current_generic_parag</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="n">current_io_parag</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="n">current_ports_parag</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>

        <span class="c1"># Flag to indicate if ports are being retrieved</span>
        <span class="n">get_ports</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="n">io_names</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="c1"># Read the Verilog file line by line</span>
        <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">file_name</span><span class="p">,</span> <span class="s1">&#39;r&#39;</span><span class="p">)</span> <span class="k">as</span> <span class="n">file</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">line</span> <span class="ow">in</span> <span class="n">file</span><span class="p">:</span>
                <span class="c1"># Ignore comment lines and empty lines</span>
                <span class="n">line</span> <span class="o">=</span> <span class="n">line</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;//&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span>
                <span class="k">if</span> <span class="ow">not</span> <span class="n">line</span><span class="p">:</span>
                    <span class="k">continue</span>

                <span class="c1"># If retrieving ports and they are still in io_names, add them to current_ports_parag</span>
                <span class="k">if</span> <span class="n">get_ports</span> <span class="ow">and</span> <span class="nb">len</span><span class="p">(</span><span class="n">io_names</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
                    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">io_names</span><span class="p">:</span>
                        <span class="k">if</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">line</span> <span class="ow">and</span> <span class="nb">len</span><span class="p">(</span><span class="n">io_names</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
                            <span class="n">io_names</span><span class="o">.</span><span class="n">remove</span><span class="p">(</span><span class="n">i</span><span class="p">)</span>
                            <span class="n">current_ports_parag</span> <span class="o">=</span> <span class="n">current_ports_parag</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="n">line</span>

                <span class="c1"># Detect the start of the module to capture the generic part</span>
                <span class="k">if</span> <span class="n">generic_parag</span> <span class="o">==</span> <span class="kc">None</span> <span class="ow">and</span> <span class="n">line</span><span class="o">.</span><span class="n">split</span><span class="p">()[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span><span class="o">.</span><span class="n">lower</span><span class="p">()</span> <span class="o">==</span> <span class="s2">&quot;module&quot;</span><span class="p">:</span>
                    <span class="n">generic_parag</span> <span class="o">=</span> <span class="n">current_generic_parag</span>
                
                <span class="c1"># Detect the end of the port declaration</span>
                <span class="k">if</span> <span class="n">io_parag</span> <span class="o">==</span> <span class="kc">None</span> <span class="ow">and</span> <span class="n">line</span><span class="o">.</span><span class="n">endswith</span><span class="p">(</span><span class="s1">&#39;);&#39;</span><span class="p">):</span>
                    <span class="n">current_io_parag</span> <span class="o">=</span> <span class="n">current_io_parag</span> <span class="o">+</span> <span class="s2">&quot; &quot;</span> <span class="o">+</span> <span class="n">line</span>
                    <span class="n">io_parag</span> <span class="o">=</span> <span class="n">current_io_parag</span>

                    <span class="c1"># Extract I/O names between parentheses</span>
                    <span class="n">io_name_pattern</span> <span class="o">=</span> <span class="sa">r</span><span class="s1">&#39;\((.*?)\);&#39;</span>
                    <span class="n">match</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">search</span><span class="p">(</span><span class="n">io_name_pattern</span><span class="p">,</span> <span class="n">io_parag</span><span class="p">)</span>
                    <span class="k">if</span> <span class="n">match</span><span class="p">:</span>
                        <span class="n">io_names</span> <span class="o">=</span> <span class="n">match</span><span class="o">.</span><span class="n">group</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)</span>
                        <span class="n">io_names</span> <span class="o">=</span> <span class="p">[</span><span class="n">var</span><span class="o">.</span><span class="n">strip</span><span class="p">()</span> <span class="k">for</span> <span class="n">var</span> <span class="ow">in</span> <span class="n">io_names</span><span class="p">]</span>
                        <span class="n">get_ports</span> <span class="o">=</span> <span class="kc">True</span>

                <span class="c1"># Construct the paragraphs</span>
                <span class="k">if</span> <span class="n">generic_parag</span> <span class="o">==</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">current_generic_parag</span> <span class="o">=</span> <span class="n">current_generic_parag</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="n">line</span>
                <span class="k">elif</span> <span class="n">module_parag</span> <span class="o">==</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">current_module_parag</span> <span class="o">=</span> <span class="n">current_module_parag</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="n">line</span>
                    <span class="n">module_parag</span> <span class="o">=</span> <span class="n">current_module_parag</span>
                    <span class="n">current_io_parag</span> <span class="o">=</span> <span class="n">module_parag</span>
                <span class="k">elif</span> <span class="n">io_parag</span> <span class="o">==</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">current_io_parag</span> <span class="o">=</span> <span class="n">current_io_parag</span> <span class="o">+</span> <span class="s2">&quot; &quot;</span> <span class="o">+</span> <span class="n">line</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">io_names</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
                        <span class="n">ports_parag</span> <span class="o">=</span> <span class="n">current_ports_parag</span>
                        <span class="k">break</span>

        <span class="c1"># Regular expressions to capture different parts of the module</span>
        <span class="n">module_name_pattern</span> <span class="o">=</span> <span class="sa">r</span><span class="s1">&#39;module\s+(\w+)&#39;</span>
        <span class="n">generic_pattern</span> <span class="o">=</span> <span class="sa">r</span><span class="s1">&#39;\(\*\s*(\w+)\s*=\s*\&quot;(.*?)\&quot;\s*\*\)&#39;</span>
        <span class="n">port_pattern</span> <span class="o">=</span> <span class="sa">r</span><span class="s1">&#39;(input|output|inout)\s+(?:\[(\d+):\d+\])?\s*(\w+)\s*;&#39;</span>
        
        <span class="c1"># Extract the module name</span>
        <span class="n">module_name_match</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">search</span><span class="p">(</span><span class="n">module_name_pattern</span><span class="p">,</span> <span class="n">module_parag</span><span class="p">)</span>
        <span class="n">module_name</span> <span class="o">=</span> <span class="n">module_name_match</span><span class="o">.</span><span class="n">group</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="k">if</span> <span class="n">module_name_match</span> <span class="k">else</span> <span class="s1">&#39;Module name not found&#39;</span>

        <span class="c1"># Construct the generic part</span>
        <span class="n">generic_matches</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">generic_pattern</span><span class="p">,</span> <span class="n">generic_parag</span><span class="p">)</span>
        <span class="n">signals_of_generic_part</span> <span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="n">Signal</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">name</span><span class="p">,</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">generic_matches</span><span class="p">:</span>
            <span class="k">try</span><span class="p">:</span>
                <span class="n">t</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">value</span><span class="p">)</span>
            <span class="k">except</span><span class="p">:</span>
                <span class="k">continue</span>
            <span class="n">s</span> <span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="s2">&quot;integer&quot;</span><span class="p">,</span> <span class="kc">None</span><span class="p">,</span> <span class="n">value</span><span class="p">)</span>
            <span class="n">signals_of_generic_part</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">s</span><span class="p">)</span>
        <span class="n">generic_part</span> <span class="p">:</span> <span class="n">Generic</span> <span class="o">=</span> <span class="n">Generic</span><span class="p">(</span><span class="n">signals_of_generic_part</span><span class="p">)</span>
        
        <span class="c1"># Construct the ports part</span>
        <span class="n">ports_matches</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">findall</span><span class="p">(</span><span class="n">port_pattern</span><span class="p">,</span> <span class="n">ports_parag</span><span class="p">)</span>
        <span class="n">signals_of_port_part</span> <span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="n">Signal</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">direction</span><span class="p">,</span> <span class="n">nb_bits</span><span class="p">,</span> <span class="n">port_name</span> <span class="ow">in</span> <span class="n">ports_matches</span><span class="p">:</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">nb_bits</span><span class="p">:</span>
                <span class="n">nb_bits</span> <span class="o">=</span> <span class="s2">&quot;0&quot;</span>
            <span class="n">s</span> <span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">port_name</span><span class="p">,</span> <span class="nb">int</span><span class="p">(</span><span class="n">nb_bits</span><span class="p">)</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="n">port_direction</span><span class="p">(</span><span class="n">direction</span><span class="p">))</span>
            <span class="n">signals_of_port_part</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">s</span><span class="p">)</span>
        <span class="n">port_part</span> <span class="p">:</span> <span class="n">Port</span> <span class="o">=</span> <span class="n">Port</span><span class="p">(</span><span class="n">signals_of_port_part</span><span class="p">)</span>

        <span class="c1"># Print statements for verification (can be removed in production)</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;module ******* : </span><span class="si">{</span><span class="n">module_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;generic ****** : </span><span class="si">{</span><span class="n">generic_part</span><span class="o">.</span><span class="n">generic_to_vhdl</span><span class="p">()</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;ports ******** : </span><span class="si">{</span><span class="n">port_part</span><span class="o">.</span><span class="n">port_to_vhdl</span><span class="p">()</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>

        <span class="c1"># Create and return the component</span>
        <span class="n">component</span> <span class="p">:</span> <span class="n">Component</span> <span class="o">=</span> <span class="n">Component</span><span class="p">(</span><span class="n">module_name</span><span class="p">,</span> <span class="n">generic_part</span><span class="p">,</span> <span class="n">port_part</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">component</span>
    
    <span class="k">except</span> <span class="ne">Exception</span> <span class="k">as</span> <span class="n">e</span><span class="p">:</span>
        <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Error parsing file </span><span class="si">{</span><span class="n">file_name</span><span class="si">}</span><span class="s2">: </span><span class="si">{</span><span class="n">e</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
        <span class="k">return</span> <span class="kc">None</span></div>

    
<span class="c1">####################################################################################################################</span>

<div class="viewcode-block" id="extract_components">
<a class="viewcode-back" href="../my_parser.html#my_parser.extract_components">[docs]</a>
<span class="k">def</span> <span class="nf">extract_components</span><span class="p">(</span><span class="n">folder</span> <span class="p">:</span> <span class="nb">str</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="n">List</span><span class="p">[</span><span class="n">Component</span><span class="p">]:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Extracts components from all Verilog files in a specified folder.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    folder : str</span>
<span class="sd">        The path to the folder containing Verilog files.</span>

<span class="sd">    Returns</span>
<span class="sd">    -------</span>
<span class="sd">    List[Component]</span>
<span class="sd">        A list of Component objects extracted from the Verilog files.</span>
<span class="sd">    </span>
<span class="sd">    Notes</span>
<span class="sd">    -----</span>
<span class="sd">    The function performs the following steps:</span>
<span class="sd">        1. Uses `glob` to find all Verilog files in the specified folder.</span>
<span class="sd">        2. Iterates through the list of file paths, parsing each file to extract components.</span>
<span class="sd">        3. Adds successfully parsed components to the return list.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">components_file_list</span> <span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="nb">str</span><span class="p">]</span> <span class="o">=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">folder</span><span class="si">}</span><span class="s2">/*.v&quot;</span><span class="p">)</span>

    <span class="n">components_list</span> <span class="p">:</span> <span class="n">List</span><span class="p">[</span><span class="n">Component</span><span class="p">]</span> <span class="o">=</span> <span class="p">[]</span>

    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">components_file_list</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">parser</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">!=</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">components_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">parser</span><span class="p">(</span><span class="n">i</span><span class="p">))</span>

    <span class="k">return</span> <span class="n">components_list</span></div>

</pre></div>

           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, Bilal LATRACH.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>