/* SPDX-License-Identifier: BSD-3-Clause */
/* Copyright (c) 2023 RISC-V International */
/*
 * This file is auto-generated by riscv-unified-db
 */

#ifndef RISCV_ENCODING_H
#define RISCV_ENCODING_H
#define MATCH_ADD 0x33
#define MASK_ADD 0xfe00707f
#define MATCH_ADD_UW 0x800003b
#define MASK_ADD_UW 0xfe00707f
#define MATCH_ADDI 0x13
#define MASK_ADDI 0x707f
#define MATCH_ADDIW 0x1b
#define MASK_ADDIW 0x707f
#define MATCH_ADDW 0x3b
#define MASK_ADDW 0xfe00707f
#define MATCH_AES32DSI 0x2a000033
#define MASK_AES32DSI 0x3e00707f
#define MATCH_AES32DSMI 0x2e000033
#define MASK_AES32DSMI 0x3e00707f
#define MATCH_AES32ESI 0x22000033
#define MASK_AES32ESI 0x3e00707f
#define MATCH_AES32ESMI 0x26000033
#define MASK_AES32ESMI 0x3e00707f
#define MATCH_AES64DS 0x3a000033
#define MASK_AES64DS 0xfe00707f
#define MATCH_AES64DSM 0x3e000033
#define MASK_AES64DSM 0xfe00707f
#define MATCH_AES64ES 0x32000033
#define MASK_AES64ES 0xfe00707f
#define MATCH_AES64ESM 0x36000033
#define MASK_AES64ESM 0xfe00707f
#define MATCH_AES64IM 0x30001013
#define MASK_AES64IM 0xfff0707f
#define MATCH_AES64KS1I 0x31001013
#define MASK_AES64KS1I 0xff00707f
#define MATCH_AES64KS2 0x7e000033
#define MASK_AES64KS2 0xfe00707f
#define MATCH_AMOADD_B 0x2f
#define MASK_AMOADD_B 0xf800707f
#define MATCH_AMOADD_D 0x302f
#define MASK_AMOADD_D 0xf800707f
#define MATCH_AMOADD_H 0x102f
#define MASK_AMOADD_H 0xf800707f
#define MATCH_AMOADD_W 0x202f
#define MASK_AMOADD_W 0xf800707f
#define MATCH_AMOAND_B 0x6000002f
#define MASK_AMOAND_B 0xf800707f
#define MATCH_AMOAND_D 0x6000302f
#define MASK_AMOAND_D 0xf800707f
#define MATCH_AMOAND_H 0x6000102f
#define MASK_AMOAND_H 0xf800707f
#define MATCH_AMOAND_W 0x6000202f
#define MASK_AMOAND_W 0xf800707f
#define MATCH_AMOCAS_B 0x2800002f
#define MASK_AMOCAS_B 0xf800707f
#define MATCH_AMOCAS_D 0x2800302f
#define MASK_AMOCAS_D 0xf800707f
#define MATCH_AMOCAS_D_RV32 0x2800302f
#define MASK_AMOCAS_D_RV32 0xf800707f
#define MATCH_AMOCAS_H 0x2800102f
#define MASK_AMOCAS_H 0xf800707f
#define MATCH_AMOCAS_Q 0x2800402f
#define MASK_AMOCAS_Q 0xf800707f
#define MATCH_AMOCAS_W 0x2800202f
#define MASK_AMOCAS_W 0xf800707f
#define MATCH_AMOMAX_B 0xa000002f
#define MASK_AMOMAX_B 0xf800707f
#define MATCH_AMOMAX_D 0xa000302f
#define MASK_AMOMAX_D 0xf800707f
#define MATCH_AMOMAX_H 0xa000102f
#define MASK_AMOMAX_H 0xf800707f
#define MATCH_AMOMAX_W 0xa000202f
#define MASK_AMOMAX_W 0xf800707f
#define MATCH_AMOMAXU_B 0xe000002f
#define MASK_AMOMAXU_B 0xf800707f
#define MATCH_AMOMAXU_D 0xe000302f
#define MASK_AMOMAXU_D 0xf800707f
#define MATCH_AMOMAXU_H 0xe000102f
#define MASK_AMOMAXU_H 0xf800707f
#define MATCH_AMOMAXU_W 0xe000202f
#define MASK_AMOMAXU_W 0xf800707f
#define MATCH_AMOMIN_B 0x8000002f
#define MASK_AMOMIN_B 0xf800707f
#define MATCH_AMOMIN_D 0x8000302f
#define MASK_AMOMIN_D 0xf800707f
#define MATCH_AMOMIN_H 0x8000102f
#define MASK_AMOMIN_H 0xf800707f
#define MATCH_AMOMIN_W 0x8000202f
#define MASK_AMOMIN_W 0xf800707f
#define MATCH_AMOMINU_B 0xc000002f
#define MASK_AMOMINU_B 0xf800707f
#define MATCH_AMOMINU_D 0xc000302f
#define MASK_AMOMINU_D 0xf800707f
#define MATCH_AMOMINU_H 0xc000102f
#define MASK_AMOMINU_H 0xf800707f
#define MATCH_AMOMINU_W 0xc000202f
#define MASK_AMOMINU_W 0xf800707f
#define MATCH_AMOOR_B 0x4000002f
#define MASK_AMOOR_B 0xf800707f
#define MATCH_AMOOR_D 0x4000302f
#define MASK_AMOOR_D 0xf800707f
#define MATCH_AMOOR_H 0x4000102f
#define MASK_AMOOR_H 0xf800707f
#define MATCH_AMOOR_W 0x4000202f
#define MASK_AMOOR_W 0xf800707f
#define MATCH_AMOSWAP_B 0x800002f
#define MASK_AMOSWAP_B 0xf800707f
#define MATCH_AMOSWAP_D 0x800302f
#define MASK_AMOSWAP_D 0xf800707f
#define MATCH_AMOSWAP_H 0x800102f
#define MASK_AMOSWAP_H 0xf800707f
#define MATCH_AMOSWAP_W 0x800202f
#define MASK_AMOSWAP_W 0xf800707f
#define MATCH_AMOXOR_B 0x2000002f
#define MASK_AMOXOR_B 0xf800707f
#define MATCH_AMOXOR_D 0x2000302f
#define MASK_AMOXOR_D 0xf800707f
#define MATCH_AMOXOR_H 0x2000102f
#define MASK_AMOXOR_H 0xf800707f
#define MATCH_AMOXOR_W 0x2000202f
#define MASK_AMOXOR_W 0xf800707f
#define MATCH_AND 0x7033
#define MASK_AND 0xfe00707f
#define MATCH_ANDI 0x7013
#define MASK_ANDI 0x707f
#define MATCH_ANDN 0x40007033
#define MASK_ANDN 0xfe00707f
#define MATCH_AUIPC 0x17
#define MASK_AUIPC 0x7f
#define MATCH_BCLR 0x48001033
#define MASK_BCLR 0xfe00707f
#define MATCH_BCLRI 0x48001013
#define MASK_BCLRI 0xfc00707f
#define MATCH_BCLRI_RV32 0x48001013
#define MASK_BCLRI_RV32 0xfe00707f
#define MATCH_BEQ 0x63
#define MASK_BEQ 0x707f
#define MATCH_BEXT 0x48005033
#define MASK_BEXT 0xfe00707f
#define MATCH_BEXTI 0x48005013
#define MASK_BEXTI 0xfc00707f
#define MATCH_BEXTI_RV32 0x48005013
#define MASK_BEXTI_RV32 0xfe00707f
#define MATCH_BGE 0x5063
#define MASK_BGE 0x707f
#define MATCH_BGEU 0x7063
#define MASK_BGEU 0x707f
#define MATCH_BINV 0x68001033
#define MASK_BINV 0xfe00707f
#define MATCH_BINVI 0x68001013
#define MASK_BINVI 0xfc00707f
#define MATCH_BINVI_RV32 0x68001013
#define MASK_BINVI_RV32 0xfe00707f
#define MATCH_BLT 0x4063
#define MASK_BLT 0x707f
#define MATCH_BLTU 0x6063
#define MASK_BLTU 0x707f
#define MATCH_BNE 0x1063
#define MASK_BNE 0x707f
#define MATCH_BREV8 0x68705013
#define MASK_BREV8 0xfff0707f
#define MATCH_BSET 0x28001033
#define MASK_BSET 0xfe00707f
#define MATCH_BSETI 0x28001013
#define MASK_BSETI 0xfc00707f
#define MATCH_BSETI_RV32 0x28001013
#define MASK_BSETI_RV32 0xfe00707f
#define MATCH_C_ADD 0x9002
#define MASK_C_ADD 0xf003
#define MATCH_C_ADDI 0x1
#define MASK_C_ADDI 0xe003
#define MATCH_C_ADDI16SP 0x6101
#define MASK_C_ADDI16SP 0xef83
#define MATCH_C_ADDI4SPN 0x0
#define MASK_C_ADDI4SPN 0xe003
#define MATCH_C_ADDIW 0x2001
#define MASK_C_ADDIW 0xe003
#define MATCH_C_ADDW 0x9c21
#define MASK_C_ADDW 0xfc63
#define MATCH_C_AND 0x8c61
#define MASK_C_AND 0xfc63
#define MATCH_C_ANDI 0x8801
#define MASK_C_ANDI 0xec03
#define MATCH_C_BEQZ 0xc001
#define MASK_C_BEQZ 0xe003
#define MATCH_C_BNEZ 0xe001
#define MASK_C_BNEZ 0xe003
#define MATCH_C_EBREAK 0x9002
#define MASK_C_EBREAK 0xffff
#define MATCH_C_FLD 0x2000
#define MASK_C_FLD 0xe003
#define MATCH_C_FLDSP 0x2002
#define MASK_C_FLDSP 0xe003
#define MATCH_C_FLW 0x6000
#define MASK_C_FLW 0xe003
#define MATCH_C_FLWSP 0x6002
#define MASK_C_FLWSP 0xe003
#define MATCH_C_FSD 0xa000
#define MASK_C_FSD 0xe003
#define MATCH_C_FSDSP 0xa002
#define MASK_C_FSDSP 0xe003
#define MATCH_C_FSW 0xe000
#define MASK_C_FSW 0xe003
#define MATCH_C_FSWSP 0xe002
#define MASK_C_FSWSP 0xe003
#define MATCH_C_J 0xa001
#define MASK_C_J 0xe003
#define MATCH_C_JAL 0x2001
#define MASK_C_JAL 0xe003
#define MATCH_C_JALR 0x9002
#define MASK_C_JALR 0xf07f
#define MATCH_C_JR 0x8002
#define MASK_C_JR 0xf07f
#define MATCH_C_LBU 0x8000
#define MASK_C_LBU 0xfc03
#define MATCH_C_LD 0x6000
#define MASK_C_LD 0xe003
#define MATCH_C_LDSP 0x6002
#define MASK_C_LDSP 0xe003
#define MATCH_C_LH 0x8440
#define MASK_C_LH 0xfc43
#define MATCH_C_LHU 0x8400
#define MASK_C_LHU 0xfc43
#define MATCH_C_LI 0x4001
#define MASK_C_LI 0xe003
#define MATCH_C_LUI 0x6001
#define MASK_C_LUI 0xe003
#define MATCH_C_LW 0x4000
#define MASK_C_LW 0xe003
#define MATCH_C_LWSP 0x4002
#define MASK_C_LWSP 0xe003
#define MATCH_C_MOP_N 0x6081
#define MASK_C_MOP_N 0xf8ff
#define MATCH_C_MUL 0x9c41
#define MASK_C_MUL 0xfc63
#define MATCH_C_MV 0x8002
#define MASK_C_MV 0xf003
#define MATCH_C_NOP 0x1
#define MASK_C_NOP 0xffff
#define MATCH_C_NOT 0x9c75
#define MASK_C_NOT 0xfc7f
#define MATCH_C_OR 0x8c41
#define MASK_C_OR 0xfc63
#define MATCH_C_SB 0x8800
#define MASK_C_SB 0xfc03
#define MATCH_C_SD 0xe000
#define MASK_C_SD 0xe003
#define MATCH_C_SDSP 0xe002
#define MASK_C_SDSP 0xe003
#define MATCH_C_SEXT_B 0x9c65
#define MASK_C_SEXT_B 0xfc7f
#define MATCH_C_SEXT_H 0x9c6d
#define MASK_C_SEXT_H 0xfc7f
#define MATCH_C_SH 0x8c00
#define MASK_C_SH 0xfc43
#define MATCH_C_SLLI 0x2
#define MASK_C_SLLI 0xe003
#define MATCH_C_SLLI_RV32 0x2
#define MASK_C_SLLI_RV32 0xf003
#define MATCH_C_SRAI 0x8401
#define MASK_C_SRAI 0xec03
#define MATCH_C_SRAI_RV32 0x8401
#define MASK_C_SRAI_RV32 0xfc03
#define MATCH_C_SRLI 0x8001
#define MASK_C_SRLI 0xec03
#define MATCH_C_SRLI_RV32 0x8001
#define MASK_C_SRLI_RV32 0xfc03
#define MATCH_C_SUB 0x8c01
#define MASK_C_SUB 0xfc63
#define MATCH_C_SUBW 0x9c01
#define MASK_C_SUBW 0xfc63
#define MATCH_C_SW 0xc000
#define MASK_C_SW 0xe003
#define MATCH_C_SWSP 0xc002
#define MASK_C_SWSP 0xe003
#define MATCH_C_XOR 0x8c21
#define MASK_C_XOR 0xfc63
#define MATCH_C_ZEXT_B 0x9c61
#define MASK_C_ZEXT_B 0xfc7f
#define MATCH_C_ZEXT_H 0x9c69
#define MASK_C_ZEXT_H 0xfc7f
#define MATCH_C_ZEXT_W 0x9c71
#define MASK_C_ZEXT_W 0xfc7f
#define MATCH_CBO_CLEAN 0x10200f
#define MASK_CBO_CLEAN 0xfff07fff
#define MATCH_CBO_FLUSH 0x20200f
#define MASK_CBO_FLUSH 0xfff07fff
#define MATCH_CBO_INVAL 0x200f
#define MASK_CBO_INVAL 0xfff07fff
#define MATCH_CBO_ZERO 0x40200f
#define MASK_CBO_ZERO 0xfff07fff
#define MATCH_CLMUL 0xa001033
#define MASK_CLMUL 0xfe00707f
#define MATCH_CLMULH 0xa003033
#define MASK_CLMULH 0xfe00707f
#define MATCH_CLMULR 0xa002033
#define MASK_CLMULR 0xfe00707f
#define MATCH_CLZ 0x60001013
#define MASK_CLZ 0xfff0707f
#define MATCH_CLZW 0x6000101b
#define MASK_CLZW 0xfff0707f
#define MATCH_CM_MVA01S 0xac62
#define MASK_CM_MVA01S 0xfc63
#define MATCH_CM_MVSA01 0xac22
#define MASK_CM_MVSA01 0xfc63
#define MATCH_CM_POP 0xba02
#define MASK_CM_POP 0xff03
#define MATCH_CM_POPRET 0xbe02
#define MASK_CM_POPRET 0xff03
#define MATCH_CM_POPRETZ 0xbc02
#define MASK_CM_POPRETZ 0xff03
#define MATCH_CM_PUSH 0xb802
#define MASK_CM_PUSH 0xff03
#define MATCH_CPOP 0x60201013
#define MASK_CPOP 0xfff0707f
#define MATCH_CPOPW 0x6020101b
#define MASK_CPOPW 0xfff0707f
#define MATCH_CSRRC 0x3073
#define MASK_CSRRC 0x707f
#define MATCH_CSRRCI 0x7073
#define MASK_CSRRCI 0x707f
#define MATCH_CSRRS 0x2073
#define MASK_CSRRS 0x707f
#define MATCH_CSRRSI 0x6073
#define MASK_CSRRSI 0x707f
#define MATCH_CSRRW 0x1073
#define MASK_CSRRW 0x707f
#define MATCH_CSRRWI 0x5073
#define MASK_CSRRWI 0x707f
#define MATCH_CTZ 0x60101013
#define MASK_CTZ 0xfff0707f
#define MATCH_CTZW 0x6010101b
#define MASK_CTZW 0xfff0707f
#define MATCH_CZERO_EQZ 0xe005033
#define MASK_CZERO_EQZ 0xfe00707f
#define MATCH_CZERO_NEZ 0xe007033
#define MASK_CZERO_NEZ 0xfe00707f
#define MATCH_DIV 0x2004033
#define MASK_DIV 0xfe00707f
#define MATCH_DIVU 0x2005033
#define MASK_DIVU 0xfe00707f
#define MATCH_DIVUW 0x200503b
#define MASK_DIVUW 0xfe00707f
#define MATCH_DIVW 0x200403b
#define MASK_DIVW 0xfe00707f
#define MATCH_DRET 0x7b200073
#define MASK_DRET 0xffffffff
#define MATCH_EBREAK 0x100073
#define MASK_EBREAK 0xffffffff
#define MATCH_ECALL 0x73
#define MASK_ECALL 0xffffffff
#define MATCH_FADD_D 0x2000053
#define MASK_FADD_D 0xfe00007f
#define MATCH_FADD_H 0x4000053
#define MASK_FADD_H 0xfe00007f
#define MATCH_FADD_Q 0x6000053
#define MASK_FADD_Q 0xfe00007f
#define MATCH_FADD_S 0x53
#define MASK_FADD_S 0xfe00007f
#define MATCH_FCLASS_D 0xe2001053
#define MASK_FCLASS_D 0xfff0707f
#define MATCH_FCLASS_H 0xe4001053
#define MASK_FCLASS_H 0xfff0707f
#define MATCH_FCLASS_Q 0xe6001053
#define MASK_FCLASS_Q 0xfff0707f
#define MATCH_FCLASS_S 0xe0001053
#define MASK_FCLASS_S 0xfff0707f
#define MATCH_FCVT_BF16_S 0x44800053
#define MASK_FCVT_BF16_S 0xfff0007f
#define MATCH_FCVT_D_H 0x42200053
#define MASK_FCVT_D_H 0xfff0007f
#define MATCH_FCVT_D_L 0xd2200053
#define MASK_FCVT_D_L 0xfff0007f
#define MATCH_FCVT_D_LU 0xd2300053
#define MASK_FCVT_D_LU 0xfff0007f
#define MATCH_FCVT_D_Q 0x42300053
#define MASK_FCVT_D_Q 0xfff0007f
#define MATCH_FCVT_D_S 0x42000053
#define MASK_FCVT_D_S 0xfff0007f
#define MATCH_FCVT_D_W 0xd2000053
#define MASK_FCVT_D_W 0xfff0007f
#define MATCH_FCVT_D_WU 0xd2100053
#define MASK_FCVT_D_WU 0xfff0007f
#define MATCH_FCVT_H_D 0x44100053
#define MASK_FCVT_H_D 0xfff0007f
#define MATCH_FCVT_H_L 0xd4200053
#define MASK_FCVT_H_L 0xfff0007f
#define MATCH_FCVT_H_LU 0xd4300053
#define MASK_FCVT_H_LU 0xfff0007f
#define MATCH_FCVT_H_Q 0x44300053
#define MASK_FCVT_H_Q 0xfff0007f
#define MATCH_FCVT_H_S 0x44000053
#define MASK_FCVT_H_S 0xfff0007f
#define MATCH_FCVT_H_W 0xd4000053
#define MASK_FCVT_H_W 0xfff0007f
#define MATCH_FCVT_H_WU 0xd4100053
#define MASK_FCVT_H_WU 0xfff0007f
#define MATCH_FCVT_L_D 0xc2200053
#define MASK_FCVT_L_D 0xfff0007f
#define MATCH_FCVT_L_H 0xc4200053
#define MASK_FCVT_L_H 0xfff0007f
#define MATCH_FCVT_L_Q 0xc6200053
#define MASK_FCVT_L_Q 0xfff0007f
#define MATCH_FCVT_L_S 0xc0200053
#define MASK_FCVT_L_S 0xfff0007f
#define MATCH_FCVT_LU_D 0xc2300053
#define MASK_FCVT_LU_D 0xfff0007f
#define MATCH_FCVT_LU_H 0xc4300053
#define MASK_FCVT_LU_H 0xfff0007f
#define MATCH_FCVT_LU_Q 0xc6300053
#define MASK_FCVT_LU_Q 0xfff0007f
#define MATCH_FCVT_LU_S 0xc0300053
#define MASK_FCVT_LU_S 0xfff0007f
#define MATCH_FCVT_Q_D 0x46100053
#define MASK_FCVT_Q_D 0xfff0007f
#define MATCH_FCVT_Q_H 0x46200053
#define MASK_FCVT_Q_H 0xfff0007f
#define MATCH_FCVT_Q_L 0xd6200053
#define MASK_FCVT_Q_L 0xfff0007f
#define MATCH_FCVT_Q_LU 0xd6300053
#define MASK_FCVT_Q_LU 0xfff0007f
#define MATCH_FCVT_Q_S 0x46000053
#define MASK_FCVT_Q_S 0xfff0007f
#define MATCH_FCVT_Q_W 0xd6000053
#define MASK_FCVT_Q_W 0xfff0007f
#define MATCH_FCVT_Q_WU 0xd6100053
#define MASK_FCVT_Q_WU 0xfff0007f
#define MATCH_FCVT_S_BF16 0x40600053
#define MASK_FCVT_S_BF16 0xfff0007f
#define MATCH_FCVT_S_D 0x40100053
#define MASK_FCVT_S_D 0xfff0007f
#define MATCH_FCVT_S_H 0x40200053
#define MASK_FCVT_S_H 0xfff0007f
#define MATCH_FCVT_S_L 0xd0200053
#define MASK_FCVT_S_L 0xfff0007f
#define MATCH_FCVT_S_LU 0xd0300053
#define MASK_FCVT_S_LU 0xfff0007f
#define MATCH_FCVT_S_Q 0x40300053
#define MASK_FCVT_S_Q 0xfff0007f
#define MATCH_FCVT_S_W 0xd0000053
#define MASK_FCVT_S_W 0xfff0007f
#define MATCH_FCVT_S_WU 0xd0100053
#define MASK_FCVT_S_WU 0xfff0007f
#define MATCH_FCVT_W_D 0xc2000053
#define MASK_FCVT_W_D 0xfff0007f
#define MATCH_FCVT_W_H 0xc4000053
#define MASK_FCVT_W_H 0xfff0007f
#define MATCH_FCVT_W_Q 0xc6000053
#define MASK_FCVT_W_Q 0xfff0007f
#define MATCH_FCVT_W_S 0xc0000053
#define MASK_FCVT_W_S 0xfff0007f
#define MATCH_FCVT_WU_D 0xc2100053
#define MASK_FCVT_WU_D 0xfff0007f
#define MATCH_FCVT_WU_H 0xc4100053
#define MASK_FCVT_WU_H 0xfff0007f
#define MATCH_FCVT_WU_Q 0xc6100053
#define MASK_FCVT_WU_Q 0xfff0007f
#define MATCH_FCVT_WU_S 0xc0100053
#define MASK_FCVT_WU_S 0xfff0007f
#define MATCH_FCVTMOD_W_D 0xc2801053
#define MASK_FCVTMOD_W_D 0xfff0707f
#define MATCH_FDIV_D 0x1a000053
#define MASK_FDIV_D 0xfe00007f
#define MATCH_FDIV_H 0x1c000053
#define MASK_FDIV_H 0xfe00007f
#define MATCH_FDIV_Q 0x1e000053
#define MASK_FDIV_Q 0xfe00007f
#define MATCH_FDIV_S 0x18000053
#define MASK_FDIV_S 0xfe00007f
#define MATCH_FENCE 0xf
#define MASK_FENCE 0x707f
#define MATCH_FENCE_I 0x100f
#define MASK_FENCE_I 0x707f
#define MATCH_FEQ_D 0xa2002053
#define MASK_FEQ_D 0xfe00707f
#define MATCH_FEQ_H 0xa4002053
#define MASK_FEQ_H 0xfe00707f
#define MATCH_FEQ_Q 0xa6002053
#define MASK_FEQ_Q 0xfe00707f
#define MATCH_FEQ_S 0xa0002053
#define MASK_FEQ_S 0xfe00707f
#define MATCH_FLD 0x3007
#define MASK_FLD 0x707f
#define MATCH_FLE_D 0xa2000053
#define MASK_FLE_D 0xfe00707f
#define MATCH_FLE_H 0xa4000053
#define MASK_FLE_H 0xfe00707f
#define MATCH_FLE_Q 0xa6000053
#define MASK_FLE_Q 0xfe00707f
#define MATCH_FLE_S 0xa0000053
#define MASK_FLE_S 0xfe00707f
#define MATCH_FLEQ_D 0xa2004053
#define MASK_FLEQ_D 0xfe00707f
#define MATCH_FLEQ_H 0xa4004053
#define MASK_FLEQ_H 0xfe00707f
#define MATCH_FLEQ_Q 0xa6004053
#define MASK_FLEQ_Q 0xfe00707f
#define MATCH_FLEQ_S 0xa0004053
#define MASK_FLEQ_S 0xfe00707f
#define MATCH_FLH 0x1007
#define MASK_FLH 0x707f
#define MATCH_FLI_D 0xf2100053
#define MASK_FLI_D 0xfff0707f
#define MATCH_FLI_H 0xf4100053
#define MASK_FLI_H 0xfff0707f
#define MATCH_FLI_Q 0xf6100053
#define MASK_FLI_Q 0xfff0707f
#define MATCH_FLI_S 0xf0100053
#define MASK_FLI_S 0xfff0707f
#define MATCH_FLQ 0x4007
#define MASK_FLQ 0x707f
#define MATCH_FLT_D 0xa2001053
#define MASK_FLT_D 0xfe00707f
#define MATCH_FLT_H 0xa4001053
#define MASK_FLT_H 0xfe00707f
#define MATCH_FLT_Q 0xa6001053
#define MASK_FLT_Q 0xfe00707f
#define MATCH_FLT_S 0xa0001053
#define MASK_FLT_S 0xfe00707f
#define MATCH_FLTQ_D 0xa2005053
#define MASK_FLTQ_D 0xfe00707f
#define MATCH_FLTQ_H 0xa4005053
#define MASK_FLTQ_H 0xfe00707f
#define MATCH_FLTQ_Q 0xa6005053
#define MASK_FLTQ_Q 0xfe00707f
#define MATCH_FLTQ_S 0xa0005053
#define MASK_FLTQ_S 0xfe00707f
#define MATCH_FLW 0x2007
#define MASK_FLW 0x707f
#define MATCH_FMADD_D 0x2000043
#define MASK_FMADD_D 0x600007f
#define MATCH_FMADD_H 0x4000043
#define MASK_FMADD_H 0x600007f
#define MATCH_FMADD_Q 0x6000043
#define MASK_FMADD_Q 0x600007f
#define MATCH_FMADD_S 0x43
#define MASK_FMADD_S 0x600007f
#define MATCH_FMAX_D 0x2a001053
#define MASK_FMAX_D 0xfe00707f
#define MATCH_FMAX_H 0x2c001053
#define MASK_FMAX_H 0xfe00707f
#define MATCH_FMAX_Q 0x2e001053
#define MASK_FMAX_Q 0xfe00707f
#define MATCH_FMAX_S 0x28001053
#define MASK_FMAX_S 0xfe00707f
#define MATCH_FMAXM_D 0x2a003053
#define MASK_FMAXM_D 0xfe00707f
#define MATCH_FMAXM_H 0x2c003053
#define MASK_FMAXM_H 0xfe00707f
#define MATCH_FMAXM_Q 0x2e003053
#define MASK_FMAXM_Q 0xfe00707f
#define MATCH_FMAXM_S 0x28003053
#define MASK_FMAXM_S 0xfe00707f
#define MATCH_FMIN_D 0x2a000053
#define MASK_FMIN_D 0xfe00707f
#define MATCH_FMIN_H 0x2c000053
#define MASK_FMIN_H 0xfe00707f
#define MATCH_FMIN_Q 0x2e000053
#define MASK_FMIN_Q 0xfe00707f
#define MATCH_FMIN_S 0x28000053
#define MASK_FMIN_S 0xfe00707f
#define MATCH_FMINM_D 0x2a002053
#define MASK_FMINM_D 0xfe00707f
#define MATCH_FMINM_H 0x2c002053
#define MASK_FMINM_H 0xfe00707f
#define MATCH_FMINM_Q 0x2e002053
#define MASK_FMINM_Q 0xfe00707f
#define MATCH_FMINM_S 0x28002053
#define MASK_FMINM_S 0xfe00707f
#define MATCH_FMSUB_D 0x2000047
#define MASK_FMSUB_D 0x600007f
#define MATCH_FMSUB_H 0x4000047
#define MASK_FMSUB_H 0x600007f
#define MATCH_FMSUB_Q 0x6000047
#define MASK_FMSUB_Q 0x600007f
#define MATCH_FMSUB_S 0x47
#define MASK_FMSUB_S 0x600007f
#define MATCH_FMUL_D 0x12000053
#define MASK_FMUL_D 0xfe00007f
#define MATCH_FMUL_H 0x14000053
#define MASK_FMUL_H 0xfe00007f
#define MATCH_FMUL_Q 0x16000053
#define MASK_FMUL_Q 0xfe00007f
#define MATCH_FMUL_S 0x10000053
#define MASK_FMUL_S 0xfe00007f
#define MATCH_FMV_D_X 0xf2000053
#define MASK_FMV_D_X 0xfff0707f
#define MATCH_FMV_H_X 0xf4000053
#define MASK_FMV_H_X 0xfff0707f
#define MATCH_FMV_W_X 0xf0000053
#define MASK_FMV_W_X 0xfff0707f
#define MATCH_FMV_X_D 0xe2000053
#define MASK_FMV_X_D 0xfff0707f
#define MATCH_FMV_X_H 0xe4000053
#define MASK_FMV_X_H 0xfff0707f
#define MATCH_FMV_X_W 0xe0000053
#define MASK_FMV_X_W 0xfff0707f
#define MATCH_FMVH_X_D 0xe2100053
#define MASK_FMVH_X_D 0xfff0707f
#define MATCH_FMVH_X_Q 0xe6100053
#define MASK_FMVH_X_Q 0xfff0707f
#define MATCH_FMVP_D_X 0xb2000053
#define MASK_FMVP_D_X 0xfe00707f
#define MATCH_FMVP_Q_X 0xb6000053
#define MASK_FMVP_Q_X 0xfe00707f
#define MATCH_FNMADD_D 0x200004f
#define MASK_FNMADD_D 0x600007f
#define MATCH_FNMADD_H 0x400004f
#define MASK_FNMADD_H 0x600007f
#define MATCH_FNMADD_Q 0x600004f
#define MASK_FNMADD_Q 0x600007f
#define MATCH_FNMADD_S 0x4f
#define MASK_FNMADD_S 0x600007f
#define MATCH_FNMSUB_D 0x200004b
#define MASK_FNMSUB_D 0x600007f
#define MATCH_FNMSUB_H 0x400004b
#define MASK_FNMSUB_H 0x600007f
#define MATCH_FNMSUB_Q 0x600004b
#define MASK_FNMSUB_Q 0x600007f
#define MATCH_FNMSUB_S 0x4b
#define MASK_FNMSUB_S 0x600007f
#define MATCH_FROUND_D 0x42400053
#define MASK_FROUND_D 0xfff0007f
#define MATCH_FROUND_H 0x44400053
#define MASK_FROUND_H 0xfff0007f
#define MATCH_FROUND_Q 0x46400053
#define MASK_FROUND_Q 0xfff0007f
#define MATCH_FROUND_S 0x40400053
#define MASK_FROUND_S 0xfff0007f
#define MATCH_FROUNDNX_D 0x42500053
#define MASK_FROUNDNX_D 0xfff0007f
#define MATCH_FROUNDNX_H 0x44500053
#define MASK_FROUNDNX_H 0xfff0007f
#define MATCH_FROUNDNX_Q 0x46500053
#define MASK_FROUNDNX_Q 0xfff0007f
#define MATCH_FROUNDNX_S 0x40500053
#define MASK_FROUNDNX_S 0xfff0007f
#define MATCH_FSD 0x3027
#define MASK_FSD 0x707f
#define MATCH_FSGNJ_D 0x22000053
#define MASK_FSGNJ_D 0xfe00707f
#define MATCH_FSGNJ_H 0x24000053
#define MASK_FSGNJ_H 0xfe00707f
#define MATCH_FSGNJ_Q 0x26000053
#define MASK_FSGNJ_Q 0xfe00707f
#define MATCH_FSGNJ_S 0x20000053
#define MASK_FSGNJ_S 0xfe00707f
#define MATCH_FSGNJN_D 0x22001053
#define MASK_FSGNJN_D 0xfe00707f
#define MATCH_FSGNJN_H 0x24001053
#define MASK_FSGNJN_H 0xfe00707f
#define MATCH_FSGNJN_Q 0x26001053
#define MASK_FSGNJN_Q 0xfe00707f
#define MATCH_FSGNJN_S 0x20001053
#define MASK_FSGNJN_S 0xfe00707f
#define MATCH_FSGNJX_D 0x22002053
#define MASK_FSGNJX_D 0xfe00707f
#define MATCH_FSGNJX_H 0x24002053
#define MASK_FSGNJX_H 0xfe00707f
#define MATCH_FSGNJX_Q 0x26002053
#define MASK_FSGNJX_Q 0xfe00707f
#define MATCH_FSGNJX_S 0x20002053
#define MASK_FSGNJX_S 0xfe00707f
#define MATCH_FSH 0x1027
#define MASK_FSH 0x707f
#define MATCH_FSQ 0x4027
#define MASK_FSQ 0x707f
#define MATCH_FSQRT_D 0x5a000053
#define MASK_FSQRT_D 0xfff0007f
#define MATCH_FSQRT_H 0x5c000053
#define MASK_FSQRT_H 0xfff0007f
#define MATCH_FSQRT_Q 0x5e000053
#define MASK_FSQRT_Q 0xfff0007f
#define MATCH_FSQRT_S 0x58000053
#define MASK_FSQRT_S 0xfff0007f
#define MATCH_FSUB_D 0xa000053
#define MASK_FSUB_D 0xfe00007f
#define MATCH_FSUB_H 0xc000053
#define MASK_FSUB_H 0xfe00007f
#define MATCH_FSUB_Q 0xe000053
#define MASK_FSUB_Q 0xfe00007f
#define MATCH_FSUB_S 0x8000053
#define MASK_FSUB_S 0xfe00007f
#define MATCH_FSW 0x2027
#define MASK_FSW 0x707f
#define MATCH_HFENCE_GVMA 0x62000073
#define MASK_HFENCE_GVMA 0xfe007fff
#define MATCH_HFENCE_VVMA 0x22000073
#define MASK_HFENCE_VVMA 0xfe007fff
#define MATCH_HINVAL_GVMA 0x66000073
#define MASK_HINVAL_GVMA 0xfe007fff
#define MATCH_HINVAL_VVMA 0x26000073
#define MASK_HINVAL_VVMA 0xfe007fff
#define MATCH_HLV_B 0x60004073
#define MASK_HLV_B 0xfff0707f
#define MATCH_HLV_BU 0x60104073
#define MASK_HLV_BU 0xfff0707f
#define MATCH_HLV_D 0x6c004073
#define MASK_HLV_D 0xfff0707f
#define MATCH_HLV_H 0x64004073
#define MASK_HLV_H 0xfff0707f
#define MATCH_HLV_HU 0x64104073
#define MASK_HLV_HU 0xfff0707f
#define MATCH_HLV_W 0x68004073
#define MASK_HLV_W 0xfff0707f
#define MATCH_HLV_WU 0x68104073
#define MASK_HLV_WU 0xfff0707f
#define MATCH_HLVX_HU 0x64304073
#define MASK_HLVX_HU 0xfff0707f
#define MATCH_HLVX_WU 0x68304073
#define MASK_HLVX_WU 0xfff0707f
#define MATCH_HSV_B 0x62004073
#define MASK_HSV_B 0xfe007fff
#define MATCH_HSV_D 0x6e004073
#define MASK_HSV_D 0xfe007fff
#define MATCH_HSV_H 0x66004073
#define MASK_HSV_H 0xfe007fff
#define MATCH_HSV_W 0x6a004073
#define MASK_HSV_W 0xfe007fff
#define MATCH_JAL 0x6f
#define MASK_JAL 0x7f
#define MATCH_JALR 0x67
#define MASK_JALR 0x707f
#define MATCH_LB 0x3
#define MASK_LB 0x707f
#define MATCH_LB_AQ 0x3400002f
#define MASK_LB_AQ 0xfdf0707f
#define MATCH_LBU 0x4003
#define MASK_LBU 0x707f
#define MATCH_LD 0x3003
#define MASK_LD 0x707f
#define MATCH_LD_AQ 0x3400302f
#define MASK_LD_AQ 0xfdf0707f
#define MATCH_LH 0x1003
#define MASK_LH 0x707f
#define MATCH_LH_AQ 0x3400102f
#define MASK_LH_AQ 0xfdf0707f
#define MATCH_LHU 0x5003
#define MASK_LHU 0x707f
#define MATCH_LPAD 0x17
#define MASK_LPAD 0xfff
#define MATCH_LR_D 0x1000302f
#define MASK_LR_D 0xf9f0707f
#define MATCH_LR_W 0x1000202f
#define MASK_LR_W 0xf9f0707f
#define MATCH_LUI 0x37
#define MASK_LUI 0x7f
#define MATCH_LW 0x2003
#define MASK_LW 0x707f
#define MATCH_LW_AQ 0x3400202f
#define MASK_LW_AQ 0xfdf0707f
#define MATCH_LWU 0x6003
#define MASK_LWU 0x707f
#define MATCH_MAX 0xa006033
#define MASK_MAX 0xfe00707f
#define MATCH_MAXU 0xa007033
#define MASK_MAXU 0xfe00707f
#define MATCH_MIN 0xa004033
#define MASK_MIN 0xfe00707f
#define MATCH_MINU 0xa005033
#define MASK_MINU 0xfe00707f
#define MATCH_MNRET 0x70200073
#define MASK_MNRET 0xffffffff
#define MATCH_MOP_R_N 0x81c04073
#define MASK_MOP_R_N 0xb3c0707f
#define MATCH_MOP_RR_N 0x82004073
#define MASK_MOP_RR_N 0xb200707f
#define MATCH_MRET 0x30200073
#define MASK_MRET 0xffffffff
#define MATCH_MUL 0x2000033
#define MASK_MUL 0xfe00707f
#define MATCH_MULH 0x2001033
#define MASK_MULH 0xfe00707f
#define MATCH_MULHSU 0x2002033
#define MASK_MULHSU 0xfe00707f
#define MATCH_MULHU 0x2003033
#define MASK_MULHU 0xfe00707f
#define MATCH_MULW 0x200003b
#define MASK_MULW 0xfe00707f
#define MATCH_OR 0x6033
#define MASK_OR 0xfe00707f
#define MATCH_ORC_B 0x28705013
#define MASK_ORC_B 0xfff0707f
#define MATCH_ORI 0x6013
#define MASK_ORI 0x707f
#define MATCH_ORN 0x40006033
#define MASK_ORN 0xfe00707f
#define MATCH_PACK 0x8004033
#define MASK_PACK 0xfe00707f
#define MATCH_PACKH 0x8007033
#define MASK_PACKH 0xfe00707f
#define MATCH_PACKW 0x800403b
#define MASK_PACKW 0xfe00707f
#define MATCH_REM 0x2006033
#define MASK_REM 0xfe00707f
#define MATCH_REMU 0x2007033
#define MASK_REMU 0xfe00707f
#define MATCH_REMUW 0x200703b
#define MASK_REMUW 0xfe00707f
#define MATCH_REMW 0x200603b
#define MASK_REMW 0xfe00707f
#define MATCH_REV8 0x6b805013
#define MASK_REV8 0xfff0707f
#define MATCH_REV8_RV32 0x69805013
#define MASK_REV8_RV32 0xfff0707f
#define MATCH_ROL 0x60001033
#define MASK_ROL 0xfe00707f
#define MATCH_ROLW 0x6000103b
#define MASK_ROLW 0xfe00707f
#define MATCH_ROR 0x60005033
#define MASK_ROR 0xfe00707f
#define MATCH_RORI 0x60005013
#define MASK_RORI 0xfc00707f
#define MATCH_RORI_RV32 0x60005013
#define MASK_RORI_RV32 0xfe00707f
#define MATCH_RORIW 0x6000501b
#define MASK_RORIW 0xfe00707f
#define MATCH_RORW 0x6000503b
#define MASK_RORW 0xfe00707f
#define MATCH_SB 0x23
#define MASK_SB 0x707f
#define MATCH_SB_RL 0x3a00002f
#define MASK_SB_RL 0xfa007fff
#define MATCH_SC_D 0x1800302f
#define MASK_SC_D 0xf800707f
#define MATCH_SC_W 0x1800202f
#define MASK_SC_W 0xf800707f
#define MATCH_SCTRCLR 0x10400073
#define MASK_SCTRCLR 0xffffffff
#define MATCH_SD 0x3023
#define MASK_SD 0x707f
#define MATCH_SD_RL 0x3a00302f
#define MASK_SD_RL 0xfa007fff
#define MATCH_SEXT_B 0x60401013
#define MASK_SEXT_B 0xfff0707f
#define MATCH_SEXT_H 0x60501013
#define MASK_SEXT_H 0xfff0707f
#define MATCH_SFENCE_INVAL_IR 0x18100073
#define MASK_SFENCE_INVAL_IR 0xffffffff
#define MATCH_SFENCE_VMA 0x12000073
#define MASK_SFENCE_VMA 0xfe007fff
#define MATCH_SFENCE_W_INVAL 0x18000073
#define MASK_SFENCE_W_INVAL 0xffffffff
#define MATCH_SH 0x1023
#define MASK_SH 0x707f
#define MATCH_SH_RL 0x3a00102f
#define MASK_SH_RL 0xfa007fff
#define MATCH_SH1ADD 0x20002033
#define MASK_SH1ADD 0xfe00707f
#define MATCH_SH1ADD_UW 0x2000203b
#define MASK_SH1ADD_UW 0xfe00707f
#define MATCH_SH2ADD 0x20004033
#define MASK_SH2ADD 0xfe00707f
#define MATCH_SH2ADD_UW 0x2000403b
#define MASK_SH2ADD_UW 0xfe00707f
#define MATCH_SH3ADD 0x20006033
#define MASK_SH3ADD 0xfe00707f
#define MATCH_SH3ADD_UW 0x2000603b
#define MASK_SH3ADD_UW 0xfe00707f
#define MATCH_SHA256SIG0 0x10201013
#define MASK_SHA256SIG0 0xfff0707f
#define MATCH_SHA256SIG1 0x10301013
#define MASK_SHA256SIG1 0xfff0707f
#define MATCH_SHA256SUM0 0x10001013
#define MASK_SHA256SUM0 0xfff0707f
#define MATCH_SHA256SUM1 0x10101013
#define MASK_SHA256SUM1 0xfff0707f
#define MATCH_SHA512SIG0 0x10601013
#define MASK_SHA512SIG0 0xfff0707f
#define MATCH_SHA512SIG0H 0x5c000033
#define MASK_SHA512SIG0H 0xfe00707f
#define MATCH_SHA512SIG0L 0x54000033
#define MASK_SHA512SIG0L 0xfe00707f
#define MATCH_SHA512SIG1 0x10701013
#define MASK_SHA512SIG1 0xfff0707f
#define MATCH_SHA512SIG1H 0x5e000033
#define MASK_SHA512SIG1H 0xfe00707f
#define MATCH_SHA512SIG1L 0x56000033
#define MASK_SHA512SIG1L 0xfe00707f
#define MATCH_SHA512SUM0 0x10401013
#define MASK_SHA512SUM0 0xfff0707f
#define MATCH_SHA512SUM0R 0x50000033
#define MASK_SHA512SUM0R 0xfe00707f
#define MATCH_SHA512SUM1 0x10501013
#define MASK_SHA512SUM1 0xfff0707f
#define MATCH_SHA512SUM1R 0x52000033
#define MASK_SHA512SUM1R 0xfe00707f
#define MATCH_SINVAL_VMA 0x16000073
#define MASK_SINVAL_VMA 0xfe007fff
#define MATCH_SLL 0x1033
#define MASK_SLL 0xfe00707f
#define MATCH_SLLI 0x1013
#define MASK_SLLI 0xfc00707f
#define MATCH_SLLI_UW 0x800101b
#define MASK_SLLI_UW 0xfc00707f
#define MATCH_SLLI_RV32 0x1013
#define MASK_SLLI_RV32 0xfe00707f
#define MATCH_SLLIW 0x101b
#define MASK_SLLIW 0xfe00707f
#define MATCH_SLLW 0x103b
#define MASK_SLLW 0xfe00707f
#define MATCH_SLT 0x2033
#define MASK_SLT 0xfe00707f
#define MATCH_SLTI 0x2013
#define MASK_SLTI 0x707f
#define MATCH_SLTIU 0x3013
#define MASK_SLTIU 0x707f
#define MATCH_SLTU 0x3033
#define MASK_SLTU 0xfe00707f
#define MATCH_SM3P0 0x10801013
#define MASK_SM3P0 0xfff0707f
#define MATCH_SM3P1 0x10901013
#define MASK_SM3P1 0xfff0707f
#define MATCH_SM4ED 0x30000033
#define MASK_SM4ED 0x3e00707f
#define MATCH_SM4KS 0x34000033
#define MASK_SM4KS 0x3e00707f
#define MATCH_SRA 0x40005033
#define MASK_SRA 0xfe00707f
#define MATCH_SRAI 0x40005013
#define MASK_SRAI 0xfc00707f
#define MATCH_SRAI_RV32 0x40005013
#define MASK_SRAI_RV32 0xfe00707f
#define MATCH_SRAIW 0x4000501b
#define MASK_SRAIW 0xfe00707f
#define MATCH_SRAW 0x4000503b
#define MASK_SRAW 0xfe00707f
#define MATCH_SRET 0x10200073
#define MASK_SRET 0xffffffff
#define MATCH_SRL 0x5033
#define MASK_SRL 0xfe00707f
#define MATCH_SRLI 0x5013
#define MASK_SRLI 0xfc00707f
#define MATCH_SRLI_RV32 0x5013
#define MASK_SRLI_RV32 0xfe00707f
#define MATCH_SRLIW 0x501b
#define MASK_SRLIW 0xfe00707f
#define MATCH_SRLW 0x503b
#define MASK_SRLW 0xfe00707f
#define MATCH_SSAMOSWAP_D 0x4800302f
#define MASK_SSAMOSWAP_D 0xf800707f
#define MATCH_SSAMOSWAP_W 0x4800202f
#define MASK_SSAMOSWAP_W 0xf800707f
#define MATCH_SSPOPCHK_X1 0xcdc0c073
#define MASK_SSPOPCHK_X1 0xffffffff
#define MATCH_SSPOPCHK_X5 0xcdc2c073
#define MASK_SSPOPCHK_X5 0xffffffff
#define MATCH_SSPUSH_X1 0xce104073
#define MASK_SSPUSH_X1 0xffffffff
#define MATCH_SSPUSH_X5 0xce504073
#define MASK_SSPUSH_X5 0xffffffff
#define MATCH_SSRDP 0xcdc04073
#define MASK_SSRDP 0xfffff07f
#define MATCH_SUB 0x40000033
#define MASK_SUB 0xfe00707f
#define MATCH_SUBW 0x4000003b
#define MASK_SUBW 0xfe00707f
#define MATCH_SW 0x2023
#define MASK_SW 0x707f
#define MATCH_SW_RL 0x3a00202f
#define MASK_SW_RL 0xfa007fff
#define MATCH_UNZIP 0x8f05013
#define MASK_UNZIP 0xfff0707f
#define MATCH_VAADD_VV 0x24002057
#define MASK_VAADD_VV 0xfc00707f
#define MATCH_VAADD_VX 0x24006057
#define MASK_VAADD_VX 0xfc00707f
#define MATCH_VAADDU_VV 0x20002057
#define MASK_VAADDU_VV 0xfc00707f
#define MATCH_VAADDU_VX 0x20006057
#define MASK_VAADDU_VX 0xfc00707f
#define MATCH_VADC_VIM 0x40003057
#define MASK_VADC_VIM 0xfe00707f
#define MATCH_VADC_VVM 0x40000057
#define MASK_VADC_VVM 0xfe00707f
#define MATCH_VADC_VXM 0x40004057
#define MASK_VADC_VXM 0xfe00707f
#define MATCH_VADD_VI 0x3057
#define MASK_VADD_VI 0xfc00707f
#define MATCH_VADD_VV 0x57
#define MASK_VADD_VV 0xfc00707f
#define MATCH_VADD_VX 0x4057
#define MASK_VADD_VX 0xfc00707f
#define MATCH_VAESDF_VS 0xa600a077
#define MASK_VAESDF_VS 0xfe0ff07f
#define MATCH_VAESDF_VV 0xa200a077
#define MASK_VAESDF_VV 0xfe0ff07f
#define MATCH_VAESDM_VS 0xa6002077
#define MASK_VAESDM_VS 0xfe0ff07f
#define MATCH_VAESDM_VV 0xa2002077
#define MASK_VAESDM_VV 0xfe0ff07f
#define MATCH_VAESEF_VS 0xa601a077
#define MASK_VAESEF_VS 0xfe0ff07f
#define MATCH_VAESEF_VV 0xa201a077
#define MASK_VAESEF_VV 0xfe0ff07f
#define MATCH_VAESEM_VS 0xa6012077
#define MASK_VAESEM_VS 0xfe0ff07f
#define MATCH_VAESEM_VV 0xa2012077
#define MASK_VAESEM_VV 0xfe0ff07f
#define MATCH_VAESKF1_VI 0x8a002077
#define MASK_VAESKF1_VI 0xfe00707f
#define MATCH_VAESKF2_VI 0xaa002077
#define MASK_VAESKF2_VI 0xfe00707f
#define MATCH_VAESZ_VS 0xa603a077
#define MASK_VAESZ_VS 0xfe0ff07f
#define MATCH_VAND_VI 0x24003057
#define MASK_VAND_VI 0xfc00707f
#define MATCH_VAND_VV 0x24000057
#define MASK_VAND_VV 0xfc00707f
#define MATCH_VAND_VX 0x24004057
#define MASK_VAND_VX 0xfc00707f
#define MATCH_VANDN_VV 0x4000057
#define MASK_VANDN_VV 0xfc00707f
#define MATCH_VANDN_VX 0x4004057
#define MASK_VANDN_VX 0xfc00707f
#define MATCH_VASUB_VV 0x2c002057
#define MASK_VASUB_VV 0xfc00707f
#define MATCH_VASUB_VX 0x2c006057
#define MASK_VASUB_VX 0xfc00707f
#define MATCH_VASUBU_VV 0x28002057
#define MASK_VASUBU_VV 0xfc00707f
#define MATCH_VASUBU_VX 0x28006057
#define MASK_VASUBU_VX 0xfc00707f
#define MATCH_VBREV_V 0x48052057
#define MASK_VBREV_V 0xfc0ff07f
#define MATCH_VBREV8_V 0x48042057
#define MASK_VBREV8_V 0xfc0ff07f
#define MATCH_VCLMUL_VV 0x30002057
#define MASK_VCLMUL_VV 0xfc00707f
#define MATCH_VCLMUL_VX 0x30006057
#define MASK_VCLMUL_VX 0xfc00707f
#define MATCH_VCLMULH_VV 0x34002057
#define MASK_VCLMULH_VV 0xfc00707f
#define MATCH_VCLMULH_VX 0x34006057
#define MASK_VCLMULH_VX 0xfc00707f
#define MATCH_VCLZ_V 0x48062057
#define MASK_VCLZ_V 0xfc0ff07f
#define MATCH_VCOMPRESS_VM 0x5e002057
#define MASK_VCOMPRESS_VM 0xfe00707f
#define MATCH_VCPOP_M 0x40082057
#define MASK_VCPOP_M 0xfc0ff07f
#define MATCH_VCPOP_V 0x48072057
#define MASK_VCPOP_V 0xfc0ff07f
#define MATCH_VCTZ_V 0x4806a057
#define MASK_VCTZ_V 0xfc0ff07f
#define MATCH_VDIV_VV 0x84002057
#define MASK_VDIV_VV 0xfc00707f
#define MATCH_VDIV_VX 0x84006057
#define MASK_VDIV_VX 0xfc00707f
#define MATCH_VDIVU_VV 0x80002057
#define MASK_VDIVU_VV 0xfc00707f
#define MATCH_VDIVU_VX 0x80006057
#define MASK_VDIVU_VX 0xfc00707f
#define MATCH_VFADD_VF 0x5057
#define MASK_VFADD_VF 0xfc00707f
#define MATCH_VFADD_VV 0x1057
#define MASK_VFADD_VV 0xfc00707f
#define MATCH_VFCLASS_V 0x4c081057
#define MASK_VFCLASS_V 0xfc0ff07f
#define MATCH_VFCVT_F_X_V 0x48019057
#define MASK_VFCVT_F_X_V 0xfc0ff07f
#define MATCH_VFCVT_F_XU_V 0x48011057
#define MASK_VFCVT_F_XU_V 0xfc0ff07f
#define MATCH_VFCVT_RTZ_X_F_V 0x48039057
#define MASK_VFCVT_RTZ_X_F_V 0xfc0ff07f
#define MATCH_VFCVT_RTZ_XU_F_V 0x48031057
#define MASK_VFCVT_RTZ_XU_F_V 0xfc0ff07f
#define MATCH_VFCVT_X_F_V 0x48009057
#define MASK_VFCVT_X_F_V 0xfc0ff07f
#define MATCH_VFCVT_XU_F_V 0x48001057
#define MASK_VFCVT_XU_F_V 0xfc0ff07f
#define MATCH_VFDIV_VF 0x80005057
#define MASK_VFDIV_VF 0xfc00707f
#define MATCH_VFDIV_VV 0x80001057
#define MASK_VFDIV_VV 0xfc00707f
#define MATCH_VFIRST_M 0x4008a057
#define MASK_VFIRST_M 0xfc0ff07f
#define MATCH_VFMACC_VF 0xb0005057
#define MASK_VFMACC_VF 0xfc00707f
#define MATCH_VFMACC_VV 0xb0001057
#define MASK_VFMACC_VV 0xfc00707f
#define MATCH_VFMADD_VF 0xa0005057
#define MASK_VFMADD_VF 0xfc00707f
#define MATCH_VFMADD_VV 0xa0001057
#define MASK_VFMADD_VV 0xfc00707f
#define MATCH_VFMAX_VF 0x18005057
#define MASK_VFMAX_VF 0xfc00707f
#define MATCH_VFMAX_VV 0x18001057
#define MASK_VFMAX_VV 0xfc00707f
#define MATCH_VFMERGE_VFM 0x5c005057
#define MASK_VFMERGE_VFM 0xfe00707f
#define MATCH_VFMIN_VF 0x10005057
#define MASK_VFMIN_VF 0xfc00707f
#define MATCH_VFMIN_VV 0x10001057
#define MASK_VFMIN_VV 0xfc00707f
#define MATCH_VFMSAC_VF 0xb8005057
#define MASK_VFMSAC_VF 0xfc00707f
#define MATCH_VFMSAC_VV 0xb8001057
#define MASK_VFMSAC_VV 0xfc00707f
#define MATCH_VFMSUB_VF 0xa8005057
#define MASK_VFMSUB_VF 0xfc00707f
#define MATCH_VFMSUB_VV 0xa8001057
#define MASK_VFMSUB_VV 0xfc00707f
#define MATCH_VFMUL_VF 0x90005057
#define MASK_VFMUL_VF 0xfc00707f
#define MATCH_VFMUL_VV 0x90001057
#define MASK_VFMUL_VV 0xfc00707f
#define MATCH_VFMV_F_S 0x42001057
#define MASK_VFMV_F_S 0xfe0ff07f
#define MATCH_VFMV_S_F 0x42005057
#define MASK_VFMV_S_F 0xfff0707f
#define MATCH_VFMV_V_F 0x5e005057
#define MASK_VFMV_V_F 0xfff0707f
#define MATCH_VFNCVT_F_F_W 0x480a1057
#define MASK_VFNCVT_F_F_W 0xfc0ff07f
#define MATCH_VFNCVT_F_X_W 0x48099057
#define MASK_VFNCVT_F_X_W 0xfc0ff07f
#define MATCH_VFNCVT_F_XU_W 0x48091057
#define MASK_VFNCVT_F_XU_W 0xfc0ff07f
#define MATCH_VFNCVT_ROD_F_F_W 0x480a9057
#define MASK_VFNCVT_ROD_F_F_W 0xfc0ff07f
#define MATCH_VFNCVT_RTZ_X_F_W 0x480b9057
#define MASK_VFNCVT_RTZ_X_F_W 0xfc0ff07f
#define MATCH_VFNCVT_RTZ_XU_F_W 0x480b1057
#define MASK_VFNCVT_RTZ_XU_F_W 0xfc0ff07f
#define MATCH_VFNCVT_X_F_W 0x48089057
#define MASK_VFNCVT_X_F_W 0xfc0ff07f
#define MATCH_VFNCVT_XU_F_W 0x48081057
#define MASK_VFNCVT_XU_F_W 0xfc0ff07f
#define MATCH_VFNCVTBF16_F_F_W 0x480e9057
#define MASK_VFNCVTBF16_F_F_W 0xfc0ff07f
#define MATCH_VFNMACC_VF 0xb4005057
#define MASK_VFNMACC_VF 0xfc00707f
#define MATCH_VFNMACC_VV 0xb4001057
#define MASK_VFNMACC_VV 0xfc00707f
#define MATCH_VFNMADD_VF 0xa4005057
#define MASK_VFNMADD_VF 0xfc00707f
#define MATCH_VFNMADD_VV 0xa4001057
#define MASK_VFNMADD_VV 0xfc00707f
#define MATCH_VFNMSAC_VF 0xbc005057
#define MASK_VFNMSAC_VF 0xfc00707f
#define MATCH_VFNMSAC_VV 0xbc001057
#define MASK_VFNMSAC_VV 0xfc00707f
#define MATCH_VFNMSUB_VF 0xac005057
#define MASK_VFNMSUB_VF 0xfc00707f
#define MATCH_VFNMSUB_VV 0xac001057
#define MASK_VFNMSUB_VV 0xfc00707f
#define MATCH_VFRDIV_VF 0x84005057
#define MASK_VFRDIV_VF 0xfc00707f
#define MATCH_VFREC7_V 0x4c029057
#define MASK_VFREC7_V 0xfc0ff07f
#define MATCH_VFREDMAX_VS 0x1c001057
#define MASK_VFREDMAX_VS 0xfc00707f
#define MATCH_VFREDMIN_VS 0x14001057
#define MASK_VFREDMIN_VS 0xfc00707f
#define MATCH_VFREDOSUM_VS 0xc001057
#define MASK_VFREDOSUM_VS 0xfc00707f
#define MATCH_VFREDUSUM_VS 0x4001057
#define MASK_VFREDUSUM_VS 0xfc00707f
#define MATCH_VFRSQRT7_V 0x4c021057
#define MASK_VFRSQRT7_V 0xfc0ff07f
#define MATCH_VFRSUB_VF 0x9c005057
#define MASK_VFRSUB_VF 0xfc00707f
#define MATCH_VFSGNJ_VF 0x20005057
#define MASK_VFSGNJ_VF 0xfc00707f
#define MATCH_VFSGNJ_VV 0x20001057
#define MASK_VFSGNJ_VV 0xfc00707f
#define MATCH_VFSGNJN_VF 0x24005057
#define MASK_VFSGNJN_VF 0xfc00707f
#define MATCH_VFSGNJN_VV 0x24001057
#define MASK_VFSGNJN_VV 0xfc00707f
#define MATCH_VFSGNJX_VF 0x28005057
#define MASK_VFSGNJX_VF 0xfc00707f
#define MATCH_VFSGNJX_VV 0x28001057
#define MASK_VFSGNJX_VV 0xfc00707f
#define MATCH_VFSLIDE1DOWN_VF 0x3c005057
#define MASK_VFSLIDE1DOWN_VF 0xfc00707f
#define MATCH_VFSLIDE1UP_VF 0x38005057
#define MASK_VFSLIDE1UP_VF 0xfc00707f
#define MATCH_VFSQRT_V 0x4c001057
#define MASK_VFSQRT_V 0xfc0ff07f
#define MATCH_VFSUB_VF 0x8005057
#define MASK_VFSUB_VF 0xfc00707f
#define MATCH_VFSUB_VV 0x8001057
#define MASK_VFSUB_VV 0xfc00707f
#define MATCH_VFWADD_VF 0xc0005057
#define MASK_VFWADD_VF 0xfc00707f
#define MATCH_VFWADD_VV 0xc0001057
#define MASK_VFWADD_VV 0xfc00707f
#define MATCH_VFWADD_WF 0xd0005057
#define MASK_VFWADD_WF 0xfc00707f
#define MATCH_VFWADD_WV 0xd0001057
#define MASK_VFWADD_WV 0xfc00707f
#define MATCH_VFWCVT_F_F_V 0x48061057
#define MASK_VFWCVT_F_F_V 0xfc0ff07f
#define MATCH_VFWCVT_F_X_V 0x48059057
#define MASK_VFWCVT_F_X_V 0xfc0ff07f
#define MATCH_VFWCVT_F_XU_V 0x48051057
#define MASK_VFWCVT_F_XU_V 0xfc0ff07f
#define MATCH_VFWCVT_RTZ_X_F_V 0x48079057
#define MASK_VFWCVT_RTZ_X_F_V 0xfc0ff07f
#define MATCH_VFWCVT_RTZ_XU_F_V 0x48071057
#define MASK_VFWCVT_RTZ_XU_F_V 0xfc0ff07f
#define MATCH_VFWCVT_X_F_V 0x48049057
#define MASK_VFWCVT_X_F_V 0xfc0ff07f
#define MATCH_VFWCVT_XU_F_V 0x48041057
#define MASK_VFWCVT_XU_F_V 0xfc0ff07f
#define MATCH_VFWCVTBF16_F_F_V 0x48069057
#define MASK_VFWCVTBF16_F_F_V 0xfc0ff07f
#define MATCH_VFWMACC_VF 0xf0005057
#define MASK_VFWMACC_VF 0xfc00707f
#define MATCH_VFWMACC_VV 0xf0001057
#define MASK_VFWMACC_VV 0xfc00707f
#define MATCH_VFWMACCBF16_VF 0xec005057
#define MASK_VFWMACCBF16_VF 0xfc00707f
#define MATCH_VFWMACCBF16_VV 0xec001057
#define MASK_VFWMACCBF16_VV 0xfc00707f
#define MATCH_VFWMSAC_VF 0xf8005057
#define MASK_VFWMSAC_VF 0xfc00707f
#define MATCH_VFWMSAC_VV 0xf8001057
#define MASK_VFWMSAC_VV 0xfc00707f
#define MATCH_VFWMUL_VF 0xe0005057
#define MASK_VFWMUL_VF 0xfc00707f
#define MATCH_VFWMUL_VV 0xe0001057
#define MASK_VFWMUL_VV 0xfc00707f
#define MATCH_VFWNMACC_VF 0xf4005057
#define MASK_VFWNMACC_VF 0xfc00707f
#define MATCH_VFWNMACC_VV 0xf4001057
#define MASK_VFWNMACC_VV 0xfc00707f
#define MATCH_VFWNMSAC_VF 0xfc005057
#define MASK_VFWNMSAC_VF 0xfc00707f
#define MATCH_VFWNMSAC_VV 0xfc001057
#define MASK_VFWNMSAC_VV 0xfc00707f
#define MATCH_VFWREDOSUM_VS 0xcc001057
#define MASK_VFWREDOSUM_VS 0xfc00707f
#define MATCH_VFWREDUSUM_VS 0xc4001057
#define MASK_VFWREDUSUM_VS 0xfc00707f
#define MATCH_VFWSUB_VF 0xc8005057
#define MASK_VFWSUB_VF 0xfc00707f
#define MATCH_VFWSUB_VV 0xc8001057
#define MASK_VFWSUB_VV 0xfc00707f
#define MATCH_VFWSUB_WF 0xd8005057
#define MASK_VFWSUB_WF 0xfc00707f
#define MATCH_VFWSUB_WV 0xd8001057
#define MASK_VFWSUB_WV 0xfc00707f
#define MATCH_VGHSH_VV 0xb2002077
#define MASK_VGHSH_VV 0xfe00707f
#define MATCH_VGMUL_VV 0xa208a077
#define MASK_VGMUL_VV 0xfe0ff07f
#define MATCH_VID_V 0x5008a057
#define MASK_VID_V 0xfdfff07f
#define MATCH_VIOTA_M 0x50082057
#define MASK_VIOTA_M 0xfc0ff07f
#define MATCH_VL1RE16_V 0x2805007
#define MASK_VL1RE16_V 0xfff0707f
#define MATCH_VL1RE32_V 0x2806007
#define MASK_VL1RE32_V 0xfff0707f
#define MATCH_VL1RE64_V 0x2807007
#define MASK_VL1RE64_V 0xfff0707f
#define MATCH_VL1RE8_V 0x2800007
#define MASK_VL1RE8_V 0xfff0707f
#define MATCH_VL2RE16_V 0x22805007
#define MASK_VL2RE16_V 0xfff0707f
#define MATCH_VL2RE32_V 0x22806007
#define MASK_VL2RE32_V 0xfff0707f
#define MATCH_VL2RE64_V 0x22807007
#define MASK_VL2RE64_V 0xfff0707f
#define MATCH_VL2RE8_V 0x22800007
#define MASK_VL2RE8_V 0xfff0707f
#define MATCH_VL4RE16_V 0x62805007
#define MASK_VL4RE16_V 0xfff0707f
#define MATCH_VL4RE32_V 0x62806007
#define MASK_VL4RE32_V 0xfff0707f
#define MATCH_VL4RE64_V 0x62807007
#define MASK_VL4RE64_V 0xfff0707f
#define MATCH_VL4RE8_V 0x62800007
#define MASK_VL4RE8_V 0xfff0707f
#define MATCH_VL8RE16_V 0xe2805007
#define MASK_VL8RE16_V 0xfff0707f
#define MATCH_VL8RE32_V 0xe2806007
#define MASK_VL8RE32_V 0xfff0707f
#define MATCH_VL8RE64_V 0xe2807007
#define MASK_VL8RE64_V 0xfff0707f
#define MATCH_VL8RE8_V 0xe2800007
#define MASK_VL8RE8_V 0xfff0707f
#define MATCH_VLE16_V 0x5007
#define MASK_VLE16_V 0xfdf0707f
#define MATCH_VLE16FF_V 0x1005007
#define MASK_VLE16FF_V 0xfdf0707f
#define MATCH_VLE32_V 0x6007
#define MASK_VLE32_V 0xfdf0707f
#define MATCH_VLE32FF_V 0x1006007
#define MASK_VLE32FF_V 0xfdf0707f
#define MATCH_VLE64_V 0x7007
#define MASK_VLE64_V 0xfdf0707f
#define MATCH_VLE64FF_V 0x1007007
#define MASK_VLE64FF_V 0xfdf0707f
#define MATCH_VLE8_V 0x7
#define MASK_VLE8_V 0xfdf0707f
#define MATCH_VLE8FF_V 0x1000007
#define MASK_VLE8FF_V 0xfdf0707f
#define MATCH_VLM_V 0x2b00007
#define MASK_VLM_V 0xfff0707f
#define MATCH_VLOXEI16_V 0xc005007
#define MASK_VLOXEI16_V 0xfc00707f
#define MATCH_VLOXEI32_V 0xc006007
#define MASK_VLOXEI32_V 0xfc00707f
#define MATCH_VLOXEI64_V 0xc007007
#define MASK_VLOXEI64_V 0xfc00707f
#define MATCH_VLOXEI8_V 0xc000007
#define MASK_VLOXEI8_V 0xfc00707f
#define MATCH_VLOXSEG2EI16_V 0x2c005007
#define MASK_VLOXSEG2EI16_V 0xfc00707f
#define MATCH_VLOXSEG2EI32_V 0x2c006007
#define MASK_VLOXSEG2EI32_V 0xfc00707f
#define MATCH_VLOXSEG2EI64_V 0x2c007007
#define MASK_VLOXSEG2EI64_V 0xfc00707f
#define MATCH_VLOXSEG2EI8_V 0x2c000007
#define MASK_VLOXSEG2EI8_V 0xfc00707f
#define MATCH_VLOXSEG3EI16_V 0x4c005007
#define MASK_VLOXSEG3EI16_V 0xfc00707f
#define MATCH_VLOXSEG3EI32_V 0x4c006007
#define MASK_VLOXSEG3EI32_V 0xfc00707f
#define MATCH_VLOXSEG3EI64_V 0x4c007007
#define MASK_VLOXSEG3EI64_V 0xfc00707f
#define MATCH_VLOXSEG3EI8_V 0x4c000007
#define MASK_VLOXSEG3EI8_V 0xfc00707f
#define MATCH_VLOXSEG4EI16_V 0x6c005007
#define MASK_VLOXSEG4EI16_V 0xfc00707f
#define MATCH_VLOXSEG4EI32_V 0x6c006007
#define MASK_VLOXSEG4EI32_V 0xfc00707f
#define MATCH_VLOXSEG4EI64_V 0x6c007007
#define MASK_VLOXSEG4EI64_V 0xfc00707f
#define MATCH_VLOXSEG4EI8_V 0x6c000007
#define MASK_VLOXSEG4EI8_V 0xfc00707f
#define MATCH_VLOXSEG5EI16_V 0x8c005007
#define MASK_VLOXSEG5EI16_V 0xfc00707f
#define MATCH_VLOXSEG5EI32_V 0x8c006007
#define MASK_VLOXSEG5EI32_V 0xfc00707f
#define MATCH_VLOXSEG5EI64_V 0x8c007007
#define MASK_VLOXSEG5EI64_V 0xfc00707f
#define MATCH_VLOXSEG5EI8_V 0x8c000007
#define MASK_VLOXSEG5EI8_V 0xfc00707f
#define MATCH_VLOXSEG6EI16_V 0xac005007
#define MASK_VLOXSEG6EI16_V 0xfc00707f
#define MATCH_VLOXSEG6EI32_V 0xac006007
#define MASK_VLOXSEG6EI32_V 0xfc00707f
#define MATCH_VLOXSEG6EI64_V 0xac007007
#define MASK_VLOXSEG6EI64_V 0xfc00707f
#define MATCH_VLOXSEG6EI8_V 0xac000007
#define MASK_VLOXSEG6EI8_V 0xfc00707f
#define MATCH_VLOXSEG7EI16_V 0xcc005007
#define MASK_VLOXSEG7EI16_V 0xfc00707f
#define MATCH_VLOXSEG7EI32_V 0xcc006007
#define MASK_VLOXSEG7EI32_V 0xfc00707f
#define MATCH_VLOXSEG7EI64_V 0xcc007007
#define MASK_VLOXSEG7EI64_V 0xfc00707f
#define MATCH_VLOXSEG7EI8_V 0xcc000007
#define MASK_VLOXSEG7EI8_V 0xfc00707f
#define MATCH_VLOXSEG8EI16_V 0xec005007
#define MASK_VLOXSEG8EI16_V 0xfc00707f
#define MATCH_VLOXSEG8EI32_V 0xec006007
#define MASK_VLOXSEG8EI32_V 0xfc00707f
#define MATCH_VLOXSEG8EI64_V 0xec007007
#define MASK_VLOXSEG8EI64_V 0xfc00707f
#define MATCH_VLOXSEG8EI8_V 0xec000007
#define MASK_VLOXSEG8EI8_V 0xfc00707f
#define MATCH_VLSE16_V 0x8005007
#define MASK_VLSE16_V 0xfc00707f
#define MATCH_VLSE32_V 0x8006007
#define MASK_VLSE32_V 0xfc00707f
#define MATCH_VLSE64_V 0x8007007
#define MASK_VLSE64_V 0xfc00707f
#define MATCH_VLSE8_V 0x8000007
#define MASK_VLSE8_V 0xfc00707f
#define MATCH_VLSEG2E16_V 0x20005007
#define MASK_VLSEG2E16_V 0xfdf0707f
#define MATCH_VLSEG2E16FF_V 0x21005007
#define MASK_VLSEG2E16FF_V 0xfdf0707f
#define MATCH_VLSEG2E32_V 0x20006007
#define MASK_VLSEG2E32_V 0xfdf0707f
#define MATCH_VLSEG2E32FF_V 0x21006007
#define MASK_VLSEG2E32FF_V 0xfdf0707f
#define MATCH_VLSEG2E64_V 0x20007007
#define MASK_VLSEG2E64_V 0xfdf0707f
#define MATCH_VLSEG2E64FF_V 0x21007007
#define MASK_VLSEG2E64FF_V 0xfdf0707f
#define MATCH_VLSEG2E8_V 0x20000007
#define MASK_VLSEG2E8_V 0xfdf0707f
#define MATCH_VLSEG2E8FF_V 0x21000007
#define MASK_VLSEG2E8FF_V 0xfdf0707f
#define MATCH_VLSEG3E16_V 0x40005007
#define MASK_VLSEG3E16_V 0xfdf0707f
#define MATCH_VLSEG3E16FF_V 0x41005007
#define MASK_VLSEG3E16FF_V 0xfdf0707f
#define MATCH_VLSEG3E32_V 0x40006007
#define MASK_VLSEG3E32_V 0xfdf0707f
#define MATCH_VLSEG3E32FF_V 0x41006007
#define MASK_VLSEG3E32FF_V 0xfdf0707f
#define MATCH_VLSEG3E64_V 0x40007007
#define MASK_VLSEG3E64_V 0xfdf0707f
#define MATCH_VLSEG3E64FF_V 0x41007007
#define MASK_VLSEG3E64FF_V 0xfdf0707f
#define MATCH_VLSEG3E8_V 0x40000007
#define MASK_VLSEG3E8_V 0xfdf0707f
#define MATCH_VLSEG3E8FF_V 0x41000007
#define MASK_VLSEG3E8FF_V 0xfdf0707f
#define MATCH_VLSEG4E16_V 0x60005007
#define MASK_VLSEG4E16_V 0xfdf0707f
#define MATCH_VLSEG4E16FF_V 0x61005007
#define MASK_VLSEG4E16FF_V 0xfdf0707f
#define MATCH_VLSEG4E32_V 0x60006007
#define MASK_VLSEG4E32_V 0xfdf0707f
#define MATCH_VLSEG4E32FF_V 0x61006007
#define MASK_VLSEG4E32FF_V 0xfdf0707f
#define MATCH_VLSEG4E64_V 0x60007007
#define MASK_VLSEG4E64_V 0xfdf0707f
#define MATCH_VLSEG4E64FF_V 0x61007007
#define MASK_VLSEG4E64FF_V 0xfdf0707f
#define MATCH_VLSEG4E8_V 0x60000007
#define MASK_VLSEG4E8_V 0xfdf0707f
#define MATCH_VLSEG4E8FF_V 0x61000007
#define MASK_VLSEG4E8FF_V 0xfdf0707f
#define MATCH_VLSEG5E16_V 0x80005007
#define MASK_VLSEG5E16_V 0xfdf0707f
#define MATCH_VLSEG5E16FF_V 0x81005007
#define MASK_VLSEG5E16FF_V 0xfdf0707f
#define MATCH_VLSEG5E32_V 0x80006007
#define MASK_VLSEG5E32_V 0xfdf0707f
#define MATCH_VLSEG5E32FF_V 0x81006007
#define MASK_VLSEG5E32FF_V 0xfdf0707f
#define MATCH_VLSEG5E64_V 0x80007007
#define MASK_VLSEG5E64_V 0xfdf0707f
#define MATCH_VLSEG5E64FF_V 0x81007007
#define MASK_VLSEG5E64FF_V 0xfdf0707f
#define MATCH_VLSEG5E8_V 0x80000007
#define MASK_VLSEG5E8_V 0xfdf0707f
#define MATCH_VLSEG5E8FF_V 0x81000007
#define MASK_VLSEG5E8FF_V 0xfdf0707f
#define MATCH_VLSEG6E16_V 0xa0005007
#define MASK_VLSEG6E16_V 0xfdf0707f
#define MATCH_VLSEG6E16FF_V 0xa1005007
#define MASK_VLSEG6E16FF_V 0xfdf0707f
#define MATCH_VLSEG6E32_V 0xa0006007
#define MASK_VLSEG6E32_V 0xfdf0707f
#define MATCH_VLSEG6E32FF_V 0xa1006007
#define MASK_VLSEG6E32FF_V 0xfdf0707f
#define MATCH_VLSEG6E64_V 0xa0007007
#define MASK_VLSEG6E64_V 0xfdf0707f
#define MATCH_VLSEG6E64FF_V 0xa1007007
#define MASK_VLSEG6E64FF_V 0xfdf0707f
#define MATCH_VLSEG6E8_V 0xa0000007
#define MASK_VLSEG6E8_V 0xfdf0707f
#define MATCH_VLSEG6E8FF_V 0xa1000007
#define MASK_VLSEG6E8FF_V 0xfdf0707f
#define MATCH_VLSEG7E16_V 0xc0005007
#define MASK_VLSEG7E16_V 0xfdf0707f
#define MATCH_VLSEG7E16FF_V 0xc1005007
#define MASK_VLSEG7E16FF_V 0xfdf0707f
#define MATCH_VLSEG7E32_V 0xc0006007
#define MASK_VLSEG7E32_V 0xfdf0707f
#define MATCH_VLSEG7E32FF_V 0xc1006007
#define MASK_VLSEG7E32FF_V 0xfdf0707f
#define MATCH_VLSEG7E64_V 0xc0007007
#define MASK_VLSEG7E64_V 0xfdf0707f
#define MATCH_VLSEG7E64FF_V 0xc1007007
#define MASK_VLSEG7E64FF_V 0xfdf0707f
#define MATCH_VLSEG7E8_V 0xc0000007
#define MASK_VLSEG7E8_V 0xfdf0707f
#define MATCH_VLSEG7E8FF_V 0xc1000007
#define MASK_VLSEG7E8FF_V 0xfdf0707f
#define MATCH_VLSEG8E16_V 0xe0005007
#define MASK_VLSEG8E16_V 0xfdf0707f
#define MATCH_VLSEG8E16FF_V 0xe1005007
#define MASK_VLSEG8E16FF_V 0xfdf0707f
#define MATCH_VLSEG8E32_V 0xe0006007
#define MASK_VLSEG8E32_V 0xfdf0707f
#define MATCH_VLSEG8E32FF_V 0xe1006007
#define MASK_VLSEG8E32FF_V 0xfdf0707f
#define MATCH_VLSEG8E64_V 0xe0007007
#define MASK_VLSEG8E64_V 0xfdf0707f
#define MATCH_VLSEG8E64FF_V 0xe1007007
#define MASK_VLSEG8E64FF_V 0xfdf0707f
#define MATCH_VLSEG8E8_V 0xe0000007
#define MASK_VLSEG8E8_V 0xfdf0707f
#define MATCH_VLSEG8E8FF_V 0xe1000007
#define MASK_VLSEG8E8FF_V 0xfdf0707f
#define MATCH_VLSSEG2E16_V 0x28005007
#define MASK_VLSSEG2E16_V 0xfc00707f
#define MATCH_VLSSEG2E32_V 0x28006007
#define MASK_VLSSEG2E32_V 0xfc00707f
#define MATCH_VLSSEG2E64_V 0x28007007
#define MASK_VLSSEG2E64_V 0xfc00707f
#define MATCH_VLSSEG2E8_V 0x28000007
#define MASK_VLSSEG2E8_V 0xfc00707f
#define MATCH_VLSSEG3E16_V 0x48005007
#define MASK_VLSSEG3E16_V 0xfc00707f
#define MATCH_VLSSEG3E32_V 0x48006007
#define MASK_VLSSEG3E32_V 0xfc00707f
#define MATCH_VLSSEG3E64_V 0x48007007
#define MASK_VLSSEG3E64_V 0xfc00707f
#define MATCH_VLSSEG3E8_V 0x48000007
#define MASK_VLSSEG3E8_V 0xfc00707f
#define MATCH_VLSSEG4E16_V 0x68005007
#define MASK_VLSSEG4E16_V 0xfc00707f
#define MATCH_VLSSEG4E32_V 0x68006007
#define MASK_VLSSEG4E32_V 0xfc00707f
#define MATCH_VLSSEG4E64_V 0x68007007
#define MASK_VLSSEG4E64_V 0xfc00707f
#define MATCH_VLSSEG4E8_V 0x68000007
#define MASK_VLSSEG4E8_V 0xfc00707f
#define MATCH_VLSSEG5E16_V 0x88005007
#define MASK_VLSSEG5E16_V 0xfc00707f
#define MATCH_VLSSEG5E32_V 0x88006007
#define MASK_VLSSEG5E32_V 0xfc00707f
#define MATCH_VLSSEG5E64_V 0x88007007
#define MASK_VLSSEG5E64_V 0xfc00707f
#define MATCH_VLSSEG5E8_V 0x88000007
#define MASK_VLSSEG5E8_V 0xfc00707f
#define MATCH_VLSSEG6E16_V 0xa8005007
#define MASK_VLSSEG6E16_V 0xfc00707f
#define MATCH_VLSSEG6E32_V 0xa8006007
#define MASK_VLSSEG6E32_V 0xfc00707f
#define MATCH_VLSSEG6E64_V 0xa8007007
#define MASK_VLSSEG6E64_V 0xfc00707f
#define MATCH_VLSSEG6E8_V 0xa8000007
#define MASK_VLSSEG6E8_V 0xfc00707f
#define MATCH_VLSSEG7E16_V 0xc8005007
#define MASK_VLSSEG7E16_V 0xfc00707f
#define MATCH_VLSSEG7E32_V 0xc8006007
#define MASK_VLSSEG7E32_V 0xfc00707f
#define MATCH_VLSSEG7E64_V 0xc8007007
#define MASK_VLSSEG7E64_V 0xfc00707f
#define MATCH_VLSSEG7E8_V 0xc8000007
#define MASK_VLSSEG7E8_V 0xfc00707f
#define MATCH_VLSSEG8E16_V 0xe8005007
#define MASK_VLSSEG8E16_V 0xfc00707f
#define MATCH_VLSSEG8E32_V 0xe8006007
#define MASK_VLSSEG8E32_V 0xfc00707f
#define MATCH_VLSSEG8E64_V 0xe8007007
#define MASK_VLSSEG8E64_V 0xfc00707f
#define MATCH_VLSSEG8E8_V 0xe8000007
#define MASK_VLSSEG8E8_V 0xfc00707f
#define MATCH_VLUXEI16_V 0x4005007
#define MASK_VLUXEI16_V 0xfc00707f
#define MATCH_VLUXEI32_V 0x4006007
#define MASK_VLUXEI32_V 0xfc00707f
#define MATCH_VLUXEI64_V 0x4007007
#define MASK_VLUXEI64_V 0xfc00707f
#define MATCH_VLUXEI8_V 0x4000007
#define MASK_VLUXEI8_V 0xfc00707f
#define MATCH_VLUXSEG2EI16_V 0x24005007
#define MASK_VLUXSEG2EI16_V 0xfc00707f
#define MATCH_VLUXSEG2EI32_V 0x24006007
#define MASK_VLUXSEG2EI32_V 0xfc00707f
#define MATCH_VLUXSEG2EI64_V 0x24007007
#define MASK_VLUXSEG2EI64_V 0xfc00707f
#define MATCH_VLUXSEG2EI8_V 0x24000007
#define MASK_VLUXSEG2EI8_V 0xfc00707f
#define MATCH_VLUXSEG3EI16_V 0x44005007
#define MASK_VLUXSEG3EI16_V 0xfc00707f
#define MATCH_VLUXSEG3EI32_V 0x44006007
#define MASK_VLUXSEG3EI32_V 0xfc00707f
#define MATCH_VLUXSEG3EI64_V 0x44007007
#define MASK_VLUXSEG3EI64_V 0xfc00707f
#define MATCH_VLUXSEG3EI8_V 0x44000007
#define MASK_VLUXSEG3EI8_V 0xfc00707f
#define MATCH_VLUXSEG4EI16_V 0x64005007
#define MASK_VLUXSEG4EI16_V 0xfc00707f
#define MATCH_VLUXSEG4EI32_V 0x64006007
#define MASK_VLUXSEG4EI32_V 0xfc00707f
#define MATCH_VLUXSEG4EI64_V 0x64007007
#define MASK_VLUXSEG4EI64_V 0xfc00707f
#define MATCH_VLUXSEG4EI8_V 0x64000007
#define MASK_VLUXSEG4EI8_V 0xfc00707f
#define MATCH_VLUXSEG5EI16_V 0x84005007
#define MASK_VLUXSEG5EI16_V 0xfc00707f
#define MATCH_VLUXSEG5EI32_V 0x84006007
#define MASK_VLUXSEG5EI32_V 0xfc00707f
#define MATCH_VLUXSEG5EI64_V 0x84007007
#define MASK_VLUXSEG5EI64_V 0xfc00707f
#define MATCH_VLUXSEG5EI8_V 0x84000007
#define MASK_VLUXSEG5EI8_V 0xfc00707f
#define MATCH_VLUXSEG6EI16_V 0xa4005007
#define MASK_VLUXSEG6EI16_V 0xfc00707f
#define MATCH_VLUXSEG6EI32_V 0xa4006007
#define MASK_VLUXSEG6EI32_V 0xfc00707f
#define MATCH_VLUXSEG6EI64_V 0xa4007007
#define MASK_VLUXSEG6EI64_V 0xfc00707f
#define MATCH_VLUXSEG6EI8_V 0xa4000007
#define MASK_VLUXSEG6EI8_V 0xfc00707f
#define MATCH_VLUXSEG7EI16_V 0xc4005007
#define MASK_VLUXSEG7EI16_V 0xfc00707f
#define MATCH_VLUXSEG7EI32_V 0xc4006007
#define MASK_VLUXSEG7EI32_V 0xfc00707f
#define MATCH_VLUXSEG7EI64_V 0xc4007007
#define MASK_VLUXSEG7EI64_V 0xfc00707f
#define MATCH_VLUXSEG7EI8_V 0xc4000007
#define MASK_VLUXSEG7EI8_V 0xfc00707f
#define MATCH_VLUXSEG8EI16_V 0xe4005007
#define MASK_VLUXSEG8EI16_V 0xfc00707f
#define MATCH_VLUXSEG8EI32_V 0xe4006007
#define MASK_VLUXSEG8EI32_V 0xfc00707f
#define MATCH_VLUXSEG8EI64_V 0xe4007007
#define MASK_VLUXSEG8EI64_V 0xfc00707f
#define MATCH_VLUXSEG8EI8_V 0xe4000007
#define MASK_VLUXSEG8EI8_V 0xfc00707f
#define MATCH_VMACC_VV 0xb4002057
#define MASK_VMACC_VV 0xfc00707f
#define MATCH_VMACC_VX 0xb4006057
#define MASK_VMACC_VX 0xfc00707f
#define MATCH_VMADC_VI 0x46003057
#define MASK_VMADC_VI 0xfe00707f
#define MATCH_VMADC_VIM 0x44003057
#define MASK_VMADC_VIM 0xfe00707f
#define MATCH_VMADC_VV 0x46000057
#define MASK_VMADC_VV 0xfe00707f
#define MATCH_VMADC_VVM 0x44000057
#define MASK_VMADC_VVM 0xfe00707f
#define MATCH_VMADC_VX 0x46004057
#define MASK_VMADC_VX 0xfe00707f
#define MATCH_VMADC_VXM 0x44004057
#define MASK_VMADC_VXM 0xfe00707f
#define MATCH_VMADD_VV 0xa4002057
#define MASK_VMADD_VV 0xfc00707f
#define MATCH_VMADD_VX 0xa4006057
#define MASK_VMADD_VX 0xfc00707f
#define MATCH_VMAND_MM 0x66002057
#define MASK_VMAND_MM 0xfe00707f
#define MATCH_VMANDN_MM 0x62002057
#define MASK_VMANDN_MM 0xfe00707f
#define MATCH_VMAX_VV 0x1c000057
#define MASK_VMAX_VV 0xfc00707f
#define MATCH_VMAX_VX 0x1c004057
#define MASK_VMAX_VX 0xfc00707f
#define MATCH_VMAXU_VV 0x18000057
#define MASK_VMAXU_VV 0xfc00707f
#define MATCH_VMAXU_VX 0x18004057
#define MASK_VMAXU_VX 0xfc00707f
#define MATCH_VMERGE_VIM 0x5c003057
#define MASK_VMERGE_VIM 0xfe00707f
#define MATCH_VMERGE_VVM 0x5c000057
#define MASK_VMERGE_VVM 0xfe00707f
#define MATCH_VMERGE_VXM 0x5c004057
#define MASK_VMERGE_VXM 0xfe00707f
#define MATCH_VMFEQ_VF 0x60005057
#define MASK_VMFEQ_VF 0xfc00707f
#define MATCH_VMFEQ_VV 0x60001057
#define MASK_VMFEQ_VV 0xfc00707f
#define MATCH_VMFGE_VF 0x7c005057
#define MASK_VMFGE_VF 0xfc00707f
#define MATCH_VMFGT_VF 0x74005057
#define MASK_VMFGT_VF 0xfc00707f
#define MATCH_VMFLE_VF 0x64005057
#define MASK_VMFLE_VF 0xfc00707f
#define MATCH_VMFLE_VV 0x64001057
#define MASK_VMFLE_VV 0xfc00707f
#define MATCH_VMFLT_VF 0x6c005057
#define MASK_VMFLT_VF 0xfc00707f
#define MATCH_VMFLT_VV 0x6c001057
#define MASK_VMFLT_VV 0xfc00707f
#define MATCH_VMFNE_VF 0x70005057
#define MASK_VMFNE_VF 0xfc00707f
#define MATCH_VMFNE_VV 0x70001057
#define MASK_VMFNE_VV 0xfc00707f
#define MATCH_VMIN_VV 0x14000057
#define MASK_VMIN_VV 0xfc00707f
#define MATCH_VMIN_VX 0x14004057
#define MASK_VMIN_VX 0xfc00707f
#define MATCH_VMINU_VV 0x10000057
#define MASK_VMINU_VV 0xfc00707f
#define MATCH_VMINU_VX 0x10004057
#define MASK_VMINU_VX 0xfc00707f
#define MATCH_VMNAND_MM 0x76002057
#define MASK_VMNAND_MM 0xfe00707f
#define MATCH_VMNOR_MM 0x7a002057
#define MASK_VMNOR_MM 0xfe00707f
#define MATCH_VMOR_MM 0x6a002057
#define MASK_VMOR_MM 0xfe00707f
#define MATCH_VMORN_MM 0x72002057
#define MASK_VMORN_MM 0xfe00707f
#define MATCH_VMSBC_VV 0x4e000057
#define MASK_VMSBC_VV 0xfe00707f
#define MATCH_VMSBC_VVM 0x4c000057
#define MASK_VMSBC_VVM 0xfe00707f
#define MATCH_VMSBC_VX 0x4e004057
#define MASK_VMSBC_VX 0xfe00707f
#define MATCH_VMSBC_VXM 0x4c004057
#define MASK_VMSBC_VXM 0xfe00707f
#define MATCH_VMSBF_M 0x5000a057
#define MASK_VMSBF_M 0xfc0ff07f
#define MATCH_VMSEQ_VI 0x60003057
#define MASK_VMSEQ_VI 0xfc00707f
#define MATCH_VMSEQ_VV 0x60000057
#define MASK_VMSEQ_VV 0xfc00707f
#define MATCH_VMSEQ_VX 0x60004057
#define MASK_VMSEQ_VX 0xfc00707f
#define MATCH_VMSGT_VI 0x7c003057
#define MASK_VMSGT_VI 0xfc00707f
#define MATCH_VMSGT_VX 0x7c004057
#define MASK_VMSGT_VX 0xfc00707f
#define MATCH_VMSGTU_VI 0x78003057
#define MASK_VMSGTU_VI 0xfc00707f
#define MATCH_VMSGTU_VX 0x78004057
#define MASK_VMSGTU_VX 0xfc00707f
#define MATCH_VMSIF_M 0x5001a057
#define MASK_VMSIF_M 0xfc0ff07f
#define MATCH_VMSLE_VI 0x74003057
#define MASK_VMSLE_VI 0xfc00707f
#define MATCH_VMSLE_VV 0x74000057
#define MASK_VMSLE_VV 0xfc00707f
#define MATCH_VMSLE_VX 0x74004057
#define MASK_VMSLE_VX 0xfc00707f
#define MATCH_VMSLEU_VI 0x70003057
#define MASK_VMSLEU_VI 0xfc00707f
#define MATCH_VMSLEU_VV 0x70000057
#define MASK_VMSLEU_VV 0xfc00707f
#define MATCH_VMSLEU_VX 0x70004057
#define MASK_VMSLEU_VX 0xfc00707f
#define MATCH_VMSLT_VV 0x6c000057
#define MASK_VMSLT_VV 0xfc00707f
#define MATCH_VMSLT_VX 0x6c004057
#define MASK_VMSLT_VX 0xfc00707f
#define MATCH_VMSLTU_VV 0x68000057
#define MASK_VMSLTU_VV 0xfc00707f
#define MATCH_VMSLTU_VX 0x68004057
#define MASK_VMSLTU_VX 0xfc00707f
#define MATCH_VMSNE_VI 0x64003057
#define MASK_VMSNE_VI 0xfc00707f
#define MATCH_VMSNE_VV 0x64000057
#define MASK_VMSNE_VV 0xfc00707f
#define MATCH_VMSNE_VX 0x64004057
#define MASK_VMSNE_VX 0xfc00707f
#define MATCH_VMSOF_M 0x50012057
#define MASK_VMSOF_M 0xfc0ff07f
#define MATCH_VMUL_VV 0x94002057
#define MASK_VMUL_VV 0xfc00707f
#define MATCH_VMUL_VX 0x94006057
#define MASK_VMUL_VX 0xfc00707f
#define MATCH_VMULH_VV 0x9c002057
#define MASK_VMULH_VV 0xfc00707f
#define MATCH_VMULH_VX 0x9c006057
#define MASK_VMULH_VX 0xfc00707f
#define MATCH_VMULHSU_VV 0x98002057
#define MASK_VMULHSU_VV 0xfc00707f
#define MATCH_VMULHSU_VX 0x98006057
#define MASK_VMULHSU_VX 0xfc00707f
#define MATCH_VMULHU_VV 0x90002057
#define MASK_VMULHU_VV 0xfc00707f
#define MATCH_VMULHU_VX 0x90006057
#define MASK_VMULHU_VX 0xfc00707f
#define MATCH_VMV_S_X 0x42006057
#define MASK_VMV_S_X 0xfff0707f
#define MATCH_VMV_V_I 0x5e003057
#define MASK_VMV_V_I 0xfff0707f
#define MATCH_VMV_V_V 0x5e000057
#define MASK_VMV_V_V 0xfff0707f
#define MATCH_VMV_V_X 0x5e004057
#define MASK_VMV_V_X 0xfff0707f
#define MATCH_VMV_X_S 0x42002057
#define MASK_VMV_X_S 0xfe0ff07f
#define MATCH_VMV1R_V 0x9e003057
#define MASK_VMV1R_V 0xfe0ff07f
#define MATCH_VMV2R_V 0x9e00b057
#define MASK_VMV2R_V 0xfe0ff07f
#define MATCH_VMV4R_V 0x9e01b057
#define MASK_VMV4R_V 0xfe0ff07f
#define MATCH_VMV8R_V 0x9e03b057
#define MASK_VMV8R_V 0xfe0ff07f
#define MATCH_VMXNOR_MM 0x7e002057
#define MASK_VMXNOR_MM 0xfe00707f
#define MATCH_VMXOR_MM 0x6e002057
#define MASK_VMXOR_MM 0xfe00707f
#define MATCH_VNCLIP_WI 0xbc003057
#define MASK_VNCLIP_WI 0xfc00707f
#define MATCH_VNCLIP_WV 0xbc000057
#define MASK_VNCLIP_WV 0xfc00707f
#define MATCH_VNCLIP_WX 0xbc004057
#define MASK_VNCLIP_WX 0xfc00707f
#define MATCH_VNCLIPU_WI 0xb8003057
#define MASK_VNCLIPU_WI 0xfc00707f
#define MATCH_VNCLIPU_WV 0xb8000057
#define MASK_VNCLIPU_WV 0xfc00707f
#define MATCH_VNCLIPU_WX 0xb8004057
#define MASK_VNCLIPU_WX 0xfc00707f
#define MATCH_VNMSAC_VV 0xbc002057
#define MASK_VNMSAC_VV 0xfc00707f
#define MATCH_VNMSAC_VX 0xbc006057
#define MASK_VNMSAC_VX 0xfc00707f
#define MATCH_VNMSUB_VV 0xac002057
#define MASK_VNMSUB_VV 0xfc00707f
#define MATCH_VNMSUB_VX 0xac006057
#define MASK_VNMSUB_VX 0xfc00707f
#define MATCH_VNSRA_WI 0xb4003057
#define MASK_VNSRA_WI 0xfc00707f
#define MATCH_VNSRA_WV 0xb4000057
#define MASK_VNSRA_WV 0xfc00707f
#define MATCH_VNSRA_WX 0xb4004057
#define MASK_VNSRA_WX 0xfc00707f
#define MATCH_VNSRL_WI 0xb0003057
#define MASK_VNSRL_WI 0xfc00707f
#define MATCH_VNSRL_WV 0xb0000057
#define MASK_VNSRL_WV 0xfc00707f
#define MATCH_VNSRL_WX 0xb0004057
#define MASK_VNSRL_WX 0xfc00707f
#define MATCH_VOR_VI 0x28003057
#define MASK_VOR_VI 0xfc00707f
#define MATCH_VOR_VV 0x28000057
#define MASK_VOR_VV 0xfc00707f
#define MATCH_VOR_VX 0x28004057
#define MASK_VOR_VX 0xfc00707f
#define MATCH_VREDAND_VS 0x4002057
#define MASK_VREDAND_VS 0xfc00707f
#define MATCH_VREDMAX_VS 0x1c002057
#define MASK_VREDMAX_VS 0xfc00707f
#define MATCH_VREDMAXU_VS 0x18002057
#define MASK_VREDMAXU_VS 0xfc00707f
#define MATCH_VREDMIN_VS 0x14002057
#define MASK_VREDMIN_VS 0xfc00707f
#define MATCH_VREDMINU_VS 0x10002057
#define MASK_VREDMINU_VS 0xfc00707f
#define MATCH_VREDOR_VS 0x8002057
#define MASK_VREDOR_VS 0xfc00707f
#define MATCH_VREDSUM_VS 0x2057
#define MASK_VREDSUM_VS 0xfc00707f
#define MATCH_VREDXOR_VS 0xc002057
#define MASK_VREDXOR_VS 0xfc00707f
#define MATCH_VREM_VV 0x8c002057
#define MASK_VREM_VV 0xfc00707f
#define MATCH_VREM_VX 0x8c006057
#define MASK_VREM_VX 0xfc00707f
#define MATCH_VREMU_VV 0x88002057
#define MASK_VREMU_VV 0xfc00707f
#define MATCH_VREMU_VX 0x88006057
#define MASK_VREMU_VX 0xfc00707f
#define MATCH_VREV8_V 0x4804a057
#define MASK_VREV8_V 0xfc0ff07f
#define MATCH_VRGATHER_VI 0x30003057
#define MASK_VRGATHER_VI 0xfc00707f
#define MATCH_VRGATHER_VV 0x30000057
#define MASK_VRGATHER_VV 0xfc00707f
#define MATCH_VRGATHER_VX 0x30004057
#define MASK_VRGATHER_VX 0xfc00707f
#define MATCH_VRGATHEREI16_VV 0x38000057
#define MASK_VRGATHEREI16_VV 0xfc00707f
#define MATCH_VROL_VV 0x54000057
#define MASK_VROL_VV 0xfc00707f
#define MATCH_VROL_VX 0x54004057
#define MASK_VROL_VX 0xfc00707f
#define MATCH_VROR_VI 0x50003057
#define MASK_VROR_VI 0xf800707f
#define MATCH_VROR_VV 0x50000057
#define MASK_VROR_VV 0xfc00707f
#define MATCH_VROR_VX 0x50004057
#define MASK_VROR_VX 0xfc00707f
#define MATCH_VRSUB_VI 0xc003057
#define MASK_VRSUB_VI 0xfc00707f
#define MATCH_VRSUB_VX 0xc004057
#define MASK_VRSUB_VX 0xfc00707f
#define MATCH_VS1R_V 0x2800027
#define MASK_VS1R_V 0xfff0707f
#define MATCH_VS2R_V 0x22800027
#define MASK_VS2R_V 0xfff0707f
#define MATCH_VS4R_V 0x62800027
#define MASK_VS4R_V 0xfff0707f
#define MATCH_VS8R_V 0xe2800027
#define MASK_VS8R_V 0xfff0707f
#define MATCH_VSADD_VI 0x84003057
#define MASK_VSADD_VI 0xfc00707f
#define MATCH_VSADD_VV 0x84000057
#define MASK_VSADD_VV 0xfc00707f
#define MATCH_VSADD_VX 0x84004057
#define MASK_VSADD_VX 0xfc00707f
#define MATCH_VSADDU_VI 0x80003057
#define MASK_VSADDU_VI 0xfc00707f
#define MATCH_VSADDU_VV 0x80000057
#define MASK_VSADDU_VV 0xfc00707f
#define MATCH_VSADDU_VX 0x80004057
#define MASK_VSADDU_VX 0xfc00707f
#define MATCH_VSBC_VVM 0x48000057
#define MASK_VSBC_VVM 0xfe00707f
#define MATCH_VSBC_VXM 0x48004057
#define MASK_VSBC_VXM 0xfe00707f
#define MATCH_VSE16_V 0x5027
#define MASK_VSE16_V 0xfdf0707f
#define MATCH_VSE32_V 0x6027
#define MASK_VSE32_V 0xfdf0707f
#define MATCH_VSE64_V 0x7027
#define MASK_VSE64_V 0xfdf0707f
#define MATCH_VSE8_V 0x27
#define MASK_VSE8_V 0xfdf0707f
#define MATCH_VSETIVLI 0xc0007057
#define MASK_VSETIVLI 0xc000707f
#define MATCH_VSETVL 0x80007057
#define MASK_VSETVL 0xfe00707f
#define MATCH_VSETVLI 0x7057
#define MASK_VSETVLI 0x8000707f
#define MATCH_VSEXT_VF2 0x4803a057
#define MASK_VSEXT_VF2 0xfc0ff07f
#define MATCH_VSEXT_VF4 0x4802a057
#define MASK_VSEXT_VF4 0xfc0ff07f
#define MATCH_VSEXT_VF8 0x4801a057
#define MASK_VSEXT_VF8 0xfc0ff07f
#define MATCH_VSHA2CH_VV 0xba002077
#define MASK_VSHA2CH_VV 0xfe00707f
#define MATCH_VSHA2CL_VV 0xbe002077
#define MASK_VSHA2CL_VV 0xfe00707f
#define MATCH_VSHA2MS_VV 0xb6002077
#define MASK_VSHA2MS_VV 0xfe00707f
#define MATCH_VSLIDE1DOWN_VX 0x3c006057
#define MASK_VSLIDE1DOWN_VX 0xfc00707f
#define MATCH_VSLIDE1UP_VX 0x38006057
#define MASK_VSLIDE1UP_VX 0xfc00707f
#define MATCH_VSLIDEDOWN_VI 0x3c003057
#define MASK_VSLIDEDOWN_VI 0xfc00707f
#define MATCH_VSLIDEDOWN_VX 0x3c004057
#define MASK_VSLIDEDOWN_VX 0xfc00707f
#define MATCH_VSLIDEUP_VI 0x38003057
#define MASK_VSLIDEUP_VI 0xfc00707f
#define MATCH_VSLIDEUP_VX 0x38004057
#define MASK_VSLIDEUP_VX 0xfc00707f
#define MATCH_VSLL_VI 0x94003057
#define MASK_VSLL_VI 0xfc00707f
#define MATCH_VSLL_VV 0x94000057
#define MASK_VSLL_VV 0xfc00707f
#define MATCH_VSLL_VX 0x94004057
#define MASK_VSLL_VX 0xfc00707f
#define MATCH_VSM_V 0x2b00027
#define MASK_VSM_V 0xfff0707f
#define MATCH_VSM3C_VI 0xae002077
#define MASK_VSM3C_VI 0xfe00707f
#define MATCH_VSM3ME_VV 0x82002077
#define MASK_VSM3ME_VV 0xfe00707f
#define MATCH_VSM4K_VI 0x86002077
#define MASK_VSM4K_VI 0xfe00707f
#define MATCH_VSM4R_VS 0xa6082077
#define MASK_VSM4R_VS 0xfe0ff07f
#define MATCH_VSM4R_VV 0xa2082077
#define MASK_VSM4R_VV 0xfe0ff07f
#define MATCH_VSMUL_VV 0x9c000057
#define MASK_VSMUL_VV 0xfc00707f
#define MATCH_VSMUL_VX 0x9c004057
#define MASK_VSMUL_VX 0xfc00707f
#define MATCH_VSOXEI16_V 0xc005027
#define MASK_VSOXEI16_V 0xfc00707f
#define MATCH_VSOXEI32_V 0xc006027
#define MASK_VSOXEI32_V 0xfc00707f
#define MATCH_VSOXEI64_V 0xc007027
#define MASK_VSOXEI64_V 0xfc00707f
#define MATCH_VSOXEI8_V 0xc000027
#define MASK_VSOXEI8_V 0xfc00707f
#define MATCH_VSOXSEG2EI16_V 0x2c005027
#define MASK_VSOXSEG2EI16_V 0xfc00707f
#define MATCH_VSOXSEG2EI32_V 0x2c006027
#define MASK_VSOXSEG2EI32_V 0xfc00707f
#define MATCH_VSOXSEG2EI64_V 0x2c007027
#define MASK_VSOXSEG2EI64_V 0xfc00707f
#define MATCH_VSOXSEG2EI8_V 0x2c000027
#define MASK_VSOXSEG2EI8_V 0xfc00707f
#define MATCH_VSOXSEG3EI16_V 0x4c005027
#define MASK_VSOXSEG3EI16_V 0xfc00707f
#define MATCH_VSOXSEG3EI32_V 0x4c006027
#define MASK_VSOXSEG3EI32_V 0xfc00707f
#define MATCH_VSOXSEG3EI64_V 0x4c007027
#define MASK_VSOXSEG3EI64_V 0xfc00707f
#define MATCH_VSOXSEG3EI8_V 0x4c000027
#define MASK_VSOXSEG3EI8_V 0xfc00707f
#define MATCH_VSOXSEG4EI16_V 0x6c005027
#define MASK_VSOXSEG4EI16_V 0xfc00707f
#define MATCH_VSOXSEG4EI32_V 0x6c006027
#define MASK_VSOXSEG4EI32_V 0xfc00707f
#define MATCH_VSOXSEG4EI64_V 0x6c007027
#define MASK_VSOXSEG4EI64_V 0xfc00707f
#define MATCH_VSOXSEG4EI8_V 0x6c000027
#define MASK_VSOXSEG4EI8_V 0xfc00707f
#define MATCH_VSOXSEG5EI16_V 0x8c005027
#define MASK_VSOXSEG5EI16_V 0xfc00707f
#define MATCH_VSOXSEG5EI32_V 0x8c006027
#define MASK_VSOXSEG5EI32_V 0xfc00707f
#define MATCH_VSOXSEG5EI64_V 0x8c007027
#define MASK_VSOXSEG5EI64_V 0xfc00707f
#define MATCH_VSOXSEG5EI8_V 0x8c000027
#define MASK_VSOXSEG5EI8_V 0xfc00707f
#define MATCH_VSOXSEG6EI16_V 0xac005027
#define MASK_VSOXSEG6EI16_V 0xfc00707f
#define MATCH_VSOXSEG6EI32_V 0xac006027
#define MASK_VSOXSEG6EI32_V 0xfc00707f
#define MATCH_VSOXSEG6EI64_V 0xac007027
#define MASK_VSOXSEG6EI64_V 0xfc00707f
#define MATCH_VSOXSEG6EI8_V 0xac000027
#define MASK_VSOXSEG6EI8_V 0xfc00707f
#define MATCH_VSOXSEG7EI16_V 0xcc005027
#define MASK_VSOXSEG7EI16_V 0xfc00707f
#define MATCH_VSOXSEG7EI32_V 0xcc006027
#define MASK_VSOXSEG7EI32_V 0xfc00707f
#define MATCH_VSOXSEG7EI64_V 0xcc007027
#define MASK_VSOXSEG7EI64_V 0xfc00707f
#define MATCH_VSOXSEG7EI8_V 0xcc000027
#define MASK_VSOXSEG7EI8_V 0xfc00707f
#define MATCH_VSOXSEG8EI16_V 0xec005027
#define MASK_VSOXSEG8EI16_V 0xfc00707f
#define MATCH_VSOXSEG8EI32_V 0xec006027
#define MASK_VSOXSEG8EI32_V 0xfc00707f
#define MATCH_VSOXSEG8EI64_V 0xec007027
#define MASK_VSOXSEG8EI64_V 0xfc00707f
#define MATCH_VSOXSEG8EI8_V 0xec000027
#define MASK_VSOXSEG8EI8_V 0xfc00707f
#define MATCH_VSRA_VI 0xa4003057
#define MASK_VSRA_VI 0xfc00707f
#define MATCH_VSRA_VV 0xa4000057
#define MASK_VSRA_VV 0xfc00707f
#define MATCH_VSRA_VX 0xa4004057
#define MASK_VSRA_VX 0xfc00707f
#define MATCH_VSRL_VI 0xa0003057
#define MASK_VSRL_VI 0xfc00707f
#define MATCH_VSRL_VV 0xa0000057
#define MASK_VSRL_VV 0xfc00707f
#define MATCH_VSRL_VX 0xa0004057
#define MASK_VSRL_VX 0xfc00707f
#define MATCH_VSSE16_V 0x8005027
#define MASK_VSSE16_V 0xfc00707f
#define MATCH_VSSE32_V 0x8006027
#define MASK_VSSE32_V 0xfc00707f
#define MATCH_VSSE64_V 0x8007027
#define MASK_VSSE64_V 0xfc00707f
#define MATCH_VSSE8_V 0x8000027
#define MASK_VSSE8_V 0xfc00707f
#define MATCH_VSSEG2E16_V 0x20005027
#define MASK_VSSEG2E16_V 0xfdf0707f
#define MATCH_VSSEG2E32_V 0x20006027
#define MASK_VSSEG2E32_V 0xfdf0707f
#define MATCH_VSSEG2E64_V 0x20007027
#define MASK_VSSEG2E64_V 0xfdf0707f
#define MATCH_VSSEG2E8_V 0x20000027
#define MASK_VSSEG2E8_V 0xfdf0707f
#define MATCH_VSSEG3E16_V 0x40005027
#define MASK_VSSEG3E16_V 0xfdf0707f
#define MATCH_VSSEG3E32_V 0x40006027
#define MASK_VSSEG3E32_V 0xfdf0707f
#define MATCH_VSSEG3E64_V 0x40007027
#define MASK_VSSEG3E64_V 0xfdf0707f
#define MATCH_VSSEG3E8_V 0x40000027
#define MASK_VSSEG3E8_V 0xfdf0707f
#define MATCH_VSSEG4E16_V 0x60005027
#define MASK_VSSEG4E16_V 0xfdf0707f
#define MATCH_VSSEG4E32_V 0x60006027
#define MASK_VSSEG4E32_V 0xfdf0707f
#define MATCH_VSSEG4E64_V 0x60007027
#define MASK_VSSEG4E64_V 0xfdf0707f
#define MATCH_VSSEG4E8_V 0x60000027
#define MASK_VSSEG4E8_V 0xfdf0707f
#define MATCH_VSSEG5E16_V 0x80005027
#define MASK_VSSEG5E16_V 0xfdf0707f
#define MATCH_VSSEG5E32_V 0x80006027
#define MASK_VSSEG5E32_V 0xfdf0707f
#define MATCH_VSSEG5E64_V 0x80007027
#define MASK_VSSEG5E64_V 0xfdf0707f
#define MATCH_VSSEG5E8_V 0x80000027
#define MASK_VSSEG5E8_V 0xfdf0707f
#define MATCH_VSSEG6E16_V 0xa0005027
#define MASK_VSSEG6E16_V 0xfdf0707f
#define MATCH_VSSEG6E32_V 0xa0006027
#define MASK_VSSEG6E32_V 0xfdf0707f
#define MATCH_VSSEG6E64_V 0xa0007027
#define MASK_VSSEG6E64_V 0xfdf0707f
#define MATCH_VSSEG6E8_V 0xa0000027
#define MASK_VSSEG6E8_V 0xfdf0707f
#define MATCH_VSSEG7E16_V 0xc0005027
#define MASK_VSSEG7E16_V 0xfdf0707f
#define MATCH_VSSEG7E32_V 0xc0006027
#define MASK_VSSEG7E32_V 0xfdf0707f
#define MATCH_VSSEG7E64_V 0xc0007027
#define MASK_VSSEG7E64_V 0xfdf0707f
#define MATCH_VSSEG7E8_V 0xc0000027
#define MASK_VSSEG7E8_V 0xfdf0707f
#define MATCH_VSSEG8E16_V 0xe0005027
#define MASK_VSSEG8E16_V 0xfdf0707f
#define MATCH_VSSEG8E32_V 0xe0006027
#define MASK_VSSEG8E32_V 0xfdf0707f
#define MATCH_VSSEG8E64_V 0xe0007027
#define MASK_VSSEG8E64_V 0xfdf0707f
#define MATCH_VSSEG8E8_V 0xe0000027
#define MASK_VSSEG8E8_V 0xfdf0707f
#define MATCH_VSSRA_VI 0xac003057
#define MASK_VSSRA_VI 0xfc00707f
#define MATCH_VSSRA_VV 0xac000057
#define MASK_VSSRA_VV 0xfc00707f
#define MATCH_VSSRA_VX 0xac004057
#define MASK_VSSRA_VX 0xfc00707f
#define MATCH_VSSRL_VI 0xa8003057
#define MASK_VSSRL_VI 0xfc00707f
#define MATCH_VSSRL_VV 0xa8000057
#define MASK_VSSRL_VV 0xfc00707f
#define MATCH_VSSRL_VX 0xa8004057
#define MASK_VSSRL_VX 0xfc00707f
#define MATCH_VSSSEG2E16_V 0x28005027
#define MASK_VSSSEG2E16_V 0xfc00707f
#define MATCH_VSSSEG2E32_V 0x28006027
#define MASK_VSSSEG2E32_V 0xfc00707f
#define MATCH_VSSSEG2E64_V 0x28007027
#define MASK_VSSSEG2E64_V 0xfc00707f
#define MATCH_VSSSEG2E8_V 0x28000027
#define MASK_VSSSEG2E8_V 0xfc00707f
#define MATCH_VSSSEG3E16_V 0x48005027
#define MASK_VSSSEG3E16_V 0xfc00707f
#define MATCH_VSSSEG3E32_V 0x48006027
#define MASK_VSSSEG3E32_V 0xfc00707f
#define MATCH_VSSSEG3E64_V 0x48007027
#define MASK_VSSSEG3E64_V 0xfc00707f
#define MATCH_VSSSEG3E8_V 0x48000027
#define MASK_VSSSEG3E8_V 0xfc00707f
#define MATCH_VSSSEG4E16_V 0x68005027
#define MASK_VSSSEG4E16_V 0xfc00707f
#define MATCH_VSSSEG4E32_V 0x68006027
#define MASK_VSSSEG4E32_V 0xfc00707f
#define MATCH_VSSSEG4E64_V 0x68007027
#define MASK_VSSSEG4E64_V 0xfc00707f
#define MATCH_VSSSEG4E8_V 0x68000027
#define MASK_VSSSEG4E8_V 0xfc00707f
#define MATCH_VSSSEG5E16_V 0x88005027
#define MASK_VSSSEG5E16_V 0xfc00707f
#define MATCH_VSSSEG5E32_V 0x88006027
#define MASK_VSSSEG5E32_V 0xfc00707f
#define MATCH_VSSSEG5E64_V 0x88007027
#define MASK_VSSSEG5E64_V 0xfc00707f
#define MATCH_VSSSEG5E8_V 0x88000027
#define MASK_VSSSEG5E8_V 0xfc00707f
#define MATCH_VSSSEG6E16_V 0xa8005027
#define MASK_VSSSEG6E16_V 0xfc00707f
#define MATCH_VSSSEG6E32_V 0xa8006027
#define MASK_VSSSEG6E32_V 0xfc00707f
#define MATCH_VSSSEG6E64_V 0xa8007027
#define MASK_VSSSEG6E64_V 0xfc00707f
#define MATCH_VSSSEG6E8_V 0xa8000027
#define MASK_VSSSEG6E8_V 0xfc00707f
#define MATCH_VSSSEG7E16_V 0xc8005027
#define MASK_VSSSEG7E16_V 0xfc00707f
#define MATCH_VSSSEG7E32_V 0xc8006027
#define MASK_VSSSEG7E32_V 0xfc00707f
#define MATCH_VSSSEG7E64_V 0xc8007027
#define MASK_VSSSEG7E64_V 0xfc00707f
#define MATCH_VSSSEG7E8_V 0xc8000027
#define MASK_VSSSEG7E8_V 0xfc00707f
#define MATCH_VSSSEG8E16_V 0xe8005027
#define MASK_VSSSEG8E16_V 0xfc00707f
#define MATCH_VSSSEG8E32_V 0xe8006027
#define MASK_VSSSEG8E32_V 0xfc00707f
#define MATCH_VSSSEG8E64_V 0xe8007027
#define MASK_VSSSEG8E64_V 0xfc00707f
#define MATCH_VSSSEG8E8_V 0xe8000027
#define MASK_VSSSEG8E8_V 0xfc00707f
#define MATCH_VSSUB_VV 0x8c000057
#define MASK_VSSUB_VV 0xfc00707f
#define MATCH_VSSUB_VX 0x8c004057
#define MASK_VSSUB_VX 0xfc00707f
#define MATCH_VSSUBU_VV 0x88000057
#define MASK_VSSUBU_VV 0xfc00707f
#define MATCH_VSSUBU_VX 0x88004057
#define MASK_VSSUBU_VX 0xfc00707f
#define MATCH_VSUB_VV 0x8000057
#define MASK_VSUB_VV 0xfc00707f
#define MATCH_VSUB_VX 0x8004057
#define MASK_VSUB_VX 0xfc00707f
#define MATCH_VSUXEI16_V 0x4005027
#define MASK_VSUXEI16_V 0xfc00707f
#define MATCH_VSUXEI32_V 0x4006027
#define MASK_VSUXEI32_V 0xfc00707f
#define MATCH_VSUXEI64_V 0x4007027
#define MASK_VSUXEI64_V 0xfc00707f
#define MATCH_VSUXEI8_V 0x4000027
#define MASK_VSUXEI8_V 0xfc00707f
#define MATCH_VSUXSEG2EI16_V 0x24005027
#define MASK_VSUXSEG2EI16_V 0xfc00707f
#define MATCH_VSUXSEG2EI32_V 0x24006027
#define MASK_VSUXSEG2EI32_V 0xfc00707f
#define MATCH_VSUXSEG2EI64_V 0x24007027
#define MASK_VSUXSEG2EI64_V 0xfc00707f
#define MATCH_VSUXSEG2EI8_V 0x24000027
#define MASK_VSUXSEG2EI8_V 0xfc00707f
#define MATCH_VSUXSEG3EI16_V 0x44005027
#define MASK_VSUXSEG3EI16_V 0xfc00707f
#define MATCH_VSUXSEG3EI32_V 0x44006027
#define MASK_VSUXSEG3EI32_V 0xfc00707f
#define MATCH_VSUXSEG3EI64_V 0x44007027
#define MASK_VSUXSEG3EI64_V 0xfc00707f
#define MATCH_VSUXSEG3EI8_V 0x44000027
#define MASK_VSUXSEG3EI8_V 0xfc00707f
#define MATCH_VSUXSEG4EI16_V 0x64005027
#define MASK_VSUXSEG4EI16_V 0xfc00707f
#define MATCH_VSUXSEG4EI32_V 0x64006027
#define MASK_VSUXSEG4EI32_V 0xfc00707f
#define MATCH_VSUXSEG4EI64_V 0x64007027
#define MASK_VSUXSEG4EI64_V 0xfc00707f
#define MATCH_VSUXSEG4EI8_V 0x64000027
#define MASK_VSUXSEG4EI8_V 0xfc00707f
#define MATCH_VSUXSEG5EI16_V 0x84005027
#define MASK_VSUXSEG5EI16_V 0xfc00707f
#define MATCH_VSUXSEG5EI32_V 0x84006027
#define MASK_VSUXSEG5EI32_V 0xfc00707f
#define MATCH_VSUXSEG5EI64_V 0x84007027
#define MASK_VSUXSEG5EI64_V 0xfc00707f
#define MATCH_VSUXSEG5EI8_V 0x84000027
#define MASK_VSUXSEG5EI8_V 0xfc00707f
#define MATCH_VSUXSEG6EI16_V 0xa4005027
#define MASK_VSUXSEG6EI16_V 0xfc00707f
#define MATCH_VSUXSEG6EI32_V 0xa4006027
#define MASK_VSUXSEG6EI32_V 0xfc00707f
#define MATCH_VSUXSEG6EI64_V 0xa4007027
#define MASK_VSUXSEG6EI64_V 0xfc00707f
#define MATCH_VSUXSEG6EI8_V 0xa4000027
#define MASK_VSUXSEG6EI8_V 0xfc00707f
#define MATCH_VSUXSEG7EI16_V 0xc4005027
#define MASK_VSUXSEG7EI16_V 0xfc00707f
#define MATCH_VSUXSEG7EI32_V 0xc4006027
#define MASK_VSUXSEG7EI32_V 0xfc00707f
#define MATCH_VSUXSEG7EI64_V 0xc4007027
#define MASK_VSUXSEG7EI64_V 0xfc00707f
#define MATCH_VSUXSEG7EI8_V 0xc4000027
#define MASK_VSUXSEG7EI8_V 0xfc00707f
#define MATCH_VSUXSEG8EI16_V 0xe4005027
#define MASK_VSUXSEG8EI16_V 0xfc00707f
#define MATCH_VSUXSEG8EI32_V 0xe4006027
#define MASK_VSUXSEG8EI32_V 0xfc00707f
#define MATCH_VSUXSEG8EI64_V 0xe4007027
#define MASK_VSUXSEG8EI64_V 0xfc00707f
#define MATCH_VSUXSEG8EI8_V 0xe4000027
#define MASK_VSUXSEG8EI8_V 0xfc00707f
#define MATCH_VWADD_VV 0xc4002057
#define MASK_VWADD_VV 0xfc00707f
#define MATCH_VWADD_VX 0xc4006057
#define MASK_VWADD_VX 0xfc00707f
#define MATCH_VWADD_WV 0xd4002057
#define MASK_VWADD_WV 0xfc00707f
#define MATCH_VWADD_WX 0xd4006057
#define MASK_VWADD_WX 0xfc00707f
#define MATCH_VWADDU_VV 0xc0002057
#define MASK_VWADDU_VV 0xfc00707f
#define MATCH_VWADDU_VX 0xc0006057
#define MASK_VWADDU_VX 0xfc00707f
#define MATCH_VWADDU_WV 0xd0002057
#define MASK_VWADDU_WV 0xfc00707f
#define MATCH_VWADDU_WX 0xd0006057
#define MASK_VWADDU_WX 0xfc00707f
#define MATCH_VWMACC_VV 0xf4002057
#define MASK_VWMACC_VV 0xfc00707f
#define MATCH_VWMACC_VX 0xf4006057
#define MASK_VWMACC_VX 0xfc00707f
#define MATCH_VWMACCSU_VV 0xfc002057
#define MASK_VWMACCSU_VV 0xfc00707f
#define MATCH_VWMACCSU_VX 0xfc006057
#define MASK_VWMACCSU_VX 0xfc00707f
#define MATCH_VWMACCU_VV 0xf0002057
#define MASK_VWMACCU_VV 0xfc00707f
#define MATCH_VWMACCU_VX 0xf0006057
#define MASK_VWMACCU_VX 0xfc00707f
#define MATCH_VWMACCUS_VX 0xf8006057
#define MASK_VWMACCUS_VX 0xfc00707f
#define MATCH_VWMUL_VV 0xec002057
#define MASK_VWMUL_VV 0xfc00707f
#define MATCH_VWMUL_VX 0xec006057
#define MASK_VWMUL_VX 0xfc00707f
#define MATCH_VWMULSU_VV 0xe8002057
#define MASK_VWMULSU_VV 0xfc00707f
#define MATCH_VWMULSU_VX 0xe8006057
#define MASK_VWMULSU_VX 0xfc00707f
#define MATCH_VWMULU_VV 0xe0002057
#define MASK_VWMULU_VV 0xfc00707f
#define MATCH_VWMULU_VX 0xe0006057
#define MASK_VWMULU_VX 0xfc00707f
#define MATCH_VWREDSUM_VS 0xc4000057
#define MASK_VWREDSUM_VS 0xfc00707f
#define MATCH_VWREDSUMU_VS 0xc0000057
#define MASK_VWREDSUMU_VS 0xfc00707f
#define MATCH_VWSLL_VI 0xd4003057
#define MASK_VWSLL_VI 0xfc00707f
#define MATCH_VWSLL_VV 0xd4000057
#define MASK_VWSLL_VV 0xfc00707f
#define MATCH_VWSLL_VX 0xd4004057
#define MASK_VWSLL_VX 0xfc00707f
#define MATCH_VWSUB_VV 0xcc002057
#define MASK_VWSUB_VV 0xfc00707f
#define MATCH_VWSUB_VX 0xcc006057
#define MASK_VWSUB_VX 0xfc00707f
#define MATCH_VWSUB_WV 0xdc002057
#define MASK_VWSUB_WV 0xfc00707f
#define MATCH_VWSUB_WX 0xdc006057
#define MASK_VWSUB_WX 0xfc00707f
#define MATCH_VWSUBU_VV 0xc8002057
#define MASK_VWSUBU_VV 0xfc00707f
#define MATCH_VWSUBU_VX 0xc8006057
#define MASK_VWSUBU_VX 0xfc00707f
#define MATCH_VWSUBU_WV 0xd8002057
#define MASK_VWSUBU_WV 0xfc00707f
#define MATCH_VWSUBU_WX 0xd8006057
#define MASK_VWSUBU_WX 0xfc00707f
#define MATCH_VXOR_VI 0x2c003057
#define MASK_VXOR_VI 0xfc00707f
#define MATCH_VXOR_VV 0x2c000057
#define MASK_VXOR_VV 0xfc00707f
#define MATCH_VXOR_VX 0x2c004057
#define MASK_VXOR_VX 0xfc00707f
#define MATCH_VZEXT_VF2 0x48032057
#define MASK_VZEXT_VF2 0xfc0ff07f
#define MATCH_VZEXT_VF4 0x48022057
#define MASK_VZEXT_VF4 0xfc0ff07f
#define MATCH_VZEXT_VF8 0x48012057
#define MASK_VZEXT_VF8 0xfc0ff07f
#define MATCH_WFI 0x10500073
#define MASK_WFI 0xffffffff
#define MATCH_WRS_NTO 0xd00073
#define MASK_WRS_NTO 0xffffffff
#define MATCH_WRS_STO 0x1d00073
#define MASK_WRS_STO 0xffffffff
#define MATCH_XNOR 0x40004033
#define MASK_XNOR 0xfe00707f
#define MATCH_XOR 0x4033
#define MASK_XOR 0xfe00707f
#define MATCH_XORI 0x4013
#define MASK_XORI 0x707f
#define MATCH_XPERM4 0x28002033
#define MASK_XPERM4 0xfe00707f
#define MATCH_XPERM8 0x28004033
#define MASK_XPERM8 0xfe00707f
#define MATCH_ZEXT_H 0x800403b
#define MASK_ZEXT_H 0xfff0707f
#define MATCH_ZEXT_H_RV32 0x8004033
#define MASK_ZEXT_H_RV32 0xfff0707f
#define MATCH_ZIP 0x8f01013
#define MASK_ZIP 0xfff0707f

#define CSR_FCSR 0x3
#define CSR_SSTATUS 0x100
#define CSR_STVEC 0x105
#define CSR_SCOUNTEREN 0x106
#define CSR_SENVCFG 0x10a
#define CSR_SSCRATCH 0x140
#define CSR_SEPC 0x141
#define CSR_SCAUSE 0x142
#define CSR_STVAL 0x143
#define CSR_SIP 0x144
#define CSR_SATP 0x180
#define CSR_VSSTATUS 0x200
#define CSR_VSTVEC 0x205
#define CSR_VSEPC 0x241
#define CSR_VSCAUSE 0x242
#define CSR_VSTVAL 0x243
#define CSR_VSATP 0x280
#define CSR_MSTATUS 0x300
#define CSR_MISA 0x301
#define CSR_MEDELEG 0x302
#define CSR_MIDELEG 0x303
#define CSR_MIE 0x304
#define CSR_MTVEC 0x305
#define CSR_MCOUNTEREN 0x306
#define CSR_MENVCFG 0x30a
#define CSR_MSTATUSH.RV32 0x310
#define CSR_MEDELEGH.RV32 0x312
#define CSR_MENVCFGH.RV32 0x31a
#define CSR_MCOUNTINHIBIT 0x320
#define CSR_MHPMEVENT3 0x323
#define CSR_MHPMEVENT4 0x324
#define CSR_MHPMEVENT5 0x325
#define CSR_MHPMEVENT6 0x326
#define CSR_MHPMEVENT7 0x327
#define CSR_MHPMEVENT8 0x328
#define CSR_MHPMEVENT9 0x329
#define CSR_MHPMEVENT10 0x32a
#define CSR_MHPMEVENT11 0x32b
#define CSR_MHPMEVENT12 0x32c
#define CSR_MHPMEVENT13 0x32d
#define CSR_MHPMEVENT14 0x32e
#define CSR_MHPMEVENT15 0x32f
#define CSR_MHPMEVENT16 0x330
#define CSR_MHPMEVENT17 0x331
#define CSR_MHPMEVENT18 0x332
#define CSR_MHPMEVENT19 0x333
#define CSR_MHPMEVENT20 0x334
#define CSR_MHPMEVENT21 0x335
#define CSR_MHPMEVENT22 0x336
#define CSR_MHPMEVENT23 0x337
#define CSR_MHPMEVENT24 0x338
#define CSR_MHPMEVENT25 0x339
#define CSR_MHPMEVENT26 0x33a
#define CSR_MHPMEVENT27 0x33b
#define CSR_MHPMEVENT28 0x33c
#define CSR_MHPMEVENT29 0x33d
#define CSR_MHPMEVENT30 0x33e
#define CSR_MHPMEVENT31 0x33f
#define CSR_MSCRATCH 0x340
#define CSR_MEPC 0x341
#define CSR_MCAUSE 0x342
#define CSR_MTVAL 0x343
#define CSR_MIP 0x344
#define CSR_MTINST 0x34a
#define CSR_MTVAL2 0x34b
#define CSR_PMPCFG0 0x3a0
#define CSR_PMPCFG1.RV32 0x3a1
#define CSR_PMPCFG2 0x3a2
#define CSR_PMPCFG3.RV32 0x3a3
#define CSR_PMPCFG4 0x3a4
#define CSR_PMPCFG5.RV32 0x3a5
#define CSR_PMPCFG6 0x3a6
#define CSR_PMPCFG7.RV32 0x3a7
#define CSR_PMPCFG8 0x3a8
#define CSR_PMPCFG9.RV32 0x3a9
#define CSR_PMPCFG10 0x3aa
#define CSR_PMPCFG11.RV32 0x3ab
#define CSR_PMPCFG12 0x3ac
#define CSR_PMPCFG13.RV32 0x3ad
#define CSR_PMPCFG14 0x3ae
#define CSR_PMPCFG15.RV32 0x3af
#define CSR_PMPADDR0 0x3b0
#define CSR_PMPADDR1 0x3b1
#define CSR_PMPADDR2 0x3b2
#define CSR_PMPADDR3 0x3b3
#define CSR_PMPADDR4 0x3b4
#define CSR_PMPADDR5 0x3b5
#define CSR_PMPADDR6 0x3b6
#define CSR_PMPADDR7 0x3b7
#define CSR_PMPADDR8 0x3b8
#define CSR_PMPADDR9 0x3b9
#define CSR_PMPADDR10 0x3ba
#define CSR_PMPADDR11 0x3bb
#define CSR_PMPADDR12 0x3bc
#define CSR_PMPADDR13 0x3bd
#define CSR_PMPADDR14 0x3be
#define CSR_PMPADDR15 0x3bf
#define CSR_PMPADDR16 0x3c0
#define CSR_PMPADDR17 0x3c1
#define CSR_PMPADDR18 0x3c2
#define CSR_PMPADDR19 0x3c3
#define CSR_PMPADDR20 0x3c4
#define CSR_PMPADDR21 0x3c5
#define CSR_PMPADDR22 0x3c6
#define CSR_PMPADDR23 0x3c7
#define CSR_PMPADDR24 0x3c8
#define CSR_PMPADDR25 0x3c9
#define CSR_PMPADDR26 0x3ca
#define CSR_PMPADDR27 0x3cb
#define CSR_PMPADDR28 0x3cc
#define CSR_PMPADDR29 0x3cd
#define CSR_PMPADDR30 0x3ce
#define CSR_PMPADDR31 0x3cf
#define CSR_PMPADDR32 0x3d0
#define CSR_PMPADDR33 0x3d1
#define CSR_PMPADDR34 0x3d2
#define CSR_PMPADDR35 0x3d3
#define CSR_PMPADDR36 0x3d4
#define CSR_PMPADDR37 0x3d5
#define CSR_PMPADDR38 0x3d6
#define CSR_PMPADDR39 0x3d7
#define CSR_PMPADDR40 0x3d8
#define CSR_PMPADDR41 0x3d9
#define CSR_PMPADDR42 0x3da
#define CSR_PMPADDR43 0x3db
#define CSR_PMPADDR44 0x3dc
#define CSR_PMPADDR45 0x3dd
#define CSR_PMPADDR46 0x3de
#define CSR_PMPADDR47 0x3df
#define CSR_PMPADDR48 0x3e0
#define CSR_PMPADDR49 0x3e1
#define CSR_PMPADDR50 0x3e2
#define CSR_PMPADDR51 0x3e3
#define CSR_PMPADDR52 0x3e4
#define CSR_PMPADDR53 0x3e5
#define CSR_PMPADDR54 0x3e6
#define CSR_PMPADDR55 0x3e7
#define CSR_PMPADDR56 0x3e8
#define CSR_PMPADDR57 0x3e9
#define CSR_PMPADDR58 0x3ea
#define CSR_PMPADDR59 0x3eb
#define CSR_PMPADDR60 0x3ec
#define CSR_PMPADDR61 0x3ed
#define CSR_PMPADDR62 0x3ee
#define CSR_PMPADDR63 0x3ef
#define CSR_HSTATUS 0x600
#define CSR_HEDELEG 0x602
#define CSR_HTIMEDELTA 0x605
#define CSR_HCOUNTEREN 0x606
#define CSR_HENVCFG 0x60a
#define CSR_HEDELEGH.RV32 0x612
#define CSR_HTIMEDELTAH 0x615
#define CSR_HENVCFGH.RV32 0x61a
#define CSR_HTVAL 0x643
#define CSR_HTINST 0x64a
#define CSR_HGATP 0x680
#define CSR_MHPMEVENT3H.RV32 0x723
#define CSR_MHPMEVENT4H.RV32 0x724
#define CSR_MHPMEVENT5H.RV32 0x725
#define CSR_MHPMEVENT6H.RV32 0x726
#define CSR_MHPMEVENT7H.RV32 0x727
#define CSR_MHPMEVENT8H.RV32 0x728
#define CSR_MHPMEVENT9H.RV32 0x729
#define CSR_MHPMEVENT10H.RV32 0x72a
#define CSR_MHPMEVENT11H.RV32 0x72b
#define CSR_MHPMEVENT12H.RV32 0x72c
#define CSR_MHPMEVENT13H.RV32 0x72d
#define CSR_MHPMEVENT14H.RV32 0x72e
#define CSR_MHPMEVENT15H.RV32 0x72f
#define CSR_MHPMEVENT16H.RV32 0x730
#define CSR_MHPMEVENT17H.RV32 0x731
#define CSR_MHPMEVENT18H.RV32 0x732
#define CSR_MHPMEVENT19H.RV32 0x733
#define CSR_MHPMEVENT20H.RV32 0x734
#define CSR_MHPMEVENT21H.RV32 0x735
#define CSR_MHPMEVENT22H.RV32 0x736
#define CSR_MHPMEVENT23H.RV32 0x737
#define CSR_MHPMEVENT24H.RV32 0x738
#define CSR_MHPMEVENT25H.RV32 0x739
#define CSR_MHPMEVENT26H.RV32 0x73a
#define CSR_MHPMEVENT27H.RV32 0x73b
#define CSR_MHPMEVENT28H.RV32 0x73c
#define CSR_MHPMEVENT29H.RV32 0x73d
#define CSR_MHPMEVENT30H.RV32 0x73e
#define CSR_MHPMEVENT31H.RV32 0x73f
#define CSR_MNSCRATCH 0x740
#define CSR_MNEPC 0x741
#define CSR_MNCAUSE 0x742
#define CSR_MNSTATUS 0x744
#define CSR_MSECCFG 0x747
#define CSR_MSECCFGH.RV32 0x757
#define CSR_MCYCLE 0xb00
#define CSR_MINSTRET 0xb02
#define CSR_MHPMCOUNTER3 0xb03
#define CSR_MHPMCOUNTER4 0xb04
#define CSR_MHPMCOUNTER5 0xb05
#define CSR_MHPMCOUNTER6 0xb06
#define CSR_MHPMCOUNTER7 0xb07
#define CSR_MHPMCOUNTER8 0xb08
#define CSR_MHPMCOUNTER9 0xb09
#define CSR_MHPMCOUNTER10 0xb0a
#define CSR_MHPMCOUNTER11 0xb0b
#define CSR_MHPMCOUNTER12 0xb0c
#define CSR_MHPMCOUNTER13 0xb0d
#define CSR_MHPMCOUNTER14 0xb0e
#define CSR_MHPMCOUNTER15 0xb0f
#define CSR_MHPMCOUNTER16 0xb10
#define CSR_MHPMCOUNTER17 0xb11
#define CSR_MHPMCOUNTER18 0xb12
#define CSR_MHPMCOUNTER19 0xb13
#define CSR_MHPMCOUNTER20 0xb14
#define CSR_MHPMCOUNTER21 0xb15
#define CSR_MHPMCOUNTER22 0xb16
#define CSR_MHPMCOUNTER23 0xb17
#define CSR_MHPMCOUNTER24 0xb18
#define CSR_MHPMCOUNTER25 0xb19
#define CSR_MHPMCOUNTER26 0xb1a
#define CSR_MHPMCOUNTER27 0xb1b
#define CSR_MHPMCOUNTER28 0xb1c
#define CSR_MHPMCOUNTER29 0xb1d
#define CSR_MHPMCOUNTER30 0xb1e
#define CSR_MHPMCOUNTER31 0xb1f
#define CSR_MCYCLEH.RV32 0xb80
#define CSR_MINSTRETH 0xb82
#define CSR_MHPMCOUNTER3H.RV32 0xb83
#define CSR_MHPMCOUNTER4H.RV32 0xb84
#define CSR_MHPMCOUNTER5H.RV32 0xb85
#define CSR_MHPMCOUNTER6H.RV32 0xb86
#define CSR_MHPMCOUNTER7H.RV32 0xb87
#define CSR_MHPMCOUNTER8H.RV32 0xb88
#define CSR_MHPMCOUNTER9H.RV32 0xb89
#define CSR_MHPMCOUNTER10H.RV32 0xb8a
#define CSR_MHPMCOUNTER11H.RV32 0xb8b
#define CSR_MHPMCOUNTER12H.RV32 0xb8c
#define CSR_MHPMCOUNTER13H.RV32 0xb8d
#define CSR_MHPMCOUNTER14H.RV32 0xb8e
#define CSR_MHPMCOUNTER15H.RV32 0xb8f
#define CSR_MHPMCOUNTER16H.RV32 0xb90
#define CSR_MHPMCOUNTER17H.RV32 0xb91
#define CSR_MHPMCOUNTER18H.RV32 0xb92
#define CSR_MHPMCOUNTER19H.RV32 0xb93
#define CSR_MHPMCOUNTER20H.RV32 0xb94
#define CSR_MHPMCOUNTER21H.RV32 0xb95
#define CSR_MHPMCOUNTER22H.RV32 0xb96
#define CSR_MHPMCOUNTER23H.RV32 0xb97
#define CSR_MHPMCOUNTER24H.RV32 0xb98
#define CSR_MHPMCOUNTER25H.RV32 0xb99
#define CSR_MHPMCOUNTER26H.RV32 0xb9a
#define CSR_MHPMCOUNTER27H.RV32 0xb9b
#define CSR_MHPMCOUNTER28H.RV32 0xb9c
#define CSR_MHPMCOUNTER29H.RV32 0xb9d
#define CSR_MHPMCOUNTER30H.RV32 0xb9e
#define CSR_MHPMCOUNTER31H.RV32 0xb9f
#define CSR_CYCLE 0xc00
#define CSR_TIME 0xc01
#define CSR_INSTRET 0xc02
#define CSR_HPMCOUNTER3 0xc03
#define CSR_HPMCOUNTER4 0xc04
#define CSR_HPMCOUNTER5 0xc05
#define CSR_HPMCOUNTER6 0xc06
#define CSR_HPMCOUNTER7 0xc07
#define CSR_HPMCOUNTER8 0xc08
#define CSR_HPMCOUNTER9 0xc09
#define CSR_HPMCOUNTER10 0xc0a
#define CSR_HPMCOUNTER11 0xc0b
#define CSR_HPMCOUNTER12 0xc0c
#define CSR_HPMCOUNTER13 0xc0d
#define CSR_HPMCOUNTER14 0xc0e
#define CSR_HPMCOUNTER15 0xc0f
#define CSR_HPMCOUNTER16 0xc10
#define CSR_HPMCOUNTER17 0xc11
#define CSR_HPMCOUNTER18 0xc12
#define CSR_HPMCOUNTER19 0xc13
#define CSR_HPMCOUNTER20 0xc14
#define CSR_HPMCOUNTER21 0xc15
#define CSR_HPMCOUNTER22 0xc16
#define CSR_HPMCOUNTER23 0xc17
#define CSR_HPMCOUNTER24 0xc18
#define CSR_HPMCOUNTER25 0xc19
#define CSR_HPMCOUNTER26 0xc1a
#define CSR_HPMCOUNTER27 0xc1b
#define CSR_HPMCOUNTER28 0xc1c
#define CSR_HPMCOUNTER29 0xc1d
#define CSR_HPMCOUNTER30 0xc1e
#define CSR_HPMCOUNTER31 0xc1f
#define CSR_CYCLEH.RV32 0xc80
#define CSR_TIMEH.RV32 0xc81
#define CSR_INSTRETH.RV32 0xc82
#define CSR_HPMCOUNTER3H.RV32 0xc83
#define CSR_HPMCOUNTER4H.RV32 0xc84
#define CSR_HPMCOUNTER5H.RV32 0xc85
#define CSR_HPMCOUNTER6H.RV32 0xc86
#define CSR_HPMCOUNTER7H.RV32 0xc87
#define CSR_HPMCOUNTER8H.RV32 0xc88
#define CSR_HPMCOUNTER9H.RV32 0xc89
#define CSR_HPMCOUNTER10H.RV32 0xc8a
#define CSR_HPMCOUNTER11H.RV32 0xc8b
#define CSR_HPMCOUNTER12H.RV32 0xc8c
#define CSR_HPMCOUNTER13H.RV32 0xc8d
#define CSR_HPMCOUNTER14H.RV32 0xc8e
#define CSR_HPMCOUNTER15H.RV32 0xc8f
#define CSR_HPMCOUNTER16H.RV32 0xc90
#define CSR_HPMCOUNTER17H.RV32 0xc91
#define CSR_HPMCOUNTER18H.RV32 0xc92
#define CSR_HPMCOUNTER19H.RV32 0xc93
#define CSR_HPMCOUNTER20H.RV32 0xc94
#define CSR_HPMCOUNTER21H.RV32 0xc95
#define CSR_HPMCOUNTER22H.RV32 0xc96
#define CSR_HPMCOUNTER23H.RV32 0xc97
#define CSR_HPMCOUNTER24H.RV32 0xc98
#define CSR_HPMCOUNTER25H.RV32 0xc99
#define CSR_HPMCOUNTER26H.RV32 0xc9a
#define CSR_HPMCOUNTER27H.RV32 0xc9b
#define CSR_HPMCOUNTER28H.RV32 0xc9c
#define CSR_HPMCOUNTER29H.RV32 0xc9d
#define CSR_HPMCOUNTER30H.RV32 0xc9e
#define CSR_HPMCOUNTER31H.RV32 0xc9f
#define CSR_MVENDORID 0xf11
#define CSR_MARCHID 0xf12
#define CSR_MIMPID 0xf13
#define CSR_MHARTID 0xf14
#define CSR_MCONFIGPTR 0xf15

#define CAUSE_INSTRUCTION_ADDRESS_MISALIGNED 0x0
#define CAUSE_INSTRUCTION_ACCESS_FAULT 0x1
#define CAUSE_ILLEGAL_INSTRUCTION 0x2
#define CAUSE_BREAKPOINT 0x3
#define CAUSE_LOAD_ADDRESS_MISALIGNED 0x4
#define CAUSE_LOAD_ACCESS_FAULT 0x5
#define CAUSE_STORE_AMO_ADDRESS_MISALIGNED 0x6
#define CAUSE_STORE_AMO_ACCESS_FAULT 0x7
#define CAUSE_ENVIRONMENT_CALL_FROM_<%-_IF_EXT?(:H)_-%>V<%-_END_-%>U-MODE 0x8
#define CAUSE_ENVIRONMENT_CALL_FROM_<%-_IF_EXT?(:H)_-%>H<%-_END_-%>S-MODE 0x9
#define CAUSE_ENVIRONMENT_CALL_FROM_VS-MODE 0xa
#define CAUSE_ENVIRONMENT_CALL_FROM_M-MODE 0xb
#define CAUSE_INSTRUCTION_PAGE_FAULT 0xc
#define CAUSE_LOAD_PAGE_FAULT 0xd
#define CAUSE_STORE_AMO_PAGE_FAULT 0xf
#define CAUSE_SOFTWARE_CHECK 0x12
#define CAUSE_INSTRUCTION_GUEST_PAGE_FAULT 0x14
#define CAUSE_LOAD_GUEST_PAGE_FAULT 0x15
#define CAUSE_VIRTUAL_INSTRUCTION 0x16
#define CAUSE_STORE_AMO_GUEST_PAGE_FAULT 0x17

#define INSN_FIELD_CSR 0xfff00000  /* 31-20 */
#define INSN_FIELD_FUNCT3 0x7000  /* 14-12 */
#define INSN_FIELD_FUNCT5 0xf8000000  /* 31-27 */
#define INSN_FIELD_FUNCT7 0xfe000000  /* 31-25 */
#define INSN_FIELD_IMM_B 0xfe000000  /* 31-25 */
#define INSN_FIELD_IMM_I 0xfff00000  /* 31-20 */
#define INSN_FIELD_IMM_J 0xfffff000  /* 31-12 */
#define INSN_FIELD_IMM_S 0xfe000000  /* 31-25 */
#define INSN_FIELD_IMM_U 0xfffff000  /* 31-12 */
#define INSN_FIELD_OPCODE 0x7f  /* 6-0 */
#define INSN_FIELD_PRED 0xf000000  /* 27-24 */
#define INSN_FIELD_RD 0xf80  /* 11-7 */
#define INSN_FIELD_RM 0x7000  /* 14-12 */
#define INSN_FIELD_RS1 0xf8000  /* 19-15 */
#define INSN_FIELD_RS2 0x1f00000  /* 24-20 */
#define INSN_FIELD_RS3 0xf8000000  /* 31-27 */
#define INSN_FIELD_SUCC 0xf00000  /* 23-20 */
#define INSN_FIELD_ZIMM 0xf8000  /* 19-15 */
#endif
#ifdef DECLARE_INSN
DECLARE_INSN(add, MATCH_ADD, MASK_ADD)
DECLARE_INSN(add_uw, MATCH_ADD_UW, MASK_ADD_UW)
DECLARE_INSN(addi, MATCH_ADDI, MASK_ADDI)
DECLARE_INSN(addiw, MATCH_ADDIW, MASK_ADDIW)
DECLARE_INSN(addw, MATCH_ADDW, MASK_ADDW)
DECLARE_INSN(aes32dsi, MATCH_AES32DSI, MASK_AES32DSI)
DECLARE_INSN(aes32dsmi, MATCH_AES32DSMI, MASK_AES32DSMI)
DECLARE_INSN(aes32esi, MATCH_AES32ESI, MASK_AES32ESI)
DECLARE_INSN(aes32esmi, MATCH_AES32ESMI, MASK_AES32ESMI)
DECLARE_INSN(aes64ds, MATCH_AES64DS, MASK_AES64DS)
DECLARE_INSN(aes64dsm, MATCH_AES64DSM, MASK_AES64DSM)
DECLARE_INSN(aes64es, MATCH_AES64ES, MASK_AES64ES)
DECLARE_INSN(aes64esm, MATCH_AES64ESM, MASK_AES64ESM)
DECLARE_INSN(aes64im, MATCH_AES64IM, MASK_AES64IM)
DECLARE_INSN(aes64ks1i, MATCH_AES64KS1I, MASK_AES64KS1I)
DECLARE_INSN(aes64ks2, MATCH_AES64KS2, MASK_AES64KS2)
DECLARE_INSN(amoadd_b, MATCH_AMOADD_B, MASK_AMOADD_B)
DECLARE_INSN(amoadd_d, MATCH_AMOADD_D, MASK_AMOADD_D)
DECLARE_INSN(amoadd_h, MATCH_AMOADD_H, MASK_AMOADD_H)
DECLARE_INSN(amoadd_w, MATCH_AMOADD_W, MASK_AMOADD_W)
DECLARE_INSN(amoand_b, MATCH_AMOAND_B, MASK_AMOAND_B)
DECLARE_INSN(amoand_d, MATCH_AMOAND_D, MASK_AMOAND_D)
DECLARE_INSN(amoand_h, MATCH_AMOAND_H, MASK_AMOAND_H)
DECLARE_INSN(amoand_w, MATCH_AMOAND_W, MASK_AMOAND_W)
DECLARE_INSN(amocas_b, MATCH_AMOCAS_B, MASK_AMOCAS_B)
DECLARE_INSN(amocas_d, MATCH_AMOCAS_D, MASK_AMOCAS_D)
DECLARE_INSN(amocas_d_rv32, MATCH_AMOCAS_D_RV32, MASK_AMOCAS_D_RV32)
DECLARE_INSN(amocas_h, MATCH_AMOCAS_H, MASK_AMOCAS_H)
DECLARE_INSN(amocas_q, MATCH_AMOCAS_Q, MASK_AMOCAS_Q)
DECLARE_INSN(amocas_w, MATCH_AMOCAS_W, MASK_AMOCAS_W)
DECLARE_INSN(amomax_b, MATCH_AMOMAX_B, MASK_AMOMAX_B)
DECLARE_INSN(amomax_d, MATCH_AMOMAX_D, MASK_AMOMAX_D)
DECLARE_INSN(amomax_h, MATCH_AMOMAX_H, MASK_AMOMAX_H)
DECLARE_INSN(amomax_w, MATCH_AMOMAX_W, MASK_AMOMAX_W)
DECLARE_INSN(amomaxu_b, MATCH_AMOMAXU_B, MASK_AMOMAXU_B)
DECLARE_INSN(amomaxu_d, MATCH_AMOMAXU_D, MASK_AMOMAXU_D)
DECLARE_INSN(amomaxu_h, MATCH_AMOMAXU_H, MASK_AMOMAXU_H)
DECLARE_INSN(amomaxu_w, MATCH_AMOMAXU_W, MASK_AMOMAXU_W)
DECLARE_INSN(amomin_b, MATCH_AMOMIN_B, MASK_AMOMIN_B)
DECLARE_INSN(amomin_d, MATCH_AMOMIN_D, MASK_AMOMIN_D)
DECLARE_INSN(amomin_h, MATCH_AMOMIN_H, MASK_AMOMIN_H)
DECLARE_INSN(amomin_w, MATCH_AMOMIN_W, MASK_AMOMIN_W)
DECLARE_INSN(amominu_b, MATCH_AMOMINU_B, MASK_AMOMINU_B)
DECLARE_INSN(amominu_d, MATCH_AMOMINU_D, MASK_AMOMINU_D)
DECLARE_INSN(amominu_h, MATCH_AMOMINU_H, MASK_AMOMINU_H)
DECLARE_INSN(amominu_w, MATCH_AMOMINU_W, MASK_AMOMINU_W)
DECLARE_INSN(amoor_b, MATCH_AMOOR_B, MASK_AMOOR_B)
DECLARE_INSN(amoor_d, MATCH_AMOOR_D, MASK_AMOOR_D)
DECLARE_INSN(amoor_h, MATCH_AMOOR_H, MASK_AMOOR_H)
DECLARE_INSN(amoor_w, MATCH_AMOOR_W, MASK_AMOOR_W)
DECLARE_INSN(amoswap_b, MATCH_AMOSWAP_B, MASK_AMOSWAP_B)
DECLARE_INSN(amoswap_d, MATCH_AMOSWAP_D, MASK_AMOSWAP_D)
DECLARE_INSN(amoswap_h, MATCH_AMOSWAP_H, MASK_AMOSWAP_H)
DECLARE_INSN(amoswap_w, MATCH_AMOSWAP_W, MASK_AMOSWAP_W)
DECLARE_INSN(amoxor_b, MATCH_AMOXOR_B, MASK_AMOXOR_B)
DECLARE_INSN(amoxor_d, MATCH_AMOXOR_D, MASK_AMOXOR_D)
DECLARE_INSN(amoxor_h, MATCH_AMOXOR_H, MASK_AMOXOR_H)
DECLARE_INSN(amoxor_w, MATCH_AMOXOR_W, MASK_AMOXOR_W)
DECLARE_INSN(and, MATCH_AND, MASK_AND)
DECLARE_INSN(andi, MATCH_ANDI, MASK_ANDI)
DECLARE_INSN(andn, MATCH_ANDN, MASK_ANDN)
DECLARE_INSN(auipc, MATCH_AUIPC, MASK_AUIPC)
DECLARE_INSN(bclr, MATCH_BCLR, MASK_BCLR)
DECLARE_INSN(bclri, MATCH_BCLRI, MASK_BCLRI)
DECLARE_INSN(bclri_rv32, MATCH_BCLRI_RV32, MASK_BCLRI_RV32)
DECLARE_INSN(beq, MATCH_BEQ, MASK_BEQ)
DECLARE_INSN(bext, MATCH_BEXT, MASK_BEXT)
DECLARE_INSN(bexti, MATCH_BEXTI, MASK_BEXTI)
DECLARE_INSN(bexti_rv32, MATCH_BEXTI_RV32, MASK_BEXTI_RV32)
DECLARE_INSN(bge, MATCH_BGE, MASK_BGE)
DECLARE_INSN(bgeu, MATCH_BGEU, MASK_BGEU)
DECLARE_INSN(binv, MATCH_BINV, MASK_BINV)
DECLARE_INSN(binvi, MATCH_BINVI, MASK_BINVI)
DECLARE_INSN(binvi_rv32, MATCH_BINVI_RV32, MASK_BINVI_RV32)
DECLARE_INSN(blt, MATCH_BLT, MASK_BLT)
DECLARE_INSN(bltu, MATCH_BLTU, MASK_BLTU)
DECLARE_INSN(bne, MATCH_BNE, MASK_BNE)
DECLARE_INSN(brev8, MATCH_BREV8, MASK_BREV8)
DECLARE_INSN(bset, MATCH_BSET, MASK_BSET)
DECLARE_INSN(bseti, MATCH_BSETI, MASK_BSETI)
DECLARE_INSN(bseti_rv32, MATCH_BSETI_RV32, MASK_BSETI_RV32)
DECLARE_INSN(c_add, MATCH_C_ADD, MASK_C_ADD)
DECLARE_INSN(c_addi, MATCH_C_ADDI, MASK_C_ADDI)
DECLARE_INSN(c_addi16sp, MATCH_C_ADDI16SP, MASK_C_ADDI16SP)
DECLARE_INSN(c_addi4spn, MATCH_C_ADDI4SPN, MASK_C_ADDI4SPN)
DECLARE_INSN(c_addiw, MATCH_C_ADDIW, MASK_C_ADDIW)
DECLARE_INSN(c_addw, MATCH_C_ADDW, MASK_C_ADDW)
DECLARE_INSN(c_and, MATCH_C_AND, MASK_C_AND)
DECLARE_INSN(c_andi, MATCH_C_ANDI, MASK_C_ANDI)
DECLARE_INSN(c_beqz, MATCH_C_BEQZ, MASK_C_BEQZ)
DECLARE_INSN(c_bnez, MATCH_C_BNEZ, MASK_C_BNEZ)
DECLARE_INSN(c_ebreak, MATCH_C_EBREAK, MASK_C_EBREAK)
DECLARE_INSN(c_fld, MATCH_C_FLD, MASK_C_FLD)
DECLARE_INSN(c_fldsp, MATCH_C_FLDSP, MASK_C_FLDSP)
DECLARE_INSN(c_flw, MATCH_C_FLW, MASK_C_FLW)
DECLARE_INSN(c_flwsp, MATCH_C_FLWSP, MASK_C_FLWSP)
DECLARE_INSN(c_fsd, MATCH_C_FSD, MASK_C_FSD)
DECLARE_INSN(c_fsdsp, MATCH_C_FSDSP, MASK_C_FSDSP)
DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
DECLARE_INSN(c_fswsp, MATCH_C_FSWSP, MASK_C_FSWSP)
DECLARE_INSN(c_j, MATCH_C_J, MASK_C_J)
DECLARE_INSN(c_jal, MATCH_C_JAL, MASK_C_JAL)
DECLARE_INSN(c_jalr, MATCH_C_JALR, MASK_C_JALR)
DECLARE_INSN(c_jr, MATCH_C_JR, MASK_C_JR)
DECLARE_INSN(c_lbu, MATCH_C_LBU, MASK_C_LBU)
DECLARE_INSN(c_ld, MATCH_C_LD, MASK_C_LD)
DECLARE_INSN(c_ldsp, MATCH_C_LDSP, MASK_C_LDSP)
DECLARE_INSN(c_lh, MATCH_C_LH, MASK_C_LH)
DECLARE_INSN(c_lhu, MATCH_C_LHU, MASK_C_LHU)
DECLARE_INSN(c_li, MATCH_C_LI, MASK_C_LI)
DECLARE_INSN(c_lui, MATCH_C_LUI, MASK_C_LUI)
DECLARE_INSN(c_lw, MATCH_C_LW, MASK_C_LW)
DECLARE_INSN(c_lwsp, MATCH_C_LWSP, MASK_C_LWSP)
DECLARE_INSN(c_mop_n, MATCH_C_MOP_N, MASK_C_MOP_N)
DECLARE_INSN(c_mul, MATCH_C_MUL, MASK_C_MUL)
DECLARE_INSN(c_mv, MATCH_C_MV, MASK_C_MV)
DECLARE_INSN(c_nop, MATCH_C_NOP, MASK_C_NOP)
DECLARE_INSN(c_not, MATCH_C_NOT, MASK_C_NOT)
DECLARE_INSN(c_or, MATCH_C_OR, MASK_C_OR)
DECLARE_INSN(c_sb, MATCH_C_SB, MASK_C_SB)
DECLARE_INSN(c_sd, MATCH_C_SD, MASK_C_SD)
DECLARE_INSN(c_sdsp, MATCH_C_SDSP, MASK_C_SDSP)
DECLARE_INSN(c_sext_b, MATCH_C_SEXT_B, MASK_C_SEXT_B)
DECLARE_INSN(c_sext_h, MATCH_C_SEXT_H, MASK_C_SEXT_H)
DECLARE_INSN(c_sh, MATCH_C_SH, MASK_C_SH)
DECLARE_INSN(c_slli, MATCH_C_SLLI, MASK_C_SLLI)
DECLARE_INSN(c_slli_rv32, MATCH_C_SLLI_RV32, MASK_C_SLLI_RV32)
DECLARE_INSN(c_srai, MATCH_C_SRAI, MASK_C_SRAI)
DECLARE_INSN(c_srai_rv32, MATCH_C_SRAI_RV32, MASK_C_SRAI_RV32)
DECLARE_INSN(c_srli, MATCH_C_SRLI, MASK_C_SRLI)
DECLARE_INSN(c_srli_rv32, MATCH_C_SRLI_RV32, MASK_C_SRLI_RV32)
DECLARE_INSN(c_sub, MATCH_C_SUB, MASK_C_SUB)
DECLARE_INSN(c_subw, MATCH_C_SUBW, MASK_C_SUBW)
DECLARE_INSN(c_sw, MATCH_C_SW, MASK_C_SW)
DECLARE_INSN(c_swsp, MATCH_C_SWSP, MASK_C_SWSP)
DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
DECLARE_INSN(c_zext_b, MATCH_C_ZEXT_B, MASK_C_ZEXT_B)
DECLARE_INSN(c_zext_h, MATCH_C_ZEXT_H, MASK_C_ZEXT_H)
DECLARE_INSN(c_zext_w, MATCH_C_ZEXT_W, MASK_C_ZEXT_W)
DECLARE_INSN(cbo_clean, MATCH_CBO_CLEAN, MASK_CBO_CLEAN)
DECLARE_INSN(cbo_flush, MATCH_CBO_FLUSH, MASK_CBO_FLUSH)
DECLARE_INSN(cbo_inval, MATCH_CBO_INVAL, MASK_CBO_INVAL)
DECLARE_INSN(cbo_zero, MATCH_CBO_ZERO, MASK_CBO_ZERO)
DECLARE_INSN(clmul, MATCH_CLMUL, MASK_CLMUL)
DECLARE_INSN(clmulh, MATCH_CLMULH, MASK_CLMULH)
DECLARE_INSN(clmulr, MATCH_CLMULR, MASK_CLMULR)
DECLARE_INSN(clz, MATCH_CLZ, MASK_CLZ)
DECLARE_INSN(clzw, MATCH_CLZW, MASK_CLZW)
DECLARE_INSN(cm_mva01s, MATCH_CM_MVA01S, MASK_CM_MVA01S)
DECLARE_INSN(cm_mvsa01, MATCH_CM_MVSA01, MASK_CM_MVSA01)
DECLARE_INSN(cm_pop, MATCH_CM_POP, MASK_CM_POP)
DECLARE_INSN(cm_popret, MATCH_CM_POPRET, MASK_CM_POPRET)
DECLARE_INSN(cm_popretz, MATCH_CM_POPRETZ, MASK_CM_POPRETZ)
DECLARE_INSN(cm_push, MATCH_CM_PUSH, MASK_CM_PUSH)
DECLARE_INSN(cpop, MATCH_CPOP, MASK_CPOP)
DECLARE_INSN(cpopw, MATCH_CPOPW, MASK_CPOPW)
DECLARE_INSN(csrrc, MATCH_CSRRC, MASK_CSRRC)
DECLARE_INSN(csrrci, MATCH_CSRRCI, MASK_CSRRCI)
DECLARE_INSN(csrrs, MATCH_CSRRS, MASK_CSRRS)
DECLARE_INSN(csrrsi, MATCH_CSRRSI, MASK_CSRRSI)
DECLARE_INSN(csrrw, MATCH_CSRRW, MASK_CSRRW)
DECLARE_INSN(csrrwi, MATCH_CSRRWI, MASK_CSRRWI)
DECLARE_INSN(ctz, MATCH_CTZ, MASK_CTZ)
DECLARE_INSN(ctzw, MATCH_CTZW, MASK_CTZW)
DECLARE_INSN(czero_eqz, MATCH_CZERO_EQZ, MASK_CZERO_EQZ)
DECLARE_INSN(czero_nez, MATCH_CZERO_NEZ, MASK_CZERO_NEZ)
DECLARE_INSN(div, MATCH_DIV, MASK_DIV)
DECLARE_INSN(divu, MATCH_DIVU, MASK_DIVU)
DECLARE_INSN(divuw, MATCH_DIVUW, MASK_DIVUW)
DECLARE_INSN(divw, MATCH_DIVW, MASK_DIVW)
DECLARE_INSN(dret, MATCH_DRET, MASK_DRET)
DECLARE_INSN(ebreak, MATCH_EBREAK, MASK_EBREAK)
DECLARE_INSN(ecall, MATCH_ECALL, MASK_ECALL)
DECLARE_INSN(fadd_d, MATCH_FADD_D, MASK_FADD_D)
DECLARE_INSN(fadd_h, MATCH_FADD_H, MASK_FADD_H)
DECLARE_INSN(fadd_q, MATCH_FADD_Q, MASK_FADD_Q)
DECLARE_INSN(fadd_s, MATCH_FADD_S, MASK_FADD_S)
DECLARE_INSN(fclass_d, MATCH_FCLASS_D, MASK_FCLASS_D)
DECLARE_INSN(fclass_h, MATCH_FCLASS_H, MASK_FCLASS_H)
DECLARE_INSN(fclass_q, MATCH_FCLASS_Q, MASK_FCLASS_Q)
DECLARE_INSN(fclass_s, MATCH_FCLASS_S, MASK_FCLASS_S)
DECLARE_INSN(fcvt_bf16_s, MATCH_FCVT_BF16_S, MASK_FCVT_BF16_S)
DECLARE_INSN(fcvt_d_h, MATCH_FCVT_D_H, MASK_FCVT_D_H)
DECLARE_INSN(fcvt_d_l, MATCH_FCVT_D_L, MASK_FCVT_D_L)
DECLARE_INSN(fcvt_d_lu, MATCH_FCVT_D_LU, MASK_FCVT_D_LU)
DECLARE_INSN(fcvt_d_q, MATCH_FCVT_D_Q, MASK_FCVT_D_Q)
DECLARE_INSN(fcvt_d_s, MATCH_FCVT_D_S, MASK_FCVT_D_S)
DECLARE_INSN(fcvt_d_w, MATCH_FCVT_D_W, MASK_FCVT_D_W)
DECLARE_INSN(fcvt_d_wu, MATCH_FCVT_D_WU, MASK_FCVT_D_WU)
DECLARE_INSN(fcvt_h_d, MATCH_FCVT_H_D, MASK_FCVT_H_D)
DECLARE_INSN(fcvt_h_l, MATCH_FCVT_H_L, MASK_FCVT_H_L)
DECLARE_INSN(fcvt_h_lu, MATCH_FCVT_H_LU, MASK_FCVT_H_LU)
DECLARE_INSN(fcvt_h_q, MATCH_FCVT_H_Q, MASK_FCVT_H_Q)
DECLARE_INSN(fcvt_h_s, MATCH_FCVT_H_S, MASK_FCVT_H_S)
DECLARE_INSN(fcvt_h_w, MATCH_FCVT_H_W, MASK_FCVT_H_W)
DECLARE_INSN(fcvt_h_wu, MATCH_FCVT_H_WU, MASK_FCVT_H_WU)
DECLARE_INSN(fcvt_l_d, MATCH_FCVT_L_D, MASK_FCVT_L_D)
DECLARE_INSN(fcvt_l_h, MATCH_FCVT_L_H, MASK_FCVT_L_H)
DECLARE_INSN(fcvt_l_q, MATCH_FCVT_L_Q, MASK_FCVT_L_Q)
DECLARE_INSN(fcvt_l_s, MATCH_FCVT_L_S, MASK_FCVT_L_S)
DECLARE_INSN(fcvt_lu_d, MATCH_FCVT_LU_D, MASK_FCVT_LU_D)
DECLARE_INSN(fcvt_lu_h, MATCH_FCVT_LU_H, MASK_FCVT_LU_H)
DECLARE_INSN(fcvt_lu_q, MATCH_FCVT_LU_Q, MASK_FCVT_LU_Q)
DECLARE_INSN(fcvt_lu_s, MATCH_FCVT_LU_S, MASK_FCVT_LU_S)
DECLARE_INSN(fcvt_q_d, MATCH_FCVT_Q_D, MASK_FCVT_Q_D)
DECLARE_INSN(fcvt_q_h, MATCH_FCVT_Q_H, MASK_FCVT_Q_H)
DECLARE_INSN(fcvt_q_l, MATCH_FCVT_Q_L, MASK_FCVT_Q_L)
DECLARE_INSN(fcvt_q_lu, MATCH_FCVT_Q_LU, MASK_FCVT_Q_LU)
DECLARE_INSN(fcvt_q_s, MATCH_FCVT_Q_S, MASK_FCVT_Q_S)
DECLARE_INSN(fcvt_q_w, MATCH_FCVT_Q_W, MASK_FCVT_Q_W)
DECLARE_INSN(fcvt_q_wu, MATCH_FCVT_Q_WU, MASK_FCVT_Q_WU)
DECLARE_INSN(fcvt_s_bf16, MATCH_FCVT_S_BF16, MASK_FCVT_S_BF16)
DECLARE_INSN(fcvt_s_d, MATCH_FCVT_S_D, MASK_FCVT_S_D)
DECLARE_INSN(fcvt_s_h, MATCH_FCVT_S_H, MASK_FCVT_S_H)
DECLARE_INSN(fcvt_s_l, MATCH_FCVT_S_L, MASK_FCVT_S_L)
DECLARE_INSN(fcvt_s_lu, MATCH_FCVT_S_LU, MASK_FCVT_S_LU)
DECLARE_INSN(fcvt_s_q, MATCH_FCVT_S_Q, MASK_FCVT_S_Q)
DECLARE_INSN(fcvt_s_w, MATCH_FCVT_S_W, MASK_FCVT_S_W)
DECLARE_INSN(fcvt_s_wu, MATCH_FCVT_S_WU, MASK_FCVT_S_WU)
DECLARE_INSN(fcvt_w_d, MATCH_FCVT_W_D, MASK_FCVT_W_D)
DECLARE_INSN(fcvt_w_h, MATCH_FCVT_W_H, MASK_FCVT_W_H)
DECLARE_INSN(fcvt_w_q, MATCH_FCVT_W_Q, MASK_FCVT_W_Q)
DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
DECLARE_INSN(fcvt_wu_d, MATCH_FCVT_WU_D, MASK_FCVT_WU_D)
DECLARE_INSN(fcvt_wu_h, MATCH_FCVT_WU_H, MASK_FCVT_WU_H)
DECLARE_INSN(fcvt_wu_q, MATCH_FCVT_WU_Q, MASK_FCVT_WU_Q)
DECLARE_INSN(fcvt_wu_s, MATCH_FCVT_WU_S, MASK_FCVT_WU_S)
DECLARE_INSN(fcvtmod_w_d, MATCH_FCVTMOD_W_D, MASK_FCVTMOD_W_D)
DECLARE_INSN(fdiv_d, MATCH_FDIV_D, MASK_FDIV_D)
DECLARE_INSN(fdiv_h, MATCH_FDIV_H, MASK_FDIV_H)
DECLARE_INSN(fdiv_q, MATCH_FDIV_Q, MASK_FDIV_Q)
DECLARE_INSN(fdiv_s, MATCH_FDIV_S, MASK_FDIV_S)
DECLARE_INSN(fence, MATCH_FENCE, MASK_FENCE)
DECLARE_INSN(fence_i, MATCH_FENCE_I, MASK_FENCE_I)
DECLARE_INSN(feq_d, MATCH_FEQ_D, MASK_FEQ_D)
DECLARE_INSN(feq_h, MATCH_FEQ_H, MASK_FEQ_H)
DECLARE_INSN(feq_q, MATCH_FEQ_Q, MASK_FEQ_Q)
DECLARE_INSN(feq_s, MATCH_FEQ_S, MASK_FEQ_S)
DECLARE_INSN(fld, MATCH_FLD, MASK_FLD)
DECLARE_INSN(fle_d, MATCH_FLE_D, MASK_FLE_D)
DECLARE_INSN(fle_h, MATCH_FLE_H, MASK_FLE_H)
DECLARE_INSN(fle_q, MATCH_FLE_Q, MASK_FLE_Q)
DECLARE_INSN(fle_s, MATCH_FLE_S, MASK_FLE_S)
DECLARE_INSN(fleq_d, MATCH_FLEQ_D, MASK_FLEQ_D)
DECLARE_INSN(fleq_h, MATCH_FLEQ_H, MASK_FLEQ_H)
DECLARE_INSN(fleq_q, MATCH_FLEQ_Q, MASK_FLEQ_Q)
DECLARE_INSN(fleq_s, MATCH_FLEQ_S, MASK_FLEQ_S)
DECLARE_INSN(flh, MATCH_FLH, MASK_FLH)
DECLARE_INSN(fli_d, MATCH_FLI_D, MASK_FLI_D)
DECLARE_INSN(fli_h, MATCH_FLI_H, MASK_FLI_H)
DECLARE_INSN(fli_q, MATCH_FLI_Q, MASK_FLI_Q)
DECLARE_INSN(fli_s, MATCH_FLI_S, MASK_FLI_S)
DECLARE_INSN(flq, MATCH_FLQ, MASK_FLQ)
DECLARE_INSN(flt_d, MATCH_FLT_D, MASK_FLT_D)
DECLARE_INSN(flt_h, MATCH_FLT_H, MASK_FLT_H)
DECLARE_INSN(flt_q, MATCH_FLT_Q, MASK_FLT_Q)
DECLARE_INSN(flt_s, MATCH_FLT_S, MASK_FLT_S)
DECLARE_INSN(fltq_d, MATCH_FLTQ_D, MASK_FLTQ_D)
DECLARE_INSN(fltq_h, MATCH_FLTQ_H, MASK_FLTQ_H)
DECLARE_INSN(fltq_q, MATCH_FLTQ_Q, MASK_FLTQ_Q)
DECLARE_INSN(fltq_s, MATCH_FLTQ_S, MASK_FLTQ_S)
DECLARE_INSN(flw, MATCH_FLW, MASK_FLW)
DECLARE_INSN(fmadd_d, MATCH_FMADD_D, MASK_FMADD_D)
DECLARE_INSN(fmadd_h, MATCH_FMADD_H, MASK_FMADD_H)
DECLARE_INSN(fmadd_q, MATCH_FMADD_Q, MASK_FMADD_Q)
DECLARE_INSN(fmadd_s, MATCH_FMADD_S, MASK_FMADD_S)
DECLARE_INSN(fmax_d, MATCH_FMAX_D, MASK_FMAX_D)
DECLARE_INSN(fmax_h, MATCH_FMAX_H, MASK_FMAX_H)
DECLARE_INSN(fmax_q, MATCH_FMAX_Q, MASK_FMAX_Q)
DECLARE_INSN(fmax_s, MATCH_FMAX_S, MASK_FMAX_S)
DECLARE_INSN(fmaxm_d, MATCH_FMAXM_D, MASK_FMAXM_D)
DECLARE_INSN(fmaxm_h, MATCH_FMAXM_H, MASK_FMAXM_H)
DECLARE_INSN(fmaxm_q, MATCH_FMAXM_Q, MASK_FMAXM_Q)
DECLARE_INSN(fmaxm_s, MATCH_FMAXM_S, MASK_FMAXM_S)
DECLARE_INSN(fmin_d, MATCH_FMIN_D, MASK_FMIN_D)
DECLARE_INSN(fmin_h, MATCH_FMIN_H, MASK_FMIN_H)
DECLARE_INSN(fmin_q, MATCH_FMIN_Q, MASK_FMIN_Q)
DECLARE_INSN(fmin_s, MATCH_FMIN_S, MASK_FMIN_S)
DECLARE_INSN(fminm_d, MATCH_FMINM_D, MASK_FMINM_D)
DECLARE_INSN(fminm_h, MATCH_FMINM_H, MASK_FMINM_H)
DECLARE_INSN(fminm_q, MATCH_FMINM_Q, MASK_FMINM_Q)
DECLARE_INSN(fminm_s, MATCH_FMINM_S, MASK_FMINM_S)
DECLARE_INSN(fmsub_d, MATCH_FMSUB_D, MASK_FMSUB_D)
DECLARE_INSN(fmsub_h, MATCH_FMSUB_H, MASK_FMSUB_H)
DECLARE_INSN(fmsub_q, MATCH_FMSUB_Q, MASK_FMSUB_Q)
DECLARE_INSN(fmsub_s, MATCH_FMSUB_S, MASK_FMSUB_S)
DECLARE_INSN(fmul_d, MATCH_FMUL_D, MASK_FMUL_D)
DECLARE_INSN(fmul_h, MATCH_FMUL_H, MASK_FMUL_H)
DECLARE_INSN(fmul_q, MATCH_FMUL_Q, MASK_FMUL_Q)
DECLARE_INSN(fmul_s, MATCH_FMUL_S, MASK_FMUL_S)
DECLARE_INSN(fmv_d_x, MATCH_FMV_D_X, MASK_FMV_D_X)
DECLARE_INSN(fmv_h_x, MATCH_FMV_H_X, MASK_FMV_H_X)
DECLARE_INSN(fmv_w_x, MATCH_FMV_W_X, MASK_FMV_W_X)
DECLARE_INSN(fmv_x_d, MATCH_FMV_X_D, MASK_FMV_X_D)
DECLARE_INSN(fmv_x_h, MATCH_FMV_X_H, MASK_FMV_X_H)
DECLARE_INSN(fmv_x_w, MATCH_FMV_X_W, MASK_FMV_X_W)
DECLARE_INSN(fmvh_x_d, MATCH_FMVH_X_D, MASK_FMVH_X_D)
DECLARE_INSN(fmvh_x_q, MATCH_FMVH_X_Q, MASK_FMVH_X_Q)
DECLARE_INSN(fmvp_d_x, MATCH_FMVP_D_X, MASK_FMVP_D_X)
DECLARE_INSN(fmvp_q_x, MATCH_FMVP_Q_X, MASK_FMVP_Q_X)
DECLARE_INSN(fnmadd_d, MATCH_FNMADD_D, MASK_FNMADD_D)
DECLARE_INSN(fnmadd_h, MATCH_FNMADD_H, MASK_FNMADD_H)
DECLARE_INSN(fnmadd_q, MATCH_FNMADD_Q, MASK_FNMADD_Q)
DECLARE_INSN(fnmadd_s, MATCH_FNMADD_S, MASK_FNMADD_S)
DECLARE_INSN(fnmsub_d, MATCH_FNMSUB_D, MASK_FNMSUB_D)
DECLARE_INSN(fnmsub_h, MATCH_FNMSUB_H, MASK_FNMSUB_H)
DECLARE_INSN(fnmsub_q, MATCH_FNMSUB_Q, MASK_FNMSUB_Q)
DECLARE_INSN(fnmsub_s, MATCH_FNMSUB_S, MASK_FNMSUB_S)
DECLARE_INSN(fround_d, MATCH_FROUND_D, MASK_FROUND_D)
DECLARE_INSN(fround_h, MATCH_FROUND_H, MASK_FROUND_H)
DECLARE_INSN(fround_q, MATCH_FROUND_Q, MASK_FROUND_Q)
DECLARE_INSN(fround_s, MATCH_FROUND_S, MASK_FROUND_S)
DECLARE_INSN(froundnx_d, MATCH_FROUNDNX_D, MASK_FROUNDNX_D)
DECLARE_INSN(froundnx_h, MATCH_FROUNDNX_H, MASK_FROUNDNX_H)
DECLARE_INSN(froundnx_q, MATCH_FROUNDNX_Q, MASK_FROUNDNX_Q)
DECLARE_INSN(froundnx_s, MATCH_FROUNDNX_S, MASK_FROUNDNX_S)
DECLARE_INSN(fsd, MATCH_FSD, MASK_FSD)
DECLARE_INSN(fsgnj_d, MATCH_FSGNJ_D, MASK_FSGNJ_D)
DECLARE_INSN(fsgnj_h, MATCH_FSGNJ_H, MASK_FSGNJ_H)
DECLARE_INSN(fsgnj_q, MATCH_FSGNJ_Q, MASK_FSGNJ_Q)
DECLARE_INSN(fsgnj_s, MATCH_FSGNJ_S, MASK_FSGNJ_S)
DECLARE_INSN(fsgnjn_d, MATCH_FSGNJN_D, MASK_FSGNJN_D)
DECLARE_INSN(fsgnjn_h, MATCH_FSGNJN_H, MASK_FSGNJN_H)
DECLARE_INSN(fsgnjn_q, MATCH_FSGNJN_Q, MASK_FSGNJN_Q)
DECLARE_INSN(fsgnjn_s, MATCH_FSGNJN_S, MASK_FSGNJN_S)
DECLARE_INSN(fsgnjx_d, MATCH_FSGNJX_D, MASK_FSGNJX_D)
DECLARE_INSN(fsgnjx_h, MATCH_FSGNJX_H, MASK_FSGNJX_H)
DECLARE_INSN(fsgnjx_q, MATCH_FSGNJX_Q, MASK_FSGNJX_Q)
DECLARE_INSN(fsgnjx_s, MATCH_FSGNJX_S, MASK_FSGNJX_S)
DECLARE_INSN(fsh, MATCH_FSH, MASK_FSH)
DECLARE_INSN(fsq, MATCH_FSQ, MASK_FSQ)
DECLARE_INSN(fsqrt_d, MATCH_FSQRT_D, MASK_FSQRT_D)
DECLARE_INSN(fsqrt_h, MATCH_FSQRT_H, MASK_FSQRT_H)
DECLARE_INSN(fsqrt_q, MATCH_FSQRT_Q, MASK_FSQRT_Q)
DECLARE_INSN(fsqrt_s, MATCH_FSQRT_S, MASK_FSQRT_S)
DECLARE_INSN(fsub_d, MATCH_FSUB_D, MASK_FSUB_D)
DECLARE_INSN(fsub_h, MATCH_FSUB_H, MASK_FSUB_H)
DECLARE_INSN(fsub_q, MATCH_FSUB_Q, MASK_FSUB_Q)
DECLARE_INSN(fsub_s, MATCH_FSUB_S, MASK_FSUB_S)
DECLARE_INSN(fsw, MATCH_FSW, MASK_FSW)
DECLARE_INSN(hfence_gvma, MATCH_HFENCE_GVMA, MASK_HFENCE_GVMA)
DECLARE_INSN(hfence_vvma, MATCH_HFENCE_VVMA, MASK_HFENCE_VVMA)
DECLARE_INSN(hinval_gvma, MATCH_HINVAL_GVMA, MASK_HINVAL_GVMA)
DECLARE_INSN(hinval_vvma, MATCH_HINVAL_VVMA, MASK_HINVAL_VVMA)
DECLARE_INSN(hlv_b, MATCH_HLV_B, MASK_HLV_B)
DECLARE_INSN(hlv_bu, MATCH_HLV_BU, MASK_HLV_BU)
DECLARE_INSN(hlv_d, MATCH_HLV_D, MASK_HLV_D)
DECLARE_INSN(hlv_h, MATCH_HLV_H, MASK_HLV_H)
DECLARE_INSN(hlv_hu, MATCH_HLV_HU, MASK_HLV_HU)
DECLARE_INSN(hlv_w, MATCH_HLV_W, MASK_HLV_W)
DECLARE_INSN(hlv_wu, MATCH_HLV_WU, MASK_HLV_WU)
DECLARE_INSN(hlvx_hu, MATCH_HLVX_HU, MASK_HLVX_HU)
DECLARE_INSN(hlvx_wu, MATCH_HLVX_WU, MASK_HLVX_WU)
DECLARE_INSN(hsv_b, MATCH_HSV_B, MASK_HSV_B)
DECLARE_INSN(hsv_d, MATCH_HSV_D, MASK_HSV_D)
DECLARE_INSN(hsv_h, MATCH_HSV_H, MASK_HSV_H)
DECLARE_INSN(hsv_w, MATCH_HSV_W, MASK_HSV_W)
DECLARE_INSN(jal, MATCH_JAL, MASK_JAL)
DECLARE_INSN(jalr, MATCH_JALR, MASK_JALR)
DECLARE_INSN(lb, MATCH_LB, MASK_LB)
DECLARE_INSN(lb_aq, MATCH_LB_AQ, MASK_LB_AQ)
DECLARE_INSN(lbu, MATCH_LBU, MASK_LBU)
DECLARE_INSN(ld, MATCH_LD, MASK_LD)
DECLARE_INSN(ld_aq, MATCH_LD_AQ, MASK_LD_AQ)
DECLARE_INSN(lh, MATCH_LH, MASK_LH)
DECLARE_INSN(lh_aq, MATCH_LH_AQ, MASK_LH_AQ)
DECLARE_INSN(lhu, MATCH_LHU, MASK_LHU)
DECLARE_INSN(lpad, MATCH_LPAD, MASK_LPAD)
DECLARE_INSN(lr_d, MATCH_LR_D, MASK_LR_D)
DECLARE_INSN(lr_w, MATCH_LR_W, MASK_LR_W)
DECLARE_INSN(lui, MATCH_LUI, MASK_LUI)
DECLARE_INSN(lw, MATCH_LW, MASK_LW)
DECLARE_INSN(lw_aq, MATCH_LW_AQ, MASK_LW_AQ)
DECLARE_INSN(lwu, MATCH_LWU, MASK_LWU)
DECLARE_INSN(max, MATCH_MAX, MASK_MAX)
DECLARE_INSN(maxu, MATCH_MAXU, MASK_MAXU)
DECLARE_INSN(min, MATCH_MIN, MASK_MIN)
DECLARE_INSN(minu, MATCH_MINU, MASK_MINU)
DECLARE_INSN(mnret, MATCH_MNRET, MASK_MNRET)
DECLARE_INSN(mop_r_n, MATCH_MOP_R_N, MASK_MOP_R_N)
DECLARE_INSN(mop_rr_n, MATCH_MOP_RR_N, MASK_MOP_RR_N)
DECLARE_INSN(mret, MATCH_MRET, MASK_MRET)
DECLARE_INSN(mul, MATCH_MUL, MASK_MUL)
DECLARE_INSN(mulh, MATCH_MULH, MASK_MULH)
DECLARE_INSN(mulhsu, MATCH_MULHSU, MASK_MULHSU)
DECLARE_INSN(mulhu, MATCH_MULHU, MASK_MULHU)
DECLARE_INSN(mulw, MATCH_MULW, MASK_MULW)
DECLARE_INSN(or, MATCH_OR, MASK_OR)
DECLARE_INSN(orc_b, MATCH_ORC_B, MASK_ORC_B)
DECLARE_INSN(ori, MATCH_ORI, MASK_ORI)
DECLARE_INSN(orn, MATCH_ORN, MASK_ORN)
DECLARE_INSN(pack, MATCH_PACK, MASK_PACK)
DECLARE_INSN(packh, MATCH_PACKH, MASK_PACKH)
DECLARE_INSN(packw, MATCH_PACKW, MASK_PACKW)
DECLARE_INSN(rem, MATCH_REM, MASK_REM)
DECLARE_INSN(remu, MATCH_REMU, MASK_REMU)
DECLARE_INSN(remuw, MATCH_REMUW, MASK_REMUW)
DECLARE_INSN(remw, MATCH_REMW, MASK_REMW)
DECLARE_INSN(rev8, MATCH_REV8, MASK_REV8)
DECLARE_INSN(rev8_rv32, MATCH_REV8_RV32, MASK_REV8_RV32)
DECLARE_INSN(rol, MATCH_ROL, MASK_ROL)
DECLARE_INSN(rolw, MATCH_ROLW, MASK_ROLW)
DECLARE_INSN(ror, MATCH_ROR, MASK_ROR)
DECLARE_INSN(rori, MATCH_RORI, MASK_RORI)
DECLARE_INSN(rori_rv32, MATCH_RORI_RV32, MASK_RORI_RV32)
DECLARE_INSN(roriw, MATCH_RORIW, MASK_RORIW)
DECLARE_INSN(rorw, MATCH_RORW, MASK_RORW)
DECLARE_INSN(sb, MATCH_SB, MASK_SB)
DECLARE_INSN(sb_rl, MATCH_SB_RL, MASK_SB_RL)
DECLARE_INSN(sc_d, MATCH_SC_D, MASK_SC_D)
DECLARE_INSN(sc_w, MATCH_SC_W, MASK_SC_W)
DECLARE_INSN(sctrclr, MATCH_SCTRCLR, MASK_SCTRCLR)
DECLARE_INSN(sd, MATCH_SD, MASK_SD)
DECLARE_INSN(sd_rl, MATCH_SD_RL, MASK_SD_RL)
DECLARE_INSN(sext_b, MATCH_SEXT_B, MASK_SEXT_B)
DECLARE_INSN(sext_h, MATCH_SEXT_H, MASK_SEXT_H)
DECLARE_INSN(sfence_inval_ir, MATCH_SFENCE_INVAL_IR, MASK_SFENCE_INVAL_IR)
DECLARE_INSN(sfence_vma, MATCH_SFENCE_VMA, MASK_SFENCE_VMA)
DECLARE_INSN(sfence_w_inval, MATCH_SFENCE_W_INVAL, MASK_SFENCE_W_INVAL)
DECLARE_INSN(sh, MATCH_SH, MASK_SH)
DECLARE_INSN(sh_rl, MATCH_SH_RL, MASK_SH_RL)
DECLARE_INSN(sh1add, MATCH_SH1ADD, MASK_SH1ADD)
DECLARE_INSN(sh1add_uw, MATCH_SH1ADD_UW, MASK_SH1ADD_UW)
DECLARE_INSN(sh2add, MATCH_SH2ADD, MASK_SH2ADD)
DECLARE_INSN(sh2add_uw, MATCH_SH2ADD_UW, MASK_SH2ADD_UW)
DECLARE_INSN(sh3add, MATCH_SH3ADD, MASK_SH3ADD)
DECLARE_INSN(sh3add_uw, MATCH_SH3ADD_UW, MASK_SH3ADD_UW)
DECLARE_INSN(sha256sig0, MATCH_SHA256SIG0, MASK_SHA256SIG0)
DECLARE_INSN(sha256sig1, MATCH_SHA256SIG1, MASK_SHA256SIG1)
DECLARE_INSN(sha256sum0, MATCH_SHA256SUM0, MASK_SHA256SUM0)
DECLARE_INSN(sha256sum1, MATCH_SHA256SUM1, MASK_SHA256SUM1)
DECLARE_INSN(sha512sig0, MATCH_SHA512SIG0, MASK_SHA512SIG0)
DECLARE_INSN(sha512sig0h, MATCH_SHA512SIG0H, MASK_SHA512SIG0H)
DECLARE_INSN(sha512sig0l, MATCH_SHA512SIG0L, MASK_SHA512SIG0L)
DECLARE_INSN(sha512sig1, MATCH_SHA512SIG1, MASK_SHA512SIG1)
DECLARE_INSN(sha512sig1h, MATCH_SHA512SIG1H, MASK_SHA512SIG1H)
DECLARE_INSN(sha512sig1l, MATCH_SHA512SIG1L, MASK_SHA512SIG1L)
DECLARE_INSN(sha512sum0, MATCH_SHA512SUM0, MASK_SHA512SUM0)
DECLARE_INSN(sha512sum0r, MATCH_SHA512SUM0R, MASK_SHA512SUM0R)
DECLARE_INSN(sha512sum1, MATCH_SHA512SUM1, MASK_SHA512SUM1)
DECLARE_INSN(sha512sum1r, MATCH_SHA512SUM1R, MASK_SHA512SUM1R)
DECLARE_INSN(sinval_vma, MATCH_SINVAL_VMA, MASK_SINVAL_VMA)
DECLARE_INSN(sll, MATCH_SLL, MASK_SLL)
DECLARE_INSN(slli, MATCH_SLLI, MASK_SLLI)
DECLARE_INSN(slli_uw, MATCH_SLLI_UW, MASK_SLLI_UW)
DECLARE_INSN(slli_rv32, MATCH_SLLI_RV32, MASK_SLLI_RV32)
DECLARE_INSN(slliw, MATCH_SLLIW, MASK_SLLIW)
DECLARE_INSN(sllw, MATCH_SLLW, MASK_SLLW)
DECLARE_INSN(slt, MATCH_SLT, MASK_SLT)
DECLARE_INSN(slti, MATCH_SLTI, MASK_SLTI)
DECLARE_INSN(sltiu, MATCH_SLTIU, MASK_SLTIU)
DECLARE_INSN(sltu, MATCH_SLTU, MASK_SLTU)
DECLARE_INSN(sm3p0, MATCH_SM3P0, MASK_SM3P0)
DECLARE_INSN(sm3p1, MATCH_SM3P1, MASK_SM3P1)
DECLARE_INSN(sm4ed, MATCH_SM4ED, MASK_SM4ED)
DECLARE_INSN(sm4ks, MATCH_SM4KS, MASK_SM4KS)
DECLARE_INSN(sra, MATCH_SRA, MASK_SRA)
DECLARE_INSN(srai, MATCH_SRAI, MASK_SRAI)
DECLARE_INSN(srai_rv32, MATCH_SRAI_RV32, MASK_SRAI_RV32)
DECLARE_INSN(sraiw, MATCH_SRAIW, MASK_SRAIW)
DECLARE_INSN(sraw, MATCH_SRAW, MASK_SRAW)
DECLARE_INSN(sret, MATCH_SRET, MASK_SRET)
DECLARE_INSN(srl, MATCH_SRL, MASK_SRL)
DECLARE_INSN(srli, MATCH_SRLI, MASK_SRLI)
DECLARE_INSN(srli_rv32, MATCH_SRLI_RV32, MASK_SRLI_RV32)
DECLARE_INSN(srliw, MATCH_SRLIW, MASK_SRLIW)
DECLARE_INSN(srlw, MATCH_SRLW, MASK_SRLW)
DECLARE_INSN(ssamoswap_d, MATCH_SSAMOSWAP_D, MASK_SSAMOSWAP_D)
DECLARE_INSN(ssamoswap_w, MATCH_SSAMOSWAP_W, MASK_SSAMOSWAP_W)
DECLARE_INSN(sspopchk_x1, MATCH_SSPOPCHK_X1, MASK_SSPOPCHK_X1)
DECLARE_INSN(sspopchk_x5, MATCH_SSPOPCHK_X5, MASK_SSPOPCHK_X5)
DECLARE_INSN(sspush_x1, MATCH_SSPUSH_X1, MASK_SSPUSH_X1)
DECLARE_INSN(sspush_x5, MATCH_SSPUSH_X5, MASK_SSPUSH_X5)
DECLARE_INSN(ssrdp, MATCH_SSRDP, MASK_SSRDP)
DECLARE_INSN(sub, MATCH_SUB, MASK_SUB)
DECLARE_INSN(subw, MATCH_SUBW, MASK_SUBW)
DECLARE_INSN(sw, MATCH_SW, MASK_SW)
DECLARE_INSN(sw_rl, MATCH_SW_RL, MASK_SW_RL)
DECLARE_INSN(unzip, MATCH_UNZIP, MASK_UNZIP)
DECLARE_INSN(vaadd_vv, MATCH_VAADD_VV, MASK_VAADD_VV)
DECLARE_INSN(vaadd_vx, MATCH_VAADD_VX, MASK_VAADD_VX)
DECLARE_INSN(vaaddu_vv, MATCH_VAADDU_VV, MASK_VAADDU_VV)
DECLARE_INSN(vaaddu_vx, MATCH_VAADDU_VX, MASK_VAADDU_VX)
DECLARE_INSN(vadc_vim, MATCH_VADC_VIM, MASK_VADC_VIM)
DECLARE_INSN(vadc_vvm, MATCH_VADC_VVM, MASK_VADC_VVM)
DECLARE_INSN(vadc_vxm, MATCH_VADC_VXM, MASK_VADC_VXM)
DECLARE_INSN(vadd_vi, MATCH_VADD_VI, MASK_VADD_VI)
DECLARE_INSN(vadd_vv, MATCH_VADD_VV, MASK_VADD_VV)
DECLARE_INSN(vadd_vx, MATCH_VADD_VX, MASK_VADD_VX)
DECLARE_INSN(vaesdf_vs, MATCH_VAESDF_VS, MASK_VAESDF_VS)
DECLARE_INSN(vaesdf_vv, MATCH_VAESDF_VV, MASK_VAESDF_VV)
DECLARE_INSN(vaesdm_vs, MATCH_VAESDM_VS, MASK_VAESDM_VS)
DECLARE_INSN(vaesdm_vv, MATCH_VAESDM_VV, MASK_VAESDM_VV)
DECLARE_INSN(vaesef_vs, MATCH_VAESEF_VS, MASK_VAESEF_VS)
DECLARE_INSN(vaesef_vv, MATCH_VAESEF_VV, MASK_VAESEF_VV)
DECLARE_INSN(vaesem_vs, MATCH_VAESEM_VS, MASK_VAESEM_VS)
DECLARE_INSN(vaesem_vv, MATCH_VAESEM_VV, MASK_VAESEM_VV)
DECLARE_INSN(vaeskf1_vi, MATCH_VAESKF1_VI, MASK_VAESKF1_VI)
DECLARE_INSN(vaeskf2_vi, MATCH_VAESKF2_VI, MASK_VAESKF2_VI)
DECLARE_INSN(vaesz_vs, MATCH_VAESZ_VS, MASK_VAESZ_VS)
DECLARE_INSN(vand_vi, MATCH_VAND_VI, MASK_VAND_VI)
DECLARE_INSN(vand_vv, MATCH_VAND_VV, MASK_VAND_VV)
DECLARE_INSN(vand_vx, MATCH_VAND_VX, MASK_VAND_VX)
DECLARE_INSN(vandn_vv, MATCH_VANDN_VV, MASK_VANDN_VV)
DECLARE_INSN(vandn_vx, MATCH_VANDN_VX, MASK_VANDN_VX)
DECLARE_INSN(vasub_vv, MATCH_VASUB_VV, MASK_VASUB_VV)
DECLARE_INSN(vasub_vx, MATCH_VASUB_VX, MASK_VASUB_VX)
DECLARE_INSN(vasubu_vv, MATCH_VASUBU_VV, MASK_VASUBU_VV)
DECLARE_INSN(vasubu_vx, MATCH_VASUBU_VX, MASK_VASUBU_VX)
DECLARE_INSN(vbrev_v, MATCH_VBREV_V, MASK_VBREV_V)
DECLARE_INSN(vbrev8_v, MATCH_VBREV8_V, MASK_VBREV8_V)
DECLARE_INSN(vclmul_vv, MATCH_VCLMUL_VV, MASK_VCLMUL_VV)
DECLARE_INSN(vclmul_vx, MATCH_VCLMUL_VX, MASK_VCLMUL_VX)
DECLARE_INSN(vclmulh_vv, MATCH_VCLMULH_VV, MASK_VCLMULH_VV)
DECLARE_INSN(vclmulh_vx, MATCH_VCLMULH_VX, MASK_VCLMULH_VX)
DECLARE_INSN(vclz_v, MATCH_VCLZ_V, MASK_VCLZ_V)
DECLARE_INSN(vcompress_vm, MATCH_VCOMPRESS_VM, MASK_VCOMPRESS_VM)
DECLARE_INSN(vcpop_m, MATCH_VCPOP_M, MASK_VCPOP_M)
DECLARE_INSN(vcpop_v, MATCH_VCPOP_V, MASK_VCPOP_V)
DECLARE_INSN(vctz_v, MATCH_VCTZ_V, MASK_VCTZ_V)
DECLARE_INSN(vdiv_vv, MATCH_VDIV_VV, MASK_VDIV_VV)
DECLARE_INSN(vdiv_vx, MATCH_VDIV_VX, MASK_VDIV_VX)
DECLARE_INSN(vdivu_vv, MATCH_VDIVU_VV, MASK_VDIVU_VV)
DECLARE_INSN(vdivu_vx, MATCH_VDIVU_VX, MASK_VDIVU_VX)
DECLARE_INSN(vfadd_vf, MATCH_VFADD_VF, MASK_VFADD_VF)
DECLARE_INSN(vfadd_vv, MATCH_VFADD_VV, MASK_VFADD_VV)
DECLARE_INSN(vfclass_v, MATCH_VFCLASS_V, MASK_VFCLASS_V)
DECLARE_INSN(vfcvt_f_x_v, MATCH_VFCVT_F_X_V, MASK_VFCVT_F_X_V)
DECLARE_INSN(vfcvt_f_xu_v, MATCH_VFCVT_F_XU_V, MASK_VFCVT_F_XU_V)
DECLARE_INSN(vfcvt_rtz_x_f_v, MATCH_VFCVT_RTZ_X_F_V, MASK_VFCVT_RTZ_X_F_V)
DECLARE_INSN(vfcvt_rtz_xu_f_v, MATCH_VFCVT_RTZ_XU_F_V, MASK_VFCVT_RTZ_XU_F_V)
DECLARE_INSN(vfcvt_x_f_v, MATCH_VFCVT_X_F_V, MASK_VFCVT_X_F_V)
DECLARE_INSN(vfcvt_xu_f_v, MATCH_VFCVT_XU_F_V, MASK_VFCVT_XU_F_V)
DECLARE_INSN(vfdiv_vf, MATCH_VFDIV_VF, MASK_VFDIV_VF)
DECLARE_INSN(vfdiv_vv, MATCH_VFDIV_VV, MASK_VFDIV_VV)
DECLARE_INSN(vfirst_m, MATCH_VFIRST_M, MASK_VFIRST_M)
DECLARE_INSN(vfmacc_vf, MATCH_VFMACC_VF, MASK_VFMACC_VF)
DECLARE_INSN(vfmacc_vv, MATCH_VFMACC_VV, MASK_VFMACC_VV)
DECLARE_INSN(vfmadd_vf, MATCH_VFMADD_VF, MASK_VFMADD_VF)
DECLARE_INSN(vfmadd_vv, MATCH_VFMADD_VV, MASK_VFMADD_VV)
DECLARE_INSN(vfmax_vf, MATCH_VFMAX_VF, MASK_VFMAX_VF)
DECLARE_INSN(vfmax_vv, MATCH_VFMAX_VV, MASK_VFMAX_VV)
DECLARE_INSN(vfmerge_vfm, MATCH_VFMERGE_VFM, MASK_VFMERGE_VFM)
DECLARE_INSN(vfmin_vf, MATCH_VFMIN_VF, MASK_VFMIN_VF)
DECLARE_INSN(vfmin_vv, MATCH_VFMIN_VV, MASK_VFMIN_VV)
DECLARE_INSN(vfmsac_vf, MATCH_VFMSAC_VF, MASK_VFMSAC_VF)
DECLARE_INSN(vfmsac_vv, MATCH_VFMSAC_VV, MASK_VFMSAC_VV)
DECLARE_INSN(vfmsub_vf, MATCH_VFMSUB_VF, MASK_VFMSUB_VF)
DECLARE_INSN(vfmsub_vv, MATCH_VFMSUB_VV, MASK_VFMSUB_VV)
DECLARE_INSN(vfmul_vf, MATCH_VFMUL_VF, MASK_VFMUL_VF)
DECLARE_INSN(vfmul_vv, MATCH_VFMUL_VV, MASK_VFMUL_VV)
DECLARE_INSN(vfmv_f_s, MATCH_VFMV_F_S, MASK_VFMV_F_S)
DECLARE_INSN(vfmv_s_f, MATCH_VFMV_S_F, MASK_VFMV_S_F)
DECLARE_INSN(vfmv_v_f, MATCH_VFMV_V_F, MASK_VFMV_V_F)
DECLARE_INSN(vfncvt_f_f_w, MATCH_VFNCVT_F_F_W, MASK_VFNCVT_F_F_W)
DECLARE_INSN(vfncvt_f_x_w, MATCH_VFNCVT_F_X_W, MASK_VFNCVT_F_X_W)
DECLARE_INSN(vfncvt_f_xu_w, MATCH_VFNCVT_F_XU_W, MASK_VFNCVT_F_XU_W)
DECLARE_INSN(vfncvt_rod_f_f_w, MATCH_VFNCVT_ROD_F_F_W, MASK_VFNCVT_ROD_F_F_W)
DECLARE_INSN(vfncvt_rtz_x_f_w, MATCH_VFNCVT_RTZ_X_F_W, MASK_VFNCVT_RTZ_X_F_W)
DECLARE_INSN(vfncvt_rtz_xu_f_w, MATCH_VFNCVT_RTZ_XU_F_W, MASK_VFNCVT_RTZ_XU_F_W)
DECLARE_INSN(vfncvt_x_f_w, MATCH_VFNCVT_X_F_W, MASK_VFNCVT_X_F_W)
DECLARE_INSN(vfncvt_xu_f_w, MATCH_VFNCVT_XU_F_W, MASK_VFNCVT_XU_F_W)
DECLARE_INSN(vfncvtbf16_f_f_w, MATCH_VFNCVTBF16_F_F_W, MASK_VFNCVTBF16_F_F_W)
DECLARE_INSN(vfnmacc_vf, MATCH_VFNMACC_VF, MASK_VFNMACC_VF)
DECLARE_INSN(vfnmacc_vv, MATCH_VFNMACC_VV, MASK_VFNMACC_VV)
DECLARE_INSN(vfnmadd_vf, MATCH_VFNMADD_VF, MASK_VFNMADD_VF)
DECLARE_INSN(vfnmadd_vv, MATCH_VFNMADD_VV, MASK_VFNMADD_VV)
DECLARE_INSN(vfnmsac_vf, MATCH_VFNMSAC_VF, MASK_VFNMSAC_VF)
DECLARE_INSN(vfnmsac_vv, MATCH_VFNMSAC_VV, MASK_VFNMSAC_VV)
DECLARE_INSN(vfnmsub_vf, MATCH_VFNMSUB_VF, MASK_VFNMSUB_VF)
DECLARE_INSN(vfnmsub_vv, MATCH_VFNMSUB_VV, MASK_VFNMSUB_VV)
DECLARE_INSN(vfrdiv_vf, MATCH_VFRDIV_VF, MASK_VFRDIV_VF)
DECLARE_INSN(vfrec7_v, MATCH_VFREC7_V, MASK_VFREC7_V)
DECLARE_INSN(vfredmax_vs, MATCH_VFREDMAX_VS, MASK_VFREDMAX_VS)
DECLARE_INSN(vfredmin_vs, MATCH_VFREDMIN_VS, MASK_VFREDMIN_VS)
DECLARE_INSN(vfredosum_vs, MATCH_VFREDOSUM_VS, MASK_VFREDOSUM_VS)
DECLARE_INSN(vfredusum_vs, MATCH_VFREDUSUM_VS, MASK_VFREDUSUM_VS)
DECLARE_INSN(vfrsqrt7_v, MATCH_VFRSQRT7_V, MASK_VFRSQRT7_V)
DECLARE_INSN(vfrsub_vf, MATCH_VFRSUB_VF, MASK_VFRSUB_VF)
DECLARE_INSN(vfsgnj_vf, MATCH_VFSGNJ_VF, MASK_VFSGNJ_VF)
DECLARE_INSN(vfsgnj_vv, MATCH_VFSGNJ_VV, MASK_VFSGNJ_VV)
DECLARE_INSN(vfsgnjn_vf, MATCH_VFSGNJN_VF, MASK_VFSGNJN_VF)
DECLARE_INSN(vfsgnjn_vv, MATCH_VFSGNJN_VV, MASK_VFSGNJN_VV)
DECLARE_INSN(vfsgnjx_vf, MATCH_VFSGNJX_VF, MASK_VFSGNJX_VF)
DECLARE_INSN(vfsgnjx_vv, MATCH_VFSGNJX_VV, MASK_VFSGNJX_VV)
DECLARE_INSN(vfslide1down_vf, MATCH_VFSLIDE1DOWN_VF, MASK_VFSLIDE1DOWN_VF)
DECLARE_INSN(vfslide1up_vf, MATCH_VFSLIDE1UP_VF, MASK_VFSLIDE1UP_VF)
DECLARE_INSN(vfsqrt_v, MATCH_VFSQRT_V, MASK_VFSQRT_V)
DECLARE_INSN(vfsub_vf, MATCH_VFSUB_VF, MASK_VFSUB_VF)
DECLARE_INSN(vfsub_vv, MATCH_VFSUB_VV, MASK_VFSUB_VV)
DECLARE_INSN(vfwadd_vf, MATCH_VFWADD_VF, MASK_VFWADD_VF)
DECLARE_INSN(vfwadd_vv, MATCH_VFWADD_VV, MASK_VFWADD_VV)
DECLARE_INSN(vfwadd_wf, MATCH_VFWADD_WF, MASK_VFWADD_WF)
DECLARE_INSN(vfwadd_wv, MATCH_VFWADD_WV, MASK_VFWADD_WV)
DECLARE_INSN(vfwcvt_f_f_v, MATCH_VFWCVT_F_F_V, MASK_VFWCVT_F_F_V)
DECLARE_INSN(vfwcvt_f_x_v, MATCH_VFWCVT_F_X_V, MASK_VFWCVT_F_X_V)
DECLARE_INSN(vfwcvt_f_xu_v, MATCH_VFWCVT_F_XU_V, MASK_VFWCVT_F_XU_V)
DECLARE_INSN(vfwcvt_rtz_x_f_v, MATCH_VFWCVT_RTZ_X_F_V, MASK_VFWCVT_RTZ_X_F_V)
DECLARE_INSN(vfwcvt_rtz_xu_f_v, MATCH_VFWCVT_RTZ_XU_F_V, MASK_VFWCVT_RTZ_XU_F_V)
DECLARE_INSN(vfwcvt_x_f_v, MATCH_VFWCVT_X_F_V, MASK_VFWCVT_X_F_V)
DECLARE_INSN(vfwcvt_xu_f_v, MATCH_VFWCVT_XU_F_V, MASK_VFWCVT_XU_F_V)
DECLARE_INSN(vfwcvtbf16_f_f_v, MATCH_VFWCVTBF16_F_F_V, MASK_VFWCVTBF16_F_F_V)
DECLARE_INSN(vfwmacc_vf, MATCH_VFWMACC_VF, MASK_VFWMACC_VF)
DECLARE_INSN(vfwmacc_vv, MATCH_VFWMACC_VV, MASK_VFWMACC_VV)
DECLARE_INSN(vfwmaccbf16_vf, MATCH_VFWMACCBF16_VF, MASK_VFWMACCBF16_VF)
DECLARE_INSN(vfwmaccbf16_vv, MATCH_VFWMACCBF16_VV, MASK_VFWMACCBF16_VV)
DECLARE_INSN(vfwmsac_vf, MATCH_VFWMSAC_VF, MASK_VFWMSAC_VF)
DECLARE_INSN(vfwmsac_vv, MATCH_VFWMSAC_VV, MASK_VFWMSAC_VV)
DECLARE_INSN(vfwmul_vf, MATCH_VFWMUL_VF, MASK_VFWMUL_VF)
DECLARE_INSN(vfwmul_vv, MATCH_VFWMUL_VV, MASK_VFWMUL_VV)
DECLARE_INSN(vfwnmacc_vf, MATCH_VFWNMACC_VF, MASK_VFWNMACC_VF)
DECLARE_INSN(vfwnmacc_vv, MATCH_VFWNMACC_VV, MASK_VFWNMACC_VV)
DECLARE_INSN(vfwnmsac_vf, MATCH_VFWNMSAC_VF, MASK_VFWNMSAC_VF)
DECLARE_INSN(vfwnmsac_vv, MATCH_VFWNMSAC_VV, MASK_VFWNMSAC_VV)
DECLARE_INSN(vfwredosum_vs, MATCH_VFWREDOSUM_VS, MASK_VFWREDOSUM_VS)
DECLARE_INSN(vfwredusum_vs, MATCH_VFWREDUSUM_VS, MASK_VFWREDUSUM_VS)
DECLARE_INSN(vfwsub_vf, MATCH_VFWSUB_VF, MASK_VFWSUB_VF)
DECLARE_INSN(vfwsub_vv, MATCH_VFWSUB_VV, MASK_VFWSUB_VV)
DECLARE_INSN(vfwsub_wf, MATCH_VFWSUB_WF, MASK_VFWSUB_WF)
DECLARE_INSN(vfwsub_wv, MATCH_VFWSUB_WV, MASK_VFWSUB_WV)
DECLARE_INSN(vghsh_vv, MATCH_VGHSH_VV, MASK_VGHSH_VV)
DECLARE_INSN(vgmul_vv, MATCH_VGMUL_VV, MASK_VGMUL_VV)
DECLARE_INSN(vid_v, MATCH_VID_V, MASK_VID_V)
DECLARE_INSN(viota_m, MATCH_VIOTA_M, MASK_VIOTA_M)
DECLARE_INSN(vl1re16_v, MATCH_VL1RE16_V, MASK_VL1RE16_V)
DECLARE_INSN(vl1re32_v, MATCH_VL1RE32_V, MASK_VL1RE32_V)
DECLARE_INSN(vl1re64_v, MATCH_VL1RE64_V, MASK_VL1RE64_V)
DECLARE_INSN(vl1re8_v, MATCH_VL1RE8_V, MASK_VL1RE8_V)
DECLARE_INSN(vl2re16_v, MATCH_VL2RE16_V, MASK_VL2RE16_V)
DECLARE_INSN(vl2re32_v, MATCH_VL2RE32_V, MASK_VL2RE32_V)
DECLARE_INSN(vl2re64_v, MATCH_VL2RE64_V, MASK_VL2RE64_V)
DECLARE_INSN(vl2re8_v, MATCH_VL2RE8_V, MASK_VL2RE8_V)
DECLARE_INSN(vl4re16_v, MATCH_VL4RE16_V, MASK_VL4RE16_V)
DECLARE_INSN(vl4re32_v, MATCH_VL4RE32_V, MASK_VL4RE32_V)
DECLARE_INSN(vl4re64_v, MATCH_VL4RE64_V, MASK_VL4RE64_V)
DECLARE_INSN(vl4re8_v, MATCH_VL4RE8_V, MASK_VL4RE8_V)
DECLARE_INSN(vl8re16_v, MATCH_VL8RE16_V, MASK_VL8RE16_V)
DECLARE_INSN(vl8re32_v, MATCH_VL8RE32_V, MASK_VL8RE32_V)
DECLARE_INSN(vl8re64_v, MATCH_VL8RE64_V, MASK_VL8RE64_V)
DECLARE_INSN(vl8re8_v, MATCH_VL8RE8_V, MASK_VL8RE8_V)
DECLARE_INSN(vle16_v, MATCH_VLE16_V, MASK_VLE16_V)
DECLARE_INSN(vle16ff_v, MATCH_VLE16FF_V, MASK_VLE16FF_V)
DECLARE_INSN(vle32_v, MATCH_VLE32_V, MASK_VLE32_V)
DECLARE_INSN(vle32ff_v, MATCH_VLE32FF_V, MASK_VLE32FF_V)
DECLARE_INSN(vle64_v, MATCH_VLE64_V, MASK_VLE64_V)
DECLARE_INSN(vle64ff_v, MATCH_VLE64FF_V, MASK_VLE64FF_V)
DECLARE_INSN(vle8_v, MATCH_VLE8_V, MASK_VLE8_V)
DECLARE_INSN(vle8ff_v, MATCH_VLE8FF_V, MASK_VLE8FF_V)
DECLARE_INSN(vlm_v, MATCH_VLM_V, MASK_VLM_V)
DECLARE_INSN(vloxei16_v, MATCH_VLOXEI16_V, MASK_VLOXEI16_V)
DECLARE_INSN(vloxei32_v, MATCH_VLOXEI32_V, MASK_VLOXEI32_V)
DECLARE_INSN(vloxei64_v, MATCH_VLOXEI64_V, MASK_VLOXEI64_V)
DECLARE_INSN(vloxei8_v, MATCH_VLOXEI8_V, MASK_VLOXEI8_V)
DECLARE_INSN(vloxseg2ei16_v, MATCH_VLOXSEG2EI16_V, MASK_VLOXSEG2EI16_V)
DECLARE_INSN(vloxseg2ei32_v, MATCH_VLOXSEG2EI32_V, MASK_VLOXSEG2EI32_V)
DECLARE_INSN(vloxseg2ei64_v, MATCH_VLOXSEG2EI64_V, MASK_VLOXSEG2EI64_V)
DECLARE_INSN(vloxseg2ei8_v, MATCH_VLOXSEG2EI8_V, MASK_VLOXSEG2EI8_V)
DECLARE_INSN(vloxseg3ei16_v, MATCH_VLOXSEG3EI16_V, MASK_VLOXSEG3EI16_V)
DECLARE_INSN(vloxseg3ei32_v, MATCH_VLOXSEG3EI32_V, MASK_VLOXSEG3EI32_V)
DECLARE_INSN(vloxseg3ei64_v, MATCH_VLOXSEG3EI64_V, MASK_VLOXSEG3EI64_V)
DECLARE_INSN(vloxseg3ei8_v, MATCH_VLOXSEG3EI8_V, MASK_VLOXSEG3EI8_V)
DECLARE_INSN(vloxseg4ei16_v, MATCH_VLOXSEG4EI16_V, MASK_VLOXSEG4EI16_V)
DECLARE_INSN(vloxseg4ei32_v, MATCH_VLOXSEG4EI32_V, MASK_VLOXSEG4EI32_V)
DECLARE_INSN(vloxseg4ei64_v, MATCH_VLOXSEG4EI64_V, MASK_VLOXSEG4EI64_V)
DECLARE_INSN(vloxseg4ei8_v, MATCH_VLOXSEG4EI8_V, MASK_VLOXSEG4EI8_V)
DECLARE_INSN(vloxseg5ei16_v, MATCH_VLOXSEG5EI16_V, MASK_VLOXSEG5EI16_V)
DECLARE_INSN(vloxseg5ei32_v, MATCH_VLOXSEG5EI32_V, MASK_VLOXSEG5EI32_V)
DECLARE_INSN(vloxseg5ei64_v, MATCH_VLOXSEG5EI64_V, MASK_VLOXSEG5EI64_V)
DECLARE_INSN(vloxseg5ei8_v, MATCH_VLOXSEG5EI8_V, MASK_VLOXSEG5EI8_V)
DECLARE_INSN(vloxseg6ei16_v, MATCH_VLOXSEG6EI16_V, MASK_VLOXSEG6EI16_V)
DECLARE_INSN(vloxseg6ei32_v, MATCH_VLOXSEG6EI32_V, MASK_VLOXSEG6EI32_V)
DECLARE_INSN(vloxseg6ei64_v, MATCH_VLOXSEG6EI64_V, MASK_VLOXSEG6EI64_V)
DECLARE_INSN(vloxseg6ei8_v, MATCH_VLOXSEG6EI8_V, MASK_VLOXSEG6EI8_V)
DECLARE_INSN(vloxseg7ei16_v, MATCH_VLOXSEG7EI16_V, MASK_VLOXSEG7EI16_V)
DECLARE_INSN(vloxseg7ei32_v, MATCH_VLOXSEG7EI32_V, MASK_VLOXSEG7EI32_V)
DECLARE_INSN(vloxseg7ei64_v, MATCH_VLOXSEG7EI64_V, MASK_VLOXSEG7EI64_V)
DECLARE_INSN(vloxseg7ei8_v, MATCH_VLOXSEG7EI8_V, MASK_VLOXSEG7EI8_V)
DECLARE_INSN(vloxseg8ei16_v, MATCH_VLOXSEG8EI16_V, MASK_VLOXSEG8EI16_V)
DECLARE_INSN(vloxseg8ei32_v, MATCH_VLOXSEG8EI32_V, MASK_VLOXSEG8EI32_V)
DECLARE_INSN(vloxseg8ei64_v, MATCH_VLOXSEG8EI64_V, MASK_VLOXSEG8EI64_V)
DECLARE_INSN(vloxseg8ei8_v, MATCH_VLOXSEG8EI8_V, MASK_VLOXSEG8EI8_V)
DECLARE_INSN(vlse16_v, MATCH_VLSE16_V, MASK_VLSE16_V)
DECLARE_INSN(vlse32_v, MATCH_VLSE32_V, MASK_VLSE32_V)
DECLARE_INSN(vlse64_v, MATCH_VLSE64_V, MASK_VLSE64_V)
DECLARE_INSN(vlse8_v, MATCH_VLSE8_V, MASK_VLSE8_V)
DECLARE_INSN(vlseg2e16_v, MATCH_VLSEG2E16_V, MASK_VLSEG2E16_V)
DECLARE_INSN(vlseg2e16ff_v, MATCH_VLSEG2E16FF_V, MASK_VLSEG2E16FF_V)
DECLARE_INSN(vlseg2e32_v, MATCH_VLSEG2E32_V, MASK_VLSEG2E32_V)
DECLARE_INSN(vlseg2e32ff_v, MATCH_VLSEG2E32FF_V, MASK_VLSEG2E32FF_V)
DECLARE_INSN(vlseg2e64_v, MATCH_VLSEG2E64_V, MASK_VLSEG2E64_V)
DECLARE_INSN(vlseg2e64ff_v, MATCH_VLSEG2E64FF_V, MASK_VLSEG2E64FF_V)
DECLARE_INSN(vlseg2e8_v, MATCH_VLSEG2E8_V, MASK_VLSEG2E8_V)
DECLARE_INSN(vlseg2e8ff_v, MATCH_VLSEG2E8FF_V, MASK_VLSEG2E8FF_V)
DECLARE_INSN(vlseg3e16_v, MATCH_VLSEG3E16_V, MASK_VLSEG3E16_V)
DECLARE_INSN(vlseg3e16ff_v, MATCH_VLSEG3E16FF_V, MASK_VLSEG3E16FF_V)
DECLARE_INSN(vlseg3e32_v, MATCH_VLSEG3E32_V, MASK_VLSEG3E32_V)
DECLARE_INSN(vlseg3e32ff_v, MATCH_VLSEG3E32FF_V, MASK_VLSEG3E32FF_V)
DECLARE_INSN(vlseg3e64_v, MATCH_VLSEG3E64_V, MASK_VLSEG3E64_V)
DECLARE_INSN(vlseg3e64ff_v, MATCH_VLSEG3E64FF_V, MASK_VLSEG3E64FF_V)
DECLARE_INSN(vlseg3e8_v, MATCH_VLSEG3E8_V, MASK_VLSEG3E8_V)
DECLARE_INSN(vlseg3e8ff_v, MATCH_VLSEG3E8FF_V, MASK_VLSEG3E8FF_V)
DECLARE_INSN(vlseg4e16_v, MATCH_VLSEG4E16_V, MASK_VLSEG4E16_V)
DECLARE_INSN(vlseg4e16ff_v, MATCH_VLSEG4E16FF_V, MASK_VLSEG4E16FF_V)
DECLARE_INSN(vlseg4e32_v, MATCH_VLSEG4E32_V, MASK_VLSEG4E32_V)
DECLARE_INSN(vlseg4e32ff_v, MATCH_VLSEG4E32FF_V, MASK_VLSEG4E32FF_V)
DECLARE_INSN(vlseg4e64_v, MATCH_VLSEG4E64_V, MASK_VLSEG4E64_V)
DECLARE_INSN(vlseg4e64ff_v, MATCH_VLSEG4E64FF_V, MASK_VLSEG4E64FF_V)
DECLARE_INSN(vlseg4e8_v, MATCH_VLSEG4E8_V, MASK_VLSEG4E8_V)
DECLARE_INSN(vlseg4e8ff_v, MATCH_VLSEG4E8FF_V, MASK_VLSEG4E8FF_V)
DECLARE_INSN(vlseg5e16_v, MATCH_VLSEG5E16_V, MASK_VLSEG5E16_V)
DECLARE_INSN(vlseg5e16ff_v, MATCH_VLSEG5E16FF_V, MASK_VLSEG5E16FF_V)
DECLARE_INSN(vlseg5e32_v, MATCH_VLSEG5E32_V, MASK_VLSEG5E32_V)
DECLARE_INSN(vlseg5e32ff_v, MATCH_VLSEG5E32FF_V, MASK_VLSEG5E32FF_V)
DECLARE_INSN(vlseg5e64_v, MATCH_VLSEG5E64_V, MASK_VLSEG5E64_V)
DECLARE_INSN(vlseg5e64ff_v, MATCH_VLSEG5E64FF_V, MASK_VLSEG5E64FF_V)
DECLARE_INSN(vlseg5e8_v, MATCH_VLSEG5E8_V, MASK_VLSEG5E8_V)
DECLARE_INSN(vlseg5e8ff_v, MATCH_VLSEG5E8FF_V, MASK_VLSEG5E8FF_V)
DECLARE_INSN(vlseg6e16_v, MATCH_VLSEG6E16_V, MASK_VLSEG6E16_V)
DECLARE_INSN(vlseg6e16ff_v, MATCH_VLSEG6E16FF_V, MASK_VLSEG6E16FF_V)
DECLARE_INSN(vlseg6e32_v, MATCH_VLSEG6E32_V, MASK_VLSEG6E32_V)
DECLARE_INSN(vlseg6e32ff_v, MATCH_VLSEG6E32FF_V, MASK_VLSEG6E32FF_V)
DECLARE_INSN(vlseg6e64_v, MATCH_VLSEG6E64_V, MASK_VLSEG6E64_V)
DECLARE_INSN(vlseg6e64ff_v, MATCH_VLSEG6E64FF_V, MASK_VLSEG6E64FF_V)
DECLARE_INSN(vlseg6e8_v, MATCH_VLSEG6E8_V, MASK_VLSEG6E8_V)
DECLARE_INSN(vlseg6e8ff_v, MATCH_VLSEG6E8FF_V, MASK_VLSEG6E8FF_V)
DECLARE_INSN(vlseg7e16_v, MATCH_VLSEG7E16_V, MASK_VLSEG7E16_V)
DECLARE_INSN(vlseg7e16ff_v, MATCH_VLSEG7E16FF_V, MASK_VLSEG7E16FF_V)
DECLARE_INSN(vlseg7e32_v, MATCH_VLSEG7E32_V, MASK_VLSEG7E32_V)
DECLARE_INSN(vlseg7e32ff_v, MATCH_VLSEG7E32FF_V, MASK_VLSEG7E32FF_V)
DECLARE_INSN(vlseg7e64_v, MATCH_VLSEG7E64_V, MASK_VLSEG7E64_V)
DECLARE_INSN(vlseg7e64ff_v, MATCH_VLSEG7E64FF_V, MASK_VLSEG7E64FF_V)
DECLARE_INSN(vlseg7e8_v, MATCH_VLSEG7E8_V, MASK_VLSEG7E8_V)
DECLARE_INSN(vlseg7e8ff_v, MATCH_VLSEG7E8FF_V, MASK_VLSEG7E8FF_V)
DECLARE_INSN(vlseg8e16_v, MATCH_VLSEG8E16_V, MASK_VLSEG8E16_V)
DECLARE_INSN(vlseg8e16ff_v, MATCH_VLSEG8E16FF_V, MASK_VLSEG8E16FF_V)
DECLARE_INSN(vlseg8e32_v, MATCH_VLSEG8E32_V, MASK_VLSEG8E32_V)
DECLARE_INSN(vlseg8e32ff_v, MATCH_VLSEG8E32FF_V, MASK_VLSEG8E32FF_V)
DECLARE_INSN(vlseg8e64_v, MATCH_VLSEG8E64_V, MASK_VLSEG8E64_V)
DECLARE_INSN(vlseg8e64ff_v, MATCH_VLSEG8E64FF_V, MASK_VLSEG8E64FF_V)
DECLARE_INSN(vlseg8e8_v, MATCH_VLSEG8E8_V, MASK_VLSEG8E8_V)
DECLARE_INSN(vlseg8e8ff_v, MATCH_VLSEG8E8FF_V, MASK_VLSEG8E8FF_V)
DECLARE_INSN(vlsseg2e16_v, MATCH_VLSSEG2E16_V, MASK_VLSSEG2E16_V)
DECLARE_INSN(vlsseg2e32_v, MATCH_VLSSEG2E32_V, MASK_VLSSEG2E32_V)
DECLARE_INSN(vlsseg2e64_v, MATCH_VLSSEG2E64_V, MASK_VLSSEG2E64_V)
DECLARE_INSN(vlsseg2e8_v, MATCH_VLSSEG2E8_V, MASK_VLSSEG2E8_V)
DECLARE_INSN(vlsseg3e16_v, MATCH_VLSSEG3E16_V, MASK_VLSSEG3E16_V)
DECLARE_INSN(vlsseg3e32_v, MATCH_VLSSEG3E32_V, MASK_VLSSEG3E32_V)
DECLARE_INSN(vlsseg3e64_v, MATCH_VLSSEG3E64_V, MASK_VLSSEG3E64_V)
DECLARE_INSN(vlsseg3e8_v, MATCH_VLSSEG3E8_V, MASK_VLSSEG3E8_V)
DECLARE_INSN(vlsseg4e16_v, MATCH_VLSSEG4E16_V, MASK_VLSSEG4E16_V)
DECLARE_INSN(vlsseg4e32_v, MATCH_VLSSEG4E32_V, MASK_VLSSEG4E32_V)
DECLARE_INSN(vlsseg4e64_v, MATCH_VLSSEG4E64_V, MASK_VLSSEG4E64_V)
DECLARE_INSN(vlsseg4e8_v, MATCH_VLSSEG4E8_V, MASK_VLSSEG4E8_V)
DECLARE_INSN(vlsseg5e16_v, MATCH_VLSSEG5E16_V, MASK_VLSSEG5E16_V)
DECLARE_INSN(vlsseg5e32_v, MATCH_VLSSEG5E32_V, MASK_VLSSEG5E32_V)
DECLARE_INSN(vlsseg5e64_v, MATCH_VLSSEG5E64_V, MASK_VLSSEG5E64_V)
DECLARE_INSN(vlsseg5e8_v, MATCH_VLSSEG5E8_V, MASK_VLSSEG5E8_V)
DECLARE_INSN(vlsseg6e16_v, MATCH_VLSSEG6E16_V, MASK_VLSSEG6E16_V)
DECLARE_INSN(vlsseg6e32_v, MATCH_VLSSEG6E32_V, MASK_VLSSEG6E32_V)
DECLARE_INSN(vlsseg6e64_v, MATCH_VLSSEG6E64_V, MASK_VLSSEG6E64_V)
DECLARE_INSN(vlsseg6e8_v, MATCH_VLSSEG6E8_V, MASK_VLSSEG6E8_V)
DECLARE_INSN(vlsseg7e16_v, MATCH_VLSSEG7E16_V, MASK_VLSSEG7E16_V)
DECLARE_INSN(vlsseg7e32_v, MATCH_VLSSEG7E32_V, MASK_VLSSEG7E32_V)
DECLARE_INSN(vlsseg7e64_v, MATCH_VLSSEG7E64_V, MASK_VLSSEG7E64_V)
DECLARE_INSN(vlsseg7e8_v, MATCH_VLSSEG7E8_V, MASK_VLSSEG7E8_V)
DECLARE_INSN(vlsseg8e16_v, MATCH_VLSSEG8E16_V, MASK_VLSSEG8E16_V)
DECLARE_INSN(vlsseg8e32_v, MATCH_VLSSEG8E32_V, MASK_VLSSEG8E32_V)
DECLARE_INSN(vlsseg8e64_v, MATCH_VLSSEG8E64_V, MASK_VLSSEG8E64_V)
DECLARE_INSN(vlsseg8e8_v, MATCH_VLSSEG8E8_V, MASK_VLSSEG8E8_V)
DECLARE_INSN(vluxei16_v, MATCH_VLUXEI16_V, MASK_VLUXEI16_V)
DECLARE_INSN(vluxei32_v, MATCH_VLUXEI32_V, MASK_VLUXEI32_V)
DECLARE_INSN(vluxei64_v, MATCH_VLUXEI64_V, MASK_VLUXEI64_V)
DECLARE_INSN(vluxei8_v, MATCH_VLUXEI8_V, MASK_VLUXEI8_V)
DECLARE_INSN(vluxseg2ei16_v, MATCH_VLUXSEG2EI16_V, MASK_VLUXSEG2EI16_V)
DECLARE_INSN(vluxseg2ei32_v, MATCH_VLUXSEG2EI32_V, MASK_VLUXSEG2EI32_V)
DECLARE_INSN(vluxseg2ei64_v, MATCH_VLUXSEG2EI64_V, MASK_VLUXSEG2EI64_V)
DECLARE_INSN(vluxseg2ei8_v, MATCH_VLUXSEG2EI8_V, MASK_VLUXSEG2EI8_V)
DECLARE_INSN(vluxseg3ei16_v, MATCH_VLUXSEG3EI16_V, MASK_VLUXSEG3EI16_V)
DECLARE_INSN(vluxseg3ei32_v, MATCH_VLUXSEG3EI32_V, MASK_VLUXSEG3EI32_V)
DECLARE_INSN(vluxseg3ei64_v, MATCH_VLUXSEG3EI64_V, MASK_VLUXSEG3EI64_V)
DECLARE_INSN(vluxseg3ei8_v, MATCH_VLUXSEG3EI8_V, MASK_VLUXSEG3EI8_V)
DECLARE_INSN(vluxseg4ei16_v, MATCH_VLUXSEG4EI16_V, MASK_VLUXSEG4EI16_V)
DECLARE_INSN(vluxseg4ei32_v, MATCH_VLUXSEG4EI32_V, MASK_VLUXSEG4EI32_V)
DECLARE_INSN(vluxseg4ei64_v, MATCH_VLUXSEG4EI64_V, MASK_VLUXSEG4EI64_V)
DECLARE_INSN(vluxseg4ei8_v, MATCH_VLUXSEG4EI8_V, MASK_VLUXSEG4EI8_V)
DECLARE_INSN(vluxseg5ei16_v, MATCH_VLUXSEG5EI16_V, MASK_VLUXSEG5EI16_V)
DECLARE_INSN(vluxseg5ei32_v, MATCH_VLUXSEG5EI32_V, MASK_VLUXSEG5EI32_V)
DECLARE_INSN(vluxseg5ei64_v, MATCH_VLUXSEG5EI64_V, MASK_VLUXSEG5EI64_V)
DECLARE_INSN(vluxseg5ei8_v, MATCH_VLUXSEG5EI8_V, MASK_VLUXSEG5EI8_V)
DECLARE_INSN(vluxseg6ei16_v, MATCH_VLUXSEG6EI16_V, MASK_VLUXSEG6EI16_V)
DECLARE_INSN(vluxseg6ei32_v, MATCH_VLUXSEG6EI32_V, MASK_VLUXSEG6EI32_V)
DECLARE_INSN(vluxseg6ei64_v, MATCH_VLUXSEG6EI64_V, MASK_VLUXSEG6EI64_V)
DECLARE_INSN(vluxseg6ei8_v, MATCH_VLUXSEG6EI8_V, MASK_VLUXSEG6EI8_V)
DECLARE_INSN(vluxseg7ei16_v, MATCH_VLUXSEG7EI16_V, MASK_VLUXSEG7EI16_V)
DECLARE_INSN(vluxseg7ei32_v, MATCH_VLUXSEG7EI32_V, MASK_VLUXSEG7EI32_V)
DECLARE_INSN(vluxseg7ei64_v, MATCH_VLUXSEG7EI64_V, MASK_VLUXSEG7EI64_V)
DECLARE_INSN(vluxseg7ei8_v, MATCH_VLUXSEG7EI8_V, MASK_VLUXSEG7EI8_V)
DECLARE_INSN(vluxseg8ei16_v, MATCH_VLUXSEG8EI16_V, MASK_VLUXSEG8EI16_V)
DECLARE_INSN(vluxseg8ei32_v, MATCH_VLUXSEG8EI32_V, MASK_VLUXSEG8EI32_V)
DECLARE_INSN(vluxseg8ei64_v, MATCH_VLUXSEG8EI64_V, MASK_VLUXSEG8EI64_V)
DECLARE_INSN(vluxseg8ei8_v, MATCH_VLUXSEG8EI8_V, MASK_VLUXSEG8EI8_V)
DECLARE_INSN(vmacc_vv, MATCH_VMACC_VV, MASK_VMACC_VV)
DECLARE_INSN(vmacc_vx, MATCH_VMACC_VX, MASK_VMACC_VX)
DECLARE_INSN(vmadc_vi, MATCH_VMADC_VI, MASK_VMADC_VI)
DECLARE_INSN(vmadc_vim, MATCH_VMADC_VIM, MASK_VMADC_VIM)
DECLARE_INSN(vmadc_vv, MATCH_VMADC_VV, MASK_VMADC_VV)
DECLARE_INSN(vmadc_vvm, MATCH_VMADC_VVM, MASK_VMADC_VVM)
DECLARE_INSN(vmadc_vx, MATCH_VMADC_VX, MASK_VMADC_VX)
DECLARE_INSN(vmadc_vxm, MATCH_VMADC_VXM, MASK_VMADC_VXM)
DECLARE_INSN(vmadd_vv, MATCH_VMADD_VV, MASK_VMADD_VV)
DECLARE_INSN(vmadd_vx, MATCH_VMADD_VX, MASK_VMADD_VX)
DECLARE_INSN(vmand_mm, MATCH_VMAND_MM, MASK_VMAND_MM)
DECLARE_INSN(vmandn_mm, MATCH_VMANDN_MM, MASK_VMANDN_MM)
DECLARE_INSN(vmax_vv, MATCH_VMAX_VV, MASK_VMAX_VV)
DECLARE_INSN(vmax_vx, MATCH_VMAX_VX, MASK_VMAX_VX)
DECLARE_INSN(vmaxu_vv, MATCH_VMAXU_VV, MASK_VMAXU_VV)
DECLARE_INSN(vmaxu_vx, MATCH_VMAXU_VX, MASK_VMAXU_VX)
DECLARE_INSN(vmerge_vim, MATCH_VMERGE_VIM, MASK_VMERGE_VIM)
DECLARE_INSN(vmerge_vvm, MATCH_VMERGE_VVM, MASK_VMERGE_VVM)
DECLARE_INSN(vmerge_vxm, MATCH_VMERGE_VXM, MASK_VMERGE_VXM)
DECLARE_INSN(vmfeq_vf, MATCH_VMFEQ_VF, MASK_VMFEQ_VF)
DECLARE_INSN(vmfeq_vv, MATCH_VMFEQ_VV, MASK_VMFEQ_VV)
DECLARE_INSN(vmfge_vf, MATCH_VMFGE_VF, MASK_VMFGE_VF)
DECLARE_INSN(vmfgt_vf, MATCH_VMFGT_VF, MASK_VMFGT_VF)
DECLARE_INSN(vmfle_vf, MATCH_VMFLE_VF, MASK_VMFLE_VF)
DECLARE_INSN(vmfle_vv, MATCH_VMFLE_VV, MASK_VMFLE_VV)
DECLARE_INSN(vmflt_vf, MATCH_VMFLT_VF, MASK_VMFLT_VF)
DECLARE_INSN(vmflt_vv, MATCH_VMFLT_VV, MASK_VMFLT_VV)
DECLARE_INSN(vmfne_vf, MATCH_VMFNE_VF, MASK_VMFNE_VF)
DECLARE_INSN(vmfne_vv, MATCH_VMFNE_VV, MASK_VMFNE_VV)
DECLARE_INSN(vmin_vv, MATCH_VMIN_VV, MASK_VMIN_VV)
DECLARE_INSN(vmin_vx, MATCH_VMIN_VX, MASK_VMIN_VX)
DECLARE_INSN(vminu_vv, MATCH_VMINU_VV, MASK_VMINU_VV)
DECLARE_INSN(vminu_vx, MATCH_VMINU_VX, MASK_VMINU_VX)
DECLARE_INSN(vmnand_mm, MATCH_VMNAND_MM, MASK_VMNAND_MM)
DECLARE_INSN(vmnor_mm, MATCH_VMNOR_MM, MASK_VMNOR_MM)
DECLARE_INSN(vmor_mm, MATCH_VMOR_MM, MASK_VMOR_MM)
DECLARE_INSN(vmorn_mm, MATCH_VMORN_MM, MASK_VMORN_MM)
DECLARE_INSN(vmsbc_vv, MATCH_VMSBC_VV, MASK_VMSBC_VV)
DECLARE_INSN(vmsbc_vvm, MATCH_VMSBC_VVM, MASK_VMSBC_VVM)
DECLARE_INSN(vmsbc_vx, MATCH_VMSBC_VX, MASK_VMSBC_VX)
DECLARE_INSN(vmsbc_vxm, MATCH_VMSBC_VXM, MASK_VMSBC_VXM)
DECLARE_INSN(vmsbf_m, MATCH_VMSBF_M, MASK_VMSBF_M)
DECLARE_INSN(vmseq_vi, MATCH_VMSEQ_VI, MASK_VMSEQ_VI)
DECLARE_INSN(vmseq_vv, MATCH_VMSEQ_VV, MASK_VMSEQ_VV)
DECLARE_INSN(vmseq_vx, MATCH_VMSEQ_VX, MASK_VMSEQ_VX)
DECLARE_INSN(vmsgt_vi, MATCH_VMSGT_VI, MASK_VMSGT_VI)
DECLARE_INSN(vmsgt_vx, MATCH_VMSGT_VX, MASK_VMSGT_VX)
DECLARE_INSN(vmsgtu_vi, MATCH_VMSGTU_VI, MASK_VMSGTU_VI)
DECLARE_INSN(vmsgtu_vx, MATCH_VMSGTU_VX, MASK_VMSGTU_VX)
DECLARE_INSN(vmsif_m, MATCH_VMSIF_M, MASK_VMSIF_M)
DECLARE_INSN(vmsle_vi, MATCH_VMSLE_VI, MASK_VMSLE_VI)
DECLARE_INSN(vmsle_vv, MATCH_VMSLE_VV, MASK_VMSLE_VV)
DECLARE_INSN(vmsle_vx, MATCH_VMSLE_VX, MASK_VMSLE_VX)
DECLARE_INSN(vmsleu_vi, MATCH_VMSLEU_VI, MASK_VMSLEU_VI)
DECLARE_INSN(vmsleu_vv, MATCH_VMSLEU_VV, MASK_VMSLEU_VV)
DECLARE_INSN(vmsleu_vx, MATCH_VMSLEU_VX, MASK_VMSLEU_VX)
DECLARE_INSN(vmslt_vv, MATCH_VMSLT_VV, MASK_VMSLT_VV)
DECLARE_INSN(vmslt_vx, MATCH_VMSLT_VX, MASK_VMSLT_VX)
DECLARE_INSN(vmsltu_vv, MATCH_VMSLTU_VV, MASK_VMSLTU_VV)
DECLARE_INSN(vmsltu_vx, MATCH_VMSLTU_VX, MASK_VMSLTU_VX)
DECLARE_INSN(vmsne_vi, MATCH_VMSNE_VI, MASK_VMSNE_VI)
DECLARE_INSN(vmsne_vv, MATCH_VMSNE_VV, MASK_VMSNE_VV)
DECLARE_INSN(vmsne_vx, MATCH_VMSNE_VX, MASK_VMSNE_VX)
DECLARE_INSN(vmsof_m, MATCH_VMSOF_M, MASK_VMSOF_M)
DECLARE_INSN(vmul_vv, MATCH_VMUL_VV, MASK_VMUL_VV)
DECLARE_INSN(vmul_vx, MATCH_VMUL_VX, MASK_VMUL_VX)
DECLARE_INSN(vmulh_vv, MATCH_VMULH_VV, MASK_VMULH_VV)
DECLARE_INSN(vmulh_vx, MATCH_VMULH_VX, MASK_VMULH_VX)
DECLARE_INSN(vmulhsu_vv, MATCH_VMULHSU_VV, MASK_VMULHSU_VV)
DECLARE_INSN(vmulhsu_vx, MATCH_VMULHSU_VX, MASK_VMULHSU_VX)
DECLARE_INSN(vmulhu_vv, MATCH_VMULHU_VV, MASK_VMULHU_VV)
DECLARE_INSN(vmulhu_vx, MATCH_VMULHU_VX, MASK_VMULHU_VX)
DECLARE_INSN(vmv_s_x, MATCH_VMV_S_X, MASK_VMV_S_X)
DECLARE_INSN(vmv_v_i, MATCH_VMV_V_I, MASK_VMV_V_I)
DECLARE_INSN(vmv_v_v, MATCH_VMV_V_V, MASK_VMV_V_V)
DECLARE_INSN(vmv_v_x, MATCH_VMV_V_X, MASK_VMV_V_X)
DECLARE_INSN(vmv_x_s, MATCH_VMV_X_S, MASK_VMV_X_S)
DECLARE_INSN(vmv1r_v, MATCH_VMV1R_V, MASK_VMV1R_V)
DECLARE_INSN(vmv2r_v, MATCH_VMV2R_V, MASK_VMV2R_V)
DECLARE_INSN(vmv4r_v, MATCH_VMV4R_V, MASK_VMV4R_V)
DECLARE_INSN(vmv8r_v, MATCH_VMV8R_V, MASK_VMV8R_V)
DECLARE_INSN(vmxnor_mm, MATCH_VMXNOR_MM, MASK_VMXNOR_MM)
DECLARE_INSN(vmxor_mm, MATCH_VMXOR_MM, MASK_VMXOR_MM)
DECLARE_INSN(vnclip_wi, MATCH_VNCLIP_WI, MASK_VNCLIP_WI)
DECLARE_INSN(vnclip_wv, MATCH_VNCLIP_WV, MASK_VNCLIP_WV)
DECLARE_INSN(vnclip_wx, MATCH_VNCLIP_WX, MASK_VNCLIP_WX)
DECLARE_INSN(vnclipu_wi, MATCH_VNCLIPU_WI, MASK_VNCLIPU_WI)
DECLARE_INSN(vnclipu_wv, MATCH_VNCLIPU_WV, MASK_VNCLIPU_WV)
DECLARE_INSN(vnclipu_wx, MATCH_VNCLIPU_WX, MASK_VNCLIPU_WX)
DECLARE_INSN(vnmsac_vv, MATCH_VNMSAC_VV, MASK_VNMSAC_VV)
DECLARE_INSN(vnmsac_vx, MATCH_VNMSAC_VX, MASK_VNMSAC_VX)
DECLARE_INSN(vnmsub_vv, MATCH_VNMSUB_VV, MASK_VNMSUB_VV)
DECLARE_INSN(vnmsub_vx, MATCH_VNMSUB_VX, MASK_VNMSUB_VX)
DECLARE_INSN(vnsra_wi, MATCH_VNSRA_WI, MASK_VNSRA_WI)
DECLARE_INSN(vnsra_wv, MATCH_VNSRA_WV, MASK_VNSRA_WV)
DECLARE_INSN(vnsra_wx, MATCH_VNSRA_WX, MASK_VNSRA_WX)
DECLARE_INSN(vnsrl_wi, MATCH_VNSRL_WI, MASK_VNSRL_WI)
DECLARE_INSN(vnsrl_wv, MATCH_VNSRL_WV, MASK_VNSRL_WV)
DECLARE_INSN(vnsrl_wx, MATCH_VNSRL_WX, MASK_VNSRL_WX)
DECLARE_INSN(vor_vi, MATCH_VOR_VI, MASK_VOR_VI)
DECLARE_INSN(vor_vv, MATCH_VOR_VV, MASK_VOR_VV)
DECLARE_INSN(vor_vx, MATCH_VOR_VX, MASK_VOR_VX)
DECLARE_INSN(vredand_vs, MATCH_VREDAND_VS, MASK_VREDAND_VS)
DECLARE_INSN(vredmax_vs, MATCH_VREDMAX_VS, MASK_VREDMAX_VS)
DECLARE_INSN(vredmaxu_vs, MATCH_VREDMAXU_VS, MASK_VREDMAXU_VS)
DECLARE_INSN(vredmin_vs, MATCH_VREDMIN_VS, MASK_VREDMIN_VS)
DECLARE_INSN(vredminu_vs, MATCH_VREDMINU_VS, MASK_VREDMINU_VS)
DECLARE_INSN(vredor_vs, MATCH_VREDOR_VS, MASK_VREDOR_VS)
DECLARE_INSN(vredsum_vs, MATCH_VREDSUM_VS, MASK_VREDSUM_VS)
DECLARE_INSN(vredxor_vs, MATCH_VREDXOR_VS, MASK_VREDXOR_VS)
DECLARE_INSN(vrem_vv, MATCH_VREM_VV, MASK_VREM_VV)
DECLARE_INSN(vrem_vx, MATCH_VREM_VX, MASK_VREM_VX)
DECLARE_INSN(vremu_vv, MATCH_VREMU_VV, MASK_VREMU_VV)
DECLARE_INSN(vremu_vx, MATCH_VREMU_VX, MASK_VREMU_VX)
DECLARE_INSN(vrev8_v, MATCH_VREV8_V, MASK_VREV8_V)
DECLARE_INSN(vrgather_vi, MATCH_VRGATHER_VI, MASK_VRGATHER_VI)
DECLARE_INSN(vrgather_vv, MATCH_VRGATHER_VV, MASK_VRGATHER_VV)
DECLARE_INSN(vrgather_vx, MATCH_VRGATHER_VX, MASK_VRGATHER_VX)
DECLARE_INSN(vrgatherei16_vv, MATCH_VRGATHEREI16_VV, MASK_VRGATHEREI16_VV)
DECLARE_INSN(vrol_vv, MATCH_VROL_VV, MASK_VROL_VV)
DECLARE_INSN(vrol_vx, MATCH_VROL_VX, MASK_VROL_VX)
DECLARE_INSN(vror_vi, MATCH_VROR_VI, MASK_VROR_VI)
DECLARE_INSN(vror_vv, MATCH_VROR_VV, MASK_VROR_VV)
DECLARE_INSN(vror_vx, MATCH_VROR_VX, MASK_VROR_VX)
DECLARE_INSN(vrsub_vi, MATCH_VRSUB_VI, MASK_VRSUB_VI)
DECLARE_INSN(vrsub_vx, MATCH_VRSUB_VX, MASK_VRSUB_VX)
DECLARE_INSN(vs1r_v, MATCH_VS1R_V, MASK_VS1R_V)
DECLARE_INSN(vs2r_v, MATCH_VS2R_V, MASK_VS2R_V)
DECLARE_INSN(vs4r_v, MATCH_VS4R_V, MASK_VS4R_V)
DECLARE_INSN(vs8r_v, MATCH_VS8R_V, MASK_VS8R_V)
DECLARE_INSN(vsadd_vi, MATCH_VSADD_VI, MASK_VSADD_VI)
DECLARE_INSN(vsadd_vv, MATCH_VSADD_VV, MASK_VSADD_VV)
DECLARE_INSN(vsadd_vx, MATCH_VSADD_VX, MASK_VSADD_VX)
DECLARE_INSN(vsaddu_vi, MATCH_VSADDU_VI, MASK_VSADDU_VI)
DECLARE_INSN(vsaddu_vv, MATCH_VSADDU_VV, MASK_VSADDU_VV)
DECLARE_INSN(vsaddu_vx, MATCH_VSADDU_VX, MASK_VSADDU_VX)
DECLARE_INSN(vsbc_vvm, MATCH_VSBC_VVM, MASK_VSBC_VVM)
DECLARE_INSN(vsbc_vxm, MATCH_VSBC_VXM, MASK_VSBC_VXM)
DECLARE_INSN(vse16_v, MATCH_VSE16_V, MASK_VSE16_V)
DECLARE_INSN(vse32_v, MATCH_VSE32_V, MASK_VSE32_V)
DECLARE_INSN(vse64_v, MATCH_VSE64_V, MASK_VSE64_V)
DECLARE_INSN(vse8_v, MATCH_VSE8_V, MASK_VSE8_V)
DECLARE_INSN(vsetivli, MATCH_VSETIVLI, MASK_VSETIVLI)
DECLARE_INSN(vsetvl, MATCH_VSETVL, MASK_VSETVL)
DECLARE_INSN(vsetvli, MATCH_VSETVLI, MASK_VSETVLI)
DECLARE_INSN(vsext_vf2, MATCH_VSEXT_VF2, MASK_VSEXT_VF2)
DECLARE_INSN(vsext_vf4, MATCH_VSEXT_VF4, MASK_VSEXT_VF4)
DECLARE_INSN(vsext_vf8, MATCH_VSEXT_VF8, MASK_VSEXT_VF8)
DECLARE_INSN(vsha2ch_vv, MATCH_VSHA2CH_VV, MASK_VSHA2CH_VV)
DECLARE_INSN(vsha2cl_vv, MATCH_VSHA2CL_VV, MASK_VSHA2CL_VV)
DECLARE_INSN(vsha2ms_vv, MATCH_VSHA2MS_VV, MASK_VSHA2MS_VV)
DECLARE_INSN(vslide1down_vx, MATCH_VSLIDE1DOWN_VX, MASK_VSLIDE1DOWN_VX)
DECLARE_INSN(vslide1up_vx, MATCH_VSLIDE1UP_VX, MASK_VSLIDE1UP_VX)
DECLARE_INSN(vslidedown_vi, MATCH_VSLIDEDOWN_VI, MASK_VSLIDEDOWN_VI)
DECLARE_INSN(vslidedown_vx, MATCH_VSLIDEDOWN_VX, MASK_VSLIDEDOWN_VX)
DECLARE_INSN(vslideup_vi, MATCH_VSLIDEUP_VI, MASK_VSLIDEUP_VI)
DECLARE_INSN(vslideup_vx, MATCH_VSLIDEUP_VX, MASK_VSLIDEUP_VX)
DECLARE_INSN(vsll_vi, MATCH_VSLL_VI, MASK_VSLL_VI)
DECLARE_INSN(vsll_vv, MATCH_VSLL_VV, MASK_VSLL_VV)
DECLARE_INSN(vsll_vx, MATCH_VSLL_VX, MASK_VSLL_VX)
DECLARE_INSN(vsm_v, MATCH_VSM_V, MASK_VSM_V)
DECLARE_INSN(vsm3c_vi, MATCH_VSM3C_VI, MASK_VSM3C_VI)
DECLARE_INSN(vsm3me_vv, MATCH_VSM3ME_VV, MASK_VSM3ME_VV)
DECLARE_INSN(vsm4k_vi, MATCH_VSM4K_VI, MASK_VSM4K_VI)
DECLARE_INSN(vsm4r_vs, MATCH_VSM4R_VS, MASK_VSM4R_VS)
DECLARE_INSN(vsm4r_vv, MATCH_VSM4R_VV, MASK_VSM4R_VV)
DECLARE_INSN(vsmul_vv, MATCH_VSMUL_VV, MASK_VSMUL_VV)
DECLARE_INSN(vsmul_vx, MATCH_VSMUL_VX, MASK_VSMUL_VX)
DECLARE_INSN(vsoxei16_v, MATCH_VSOXEI16_V, MASK_VSOXEI16_V)
DECLARE_INSN(vsoxei32_v, MATCH_VSOXEI32_V, MASK_VSOXEI32_V)
DECLARE_INSN(vsoxei64_v, MATCH_VSOXEI64_V, MASK_VSOXEI64_V)
DECLARE_INSN(vsoxei8_v, MATCH_VSOXEI8_V, MASK_VSOXEI8_V)
DECLARE_INSN(vsoxseg2ei16_v, MATCH_VSOXSEG2EI16_V, MASK_VSOXSEG2EI16_V)
DECLARE_INSN(vsoxseg2ei32_v, MATCH_VSOXSEG2EI32_V, MASK_VSOXSEG2EI32_V)
DECLARE_INSN(vsoxseg2ei64_v, MATCH_VSOXSEG2EI64_V, MASK_VSOXSEG2EI64_V)
DECLARE_INSN(vsoxseg2ei8_v, MATCH_VSOXSEG2EI8_V, MASK_VSOXSEG2EI8_V)
DECLARE_INSN(vsoxseg3ei16_v, MATCH_VSOXSEG3EI16_V, MASK_VSOXSEG3EI16_V)
DECLARE_INSN(vsoxseg3ei32_v, MATCH_VSOXSEG3EI32_V, MASK_VSOXSEG3EI32_V)
DECLARE_INSN(vsoxseg3ei64_v, MATCH_VSOXSEG3EI64_V, MASK_VSOXSEG3EI64_V)
DECLARE_INSN(vsoxseg3ei8_v, MATCH_VSOXSEG3EI8_V, MASK_VSOXSEG3EI8_V)
DECLARE_INSN(vsoxseg4ei16_v, MATCH_VSOXSEG4EI16_V, MASK_VSOXSEG4EI16_V)
DECLARE_INSN(vsoxseg4ei32_v, MATCH_VSOXSEG4EI32_V, MASK_VSOXSEG4EI32_V)
DECLARE_INSN(vsoxseg4ei64_v, MATCH_VSOXSEG4EI64_V, MASK_VSOXSEG4EI64_V)
DECLARE_INSN(vsoxseg4ei8_v, MATCH_VSOXSEG4EI8_V, MASK_VSOXSEG4EI8_V)
DECLARE_INSN(vsoxseg5ei16_v, MATCH_VSOXSEG5EI16_V, MASK_VSOXSEG5EI16_V)
DECLARE_INSN(vsoxseg5ei32_v, MATCH_VSOXSEG5EI32_V, MASK_VSOXSEG5EI32_V)
DECLARE_INSN(vsoxseg5ei64_v, MATCH_VSOXSEG5EI64_V, MASK_VSOXSEG5EI64_V)
DECLARE_INSN(vsoxseg5ei8_v, MATCH_VSOXSEG5EI8_V, MASK_VSOXSEG5EI8_V)
DECLARE_INSN(vsoxseg6ei16_v, MATCH_VSOXSEG6EI16_V, MASK_VSOXSEG6EI16_V)
DECLARE_INSN(vsoxseg6ei32_v, MATCH_VSOXSEG6EI32_V, MASK_VSOXSEG6EI32_V)
DECLARE_INSN(vsoxseg6ei64_v, MATCH_VSOXSEG6EI64_V, MASK_VSOXSEG6EI64_V)
DECLARE_INSN(vsoxseg6ei8_v, MATCH_VSOXSEG6EI8_V, MASK_VSOXSEG6EI8_V)
DECLARE_INSN(vsoxseg7ei16_v, MATCH_VSOXSEG7EI16_V, MASK_VSOXSEG7EI16_V)
DECLARE_INSN(vsoxseg7ei32_v, MATCH_VSOXSEG7EI32_V, MASK_VSOXSEG7EI32_V)
DECLARE_INSN(vsoxseg7ei64_v, MATCH_VSOXSEG7EI64_V, MASK_VSOXSEG7EI64_V)
DECLARE_INSN(vsoxseg7ei8_v, MATCH_VSOXSEG7EI8_V, MASK_VSOXSEG7EI8_V)
DECLARE_INSN(vsoxseg8ei16_v, MATCH_VSOXSEG8EI16_V, MASK_VSOXSEG8EI16_V)
DECLARE_INSN(vsoxseg8ei32_v, MATCH_VSOXSEG8EI32_V, MASK_VSOXSEG8EI32_V)
DECLARE_INSN(vsoxseg8ei64_v, MATCH_VSOXSEG8EI64_V, MASK_VSOXSEG8EI64_V)
DECLARE_INSN(vsoxseg8ei8_v, MATCH_VSOXSEG8EI8_V, MASK_VSOXSEG8EI8_V)
DECLARE_INSN(vsra_vi, MATCH_VSRA_VI, MASK_VSRA_VI)
DECLARE_INSN(vsra_vv, MATCH_VSRA_VV, MASK_VSRA_VV)
DECLARE_INSN(vsra_vx, MATCH_VSRA_VX, MASK_VSRA_VX)
DECLARE_INSN(vsrl_vi, MATCH_VSRL_VI, MASK_VSRL_VI)
DECLARE_INSN(vsrl_vv, MATCH_VSRL_VV, MASK_VSRL_VV)
DECLARE_INSN(vsrl_vx, MATCH_VSRL_VX, MASK_VSRL_VX)
DECLARE_INSN(vsse16_v, MATCH_VSSE16_V, MASK_VSSE16_V)
DECLARE_INSN(vsse32_v, MATCH_VSSE32_V, MASK_VSSE32_V)
DECLARE_INSN(vsse64_v, MATCH_VSSE64_V, MASK_VSSE64_V)
DECLARE_INSN(vsse8_v, MATCH_VSSE8_V, MASK_VSSE8_V)
DECLARE_INSN(vsseg2e16_v, MATCH_VSSEG2E16_V, MASK_VSSEG2E16_V)
DECLARE_INSN(vsseg2e32_v, MATCH_VSSEG2E32_V, MASK_VSSEG2E32_V)
DECLARE_INSN(vsseg2e64_v, MATCH_VSSEG2E64_V, MASK_VSSEG2E64_V)
DECLARE_INSN(vsseg2e8_v, MATCH_VSSEG2E8_V, MASK_VSSEG2E8_V)
DECLARE_INSN(vsseg3e16_v, MATCH_VSSEG3E16_V, MASK_VSSEG3E16_V)
DECLARE_INSN(vsseg3e32_v, MATCH_VSSEG3E32_V, MASK_VSSEG3E32_V)
DECLARE_INSN(vsseg3e64_v, MATCH_VSSEG3E64_V, MASK_VSSEG3E64_V)
DECLARE_INSN(vsseg3e8_v, MATCH_VSSEG3E8_V, MASK_VSSEG3E8_V)
DECLARE_INSN(vsseg4e16_v, MATCH_VSSEG4E16_V, MASK_VSSEG4E16_V)
DECLARE_INSN(vsseg4e32_v, MATCH_VSSEG4E32_V, MASK_VSSEG4E32_V)
DECLARE_INSN(vsseg4e64_v, MATCH_VSSEG4E64_V, MASK_VSSEG4E64_V)
DECLARE_INSN(vsseg4e8_v, MATCH_VSSEG4E8_V, MASK_VSSEG4E8_V)
DECLARE_INSN(vsseg5e16_v, MATCH_VSSEG5E16_V, MASK_VSSEG5E16_V)
DECLARE_INSN(vsseg5e32_v, MATCH_VSSEG5E32_V, MASK_VSSEG5E32_V)
DECLARE_INSN(vsseg5e64_v, MATCH_VSSEG5E64_V, MASK_VSSEG5E64_V)
DECLARE_INSN(vsseg5e8_v, MATCH_VSSEG5E8_V, MASK_VSSEG5E8_V)
DECLARE_INSN(vsseg6e16_v, MATCH_VSSEG6E16_V, MASK_VSSEG6E16_V)
DECLARE_INSN(vsseg6e32_v, MATCH_VSSEG6E32_V, MASK_VSSEG6E32_V)
DECLARE_INSN(vsseg6e64_v, MATCH_VSSEG6E64_V, MASK_VSSEG6E64_V)
DECLARE_INSN(vsseg6e8_v, MATCH_VSSEG6E8_V, MASK_VSSEG6E8_V)
DECLARE_INSN(vsseg7e16_v, MATCH_VSSEG7E16_V, MASK_VSSEG7E16_V)
DECLARE_INSN(vsseg7e32_v, MATCH_VSSEG7E32_V, MASK_VSSEG7E32_V)
DECLARE_INSN(vsseg7e64_v, MATCH_VSSEG7E64_V, MASK_VSSEG7E64_V)
DECLARE_INSN(vsseg7e8_v, MATCH_VSSEG7E8_V, MASK_VSSEG7E8_V)
DECLARE_INSN(vsseg8e16_v, MATCH_VSSEG8E16_V, MASK_VSSEG8E16_V)
DECLARE_INSN(vsseg8e32_v, MATCH_VSSEG8E32_V, MASK_VSSEG8E32_V)
DECLARE_INSN(vsseg8e64_v, MATCH_VSSEG8E64_V, MASK_VSSEG8E64_V)
DECLARE_INSN(vsseg8e8_v, MATCH_VSSEG8E8_V, MASK_VSSEG8E8_V)
DECLARE_INSN(vssra_vi, MATCH_VSSRA_VI, MASK_VSSRA_VI)
DECLARE_INSN(vssra_vv, MATCH_VSSRA_VV, MASK_VSSRA_VV)
DECLARE_INSN(vssra_vx, MATCH_VSSRA_VX, MASK_VSSRA_VX)
DECLARE_INSN(vssrl_vi, MATCH_VSSRL_VI, MASK_VSSRL_VI)
DECLARE_INSN(vssrl_vv, MATCH_VSSRL_VV, MASK_VSSRL_VV)
DECLARE_INSN(vssrl_vx, MATCH_VSSRL_VX, MASK_VSSRL_VX)
DECLARE_INSN(vssseg2e16_v, MATCH_VSSSEG2E16_V, MASK_VSSSEG2E16_V)
DECLARE_INSN(vssseg2e32_v, MATCH_VSSSEG2E32_V, MASK_VSSSEG2E32_V)
DECLARE_INSN(vssseg2e64_v, MATCH_VSSSEG2E64_V, MASK_VSSSEG2E64_V)
DECLARE_INSN(vssseg2e8_v, MATCH_VSSSEG2E8_V, MASK_VSSSEG2E8_V)
DECLARE_INSN(vssseg3e16_v, MATCH_VSSSEG3E16_V, MASK_VSSSEG3E16_V)
DECLARE_INSN(vssseg3e32_v, MATCH_VSSSEG3E32_V, MASK_VSSSEG3E32_V)
DECLARE_INSN(vssseg3e64_v, MATCH_VSSSEG3E64_V, MASK_VSSSEG3E64_V)
DECLARE_INSN(vssseg3e8_v, MATCH_VSSSEG3E8_V, MASK_VSSSEG3E8_V)
DECLARE_INSN(vssseg4e16_v, MATCH_VSSSEG4E16_V, MASK_VSSSEG4E16_V)
DECLARE_INSN(vssseg4e32_v, MATCH_VSSSEG4E32_V, MASK_VSSSEG4E32_V)
DECLARE_INSN(vssseg4e64_v, MATCH_VSSSEG4E64_V, MASK_VSSSEG4E64_V)
DECLARE_INSN(vssseg4e8_v, MATCH_VSSSEG4E8_V, MASK_VSSSEG4E8_V)
DECLARE_INSN(vssseg5e16_v, MATCH_VSSSEG5E16_V, MASK_VSSSEG5E16_V)
DECLARE_INSN(vssseg5e32_v, MATCH_VSSSEG5E32_V, MASK_VSSSEG5E32_V)
DECLARE_INSN(vssseg5e64_v, MATCH_VSSSEG5E64_V, MASK_VSSSEG5E64_V)
DECLARE_INSN(vssseg5e8_v, MATCH_VSSSEG5E8_V, MASK_VSSSEG5E8_V)
DECLARE_INSN(vssseg6e16_v, MATCH_VSSSEG6E16_V, MASK_VSSSEG6E16_V)
DECLARE_INSN(vssseg6e32_v, MATCH_VSSSEG6E32_V, MASK_VSSSEG6E32_V)
DECLARE_INSN(vssseg6e64_v, MATCH_VSSSEG6E64_V, MASK_VSSSEG6E64_V)
DECLARE_INSN(vssseg6e8_v, MATCH_VSSSEG6E8_V, MASK_VSSSEG6E8_V)
DECLARE_INSN(vssseg7e16_v, MATCH_VSSSEG7E16_V, MASK_VSSSEG7E16_V)
DECLARE_INSN(vssseg7e32_v, MATCH_VSSSEG7E32_V, MASK_VSSSEG7E32_V)
DECLARE_INSN(vssseg7e64_v, MATCH_VSSSEG7E64_V, MASK_VSSSEG7E64_V)
DECLARE_INSN(vssseg7e8_v, MATCH_VSSSEG7E8_V, MASK_VSSSEG7E8_V)
DECLARE_INSN(vssseg8e16_v, MATCH_VSSSEG8E16_V, MASK_VSSSEG8E16_V)
DECLARE_INSN(vssseg8e32_v, MATCH_VSSSEG8E32_V, MASK_VSSSEG8E32_V)
DECLARE_INSN(vssseg8e64_v, MATCH_VSSSEG8E64_V, MASK_VSSSEG8E64_V)
DECLARE_INSN(vssseg8e8_v, MATCH_VSSSEG8E8_V, MASK_VSSSEG8E8_V)
DECLARE_INSN(vssub_vv, MATCH_VSSUB_VV, MASK_VSSUB_VV)
DECLARE_INSN(vssub_vx, MATCH_VSSUB_VX, MASK_VSSUB_VX)
DECLARE_INSN(vssubu_vv, MATCH_VSSUBU_VV, MASK_VSSUBU_VV)
DECLARE_INSN(vssubu_vx, MATCH_VSSUBU_VX, MASK_VSSUBU_VX)
DECLARE_INSN(vsub_vv, MATCH_VSUB_VV, MASK_VSUB_VV)
DECLARE_INSN(vsub_vx, MATCH_VSUB_VX, MASK_VSUB_VX)
DECLARE_INSN(vsuxei16_v, MATCH_VSUXEI16_V, MASK_VSUXEI16_V)
DECLARE_INSN(vsuxei32_v, MATCH_VSUXEI32_V, MASK_VSUXEI32_V)
DECLARE_INSN(vsuxei64_v, MATCH_VSUXEI64_V, MASK_VSUXEI64_V)
DECLARE_INSN(vsuxei8_v, MATCH_VSUXEI8_V, MASK_VSUXEI8_V)
DECLARE_INSN(vsuxseg2ei16_v, MATCH_VSUXSEG2EI16_V, MASK_VSUXSEG2EI16_V)
DECLARE_INSN(vsuxseg2ei32_v, MATCH_VSUXSEG2EI32_V, MASK_VSUXSEG2EI32_V)
DECLARE_INSN(vsuxseg2ei64_v, MATCH_VSUXSEG2EI64_V, MASK_VSUXSEG2EI64_V)
DECLARE_INSN(vsuxseg2ei8_v, MATCH_VSUXSEG2EI8_V, MASK_VSUXSEG2EI8_V)
DECLARE_INSN(vsuxseg3ei16_v, MATCH_VSUXSEG3EI16_V, MASK_VSUXSEG3EI16_V)
DECLARE_INSN(vsuxseg3ei32_v, MATCH_VSUXSEG3EI32_V, MASK_VSUXSEG3EI32_V)
DECLARE_INSN(vsuxseg3ei64_v, MATCH_VSUXSEG3EI64_V, MASK_VSUXSEG3EI64_V)
DECLARE_INSN(vsuxseg3ei8_v, MATCH_VSUXSEG3EI8_V, MASK_VSUXSEG3EI8_V)
DECLARE_INSN(vsuxseg4ei16_v, MATCH_VSUXSEG4EI16_V, MASK_VSUXSEG4EI16_V)
DECLARE_INSN(vsuxseg4ei32_v, MATCH_VSUXSEG4EI32_V, MASK_VSUXSEG4EI32_V)
DECLARE_INSN(vsuxseg4ei64_v, MATCH_VSUXSEG4EI64_V, MASK_VSUXSEG4EI64_V)
DECLARE_INSN(vsuxseg4ei8_v, MATCH_VSUXSEG4EI8_V, MASK_VSUXSEG4EI8_V)
DECLARE_INSN(vsuxseg5ei16_v, MATCH_VSUXSEG5EI16_V, MASK_VSUXSEG5EI16_V)
DECLARE_INSN(vsuxseg5ei32_v, MATCH_VSUXSEG5EI32_V, MASK_VSUXSEG5EI32_V)
DECLARE_INSN(vsuxseg5ei64_v, MATCH_VSUXSEG5EI64_V, MASK_VSUXSEG5EI64_V)
DECLARE_INSN(vsuxseg5ei8_v, MATCH_VSUXSEG5EI8_V, MASK_VSUXSEG5EI8_V)
DECLARE_INSN(vsuxseg6ei16_v, MATCH_VSUXSEG6EI16_V, MASK_VSUXSEG6EI16_V)
DECLARE_INSN(vsuxseg6ei32_v, MATCH_VSUXSEG6EI32_V, MASK_VSUXSEG6EI32_V)
DECLARE_INSN(vsuxseg6ei64_v, MATCH_VSUXSEG6EI64_V, MASK_VSUXSEG6EI64_V)
DECLARE_INSN(vsuxseg6ei8_v, MATCH_VSUXSEG6EI8_V, MASK_VSUXSEG6EI8_V)
DECLARE_INSN(vsuxseg7ei16_v, MATCH_VSUXSEG7EI16_V, MASK_VSUXSEG7EI16_V)
DECLARE_INSN(vsuxseg7ei32_v, MATCH_VSUXSEG7EI32_V, MASK_VSUXSEG7EI32_V)
DECLARE_INSN(vsuxseg7ei64_v, MATCH_VSUXSEG7EI64_V, MASK_VSUXSEG7EI64_V)
DECLARE_INSN(vsuxseg7ei8_v, MATCH_VSUXSEG7EI8_V, MASK_VSUXSEG7EI8_V)
DECLARE_INSN(vsuxseg8ei16_v, MATCH_VSUXSEG8EI16_V, MASK_VSUXSEG8EI16_V)
DECLARE_INSN(vsuxseg8ei32_v, MATCH_VSUXSEG8EI32_V, MASK_VSUXSEG8EI32_V)
DECLARE_INSN(vsuxseg8ei64_v, MATCH_VSUXSEG8EI64_V, MASK_VSUXSEG8EI64_V)
DECLARE_INSN(vsuxseg8ei8_v, MATCH_VSUXSEG8EI8_V, MASK_VSUXSEG8EI8_V)
DECLARE_INSN(vwadd_vv, MATCH_VWADD_VV, MASK_VWADD_VV)
DECLARE_INSN(vwadd_vx, MATCH_VWADD_VX, MASK_VWADD_VX)
DECLARE_INSN(vwadd_wv, MATCH_VWADD_WV, MASK_VWADD_WV)
DECLARE_INSN(vwadd_wx, MATCH_VWADD_WX, MASK_VWADD_WX)
DECLARE_INSN(vwaddu_vv, MATCH_VWADDU_VV, MASK_VWADDU_VV)
DECLARE_INSN(vwaddu_vx, MATCH_VWADDU_VX, MASK_VWADDU_VX)
DECLARE_INSN(vwaddu_wv, MATCH_VWADDU_WV, MASK_VWADDU_WV)
DECLARE_INSN(vwaddu_wx, MATCH_VWADDU_WX, MASK_VWADDU_WX)
DECLARE_INSN(vwmacc_vv, MATCH_VWMACC_VV, MASK_VWMACC_VV)
DECLARE_INSN(vwmacc_vx, MATCH_VWMACC_VX, MASK_VWMACC_VX)
DECLARE_INSN(vwmaccsu_vv, MATCH_VWMACCSU_VV, MASK_VWMACCSU_VV)
DECLARE_INSN(vwmaccsu_vx, MATCH_VWMACCSU_VX, MASK_VWMACCSU_VX)
DECLARE_INSN(vwmaccu_vv, MATCH_VWMACCU_VV, MASK_VWMACCU_VV)
DECLARE_INSN(vwmaccu_vx, MATCH_VWMACCU_VX, MASK_VWMACCU_VX)
DECLARE_INSN(vwmaccus_vx, MATCH_VWMACCUS_VX, MASK_VWMACCUS_VX)
DECLARE_INSN(vwmul_vv, MATCH_VWMUL_VV, MASK_VWMUL_VV)
DECLARE_INSN(vwmul_vx, MATCH_VWMUL_VX, MASK_VWMUL_VX)
DECLARE_INSN(vwmulsu_vv, MATCH_VWMULSU_VV, MASK_VWMULSU_VV)
DECLARE_INSN(vwmulsu_vx, MATCH_VWMULSU_VX, MASK_VWMULSU_VX)
DECLARE_INSN(vwmulu_vv, MATCH_VWMULU_VV, MASK_VWMULU_VV)
DECLARE_INSN(vwmulu_vx, MATCH_VWMULU_VX, MASK_VWMULU_VX)
DECLARE_INSN(vwredsum_vs, MATCH_VWREDSUM_VS, MASK_VWREDSUM_VS)
DECLARE_INSN(vwredsumu_vs, MATCH_VWREDSUMU_VS, MASK_VWREDSUMU_VS)
DECLARE_INSN(vwsll_vi, MATCH_VWSLL_VI, MASK_VWSLL_VI)
DECLARE_INSN(vwsll_vv, MATCH_VWSLL_VV, MASK_VWSLL_VV)
DECLARE_INSN(vwsll_vx, MATCH_VWSLL_VX, MASK_VWSLL_VX)
DECLARE_INSN(vwsub_vv, MATCH_VWSUB_VV, MASK_VWSUB_VV)
DECLARE_INSN(vwsub_vx, MATCH_VWSUB_VX, MASK_VWSUB_VX)
DECLARE_INSN(vwsub_wv, MATCH_VWSUB_WV, MASK_VWSUB_WV)
DECLARE_INSN(vwsub_wx, MATCH_VWSUB_WX, MASK_VWSUB_WX)
DECLARE_INSN(vwsubu_vv, MATCH_VWSUBU_VV, MASK_VWSUBU_VV)
DECLARE_INSN(vwsubu_vx, MATCH_VWSUBU_VX, MASK_VWSUBU_VX)
DECLARE_INSN(vwsubu_wv, MATCH_VWSUBU_WV, MASK_VWSUBU_WV)
DECLARE_INSN(vwsubu_wx, MATCH_VWSUBU_WX, MASK_VWSUBU_WX)
DECLARE_INSN(vxor_vi, MATCH_VXOR_VI, MASK_VXOR_VI)
DECLARE_INSN(vxor_vv, MATCH_VXOR_VV, MASK_VXOR_VV)
DECLARE_INSN(vxor_vx, MATCH_VXOR_VX, MASK_VXOR_VX)
DECLARE_INSN(vzext_vf2, MATCH_VZEXT_VF2, MASK_VZEXT_VF2)
DECLARE_INSN(vzext_vf4, MATCH_VZEXT_VF4, MASK_VZEXT_VF4)
DECLARE_INSN(vzext_vf8, MATCH_VZEXT_VF8, MASK_VZEXT_VF8)
DECLARE_INSN(wfi, MATCH_WFI, MASK_WFI)
DECLARE_INSN(wrs_nto, MATCH_WRS_NTO, MASK_WRS_NTO)
DECLARE_INSN(wrs_sto, MATCH_WRS_STO, MASK_WRS_STO)
DECLARE_INSN(xnor, MATCH_XNOR, MASK_XNOR)
DECLARE_INSN(xor, MATCH_XOR, MASK_XOR)
DECLARE_INSN(xori, MATCH_XORI, MASK_XORI)
DECLARE_INSN(xperm4, MATCH_XPERM4, MASK_XPERM4)
DECLARE_INSN(xperm8, MATCH_XPERM8, MASK_XPERM8)
DECLARE_INSN(zext_h, MATCH_ZEXT_H, MASK_ZEXT_H)
DECLARE_INSN(zext_h_rv32, MATCH_ZEXT_H_RV32, MASK_ZEXT_H_RV32)
DECLARE_INSN(zip, MATCH_ZIP, MASK_ZIP)
#endif
#ifdef DECLARE_CSR
DECLARE_CSR(fcsr, CSR_FCSR)
DECLARE_CSR(sstatus, CSR_SSTATUS)
DECLARE_CSR(stvec, CSR_STVEC)
DECLARE_CSR(scounteren, CSR_SCOUNTEREN)
DECLARE_CSR(senvcfg, CSR_SENVCFG)
DECLARE_CSR(sscratch, CSR_SSCRATCH)
DECLARE_CSR(sepc, CSR_SEPC)
DECLARE_CSR(scause, CSR_SCAUSE)
DECLARE_CSR(stval, CSR_STVAL)
DECLARE_CSR(sip, CSR_SIP)
DECLARE_CSR(satp, CSR_SATP)
DECLARE_CSR(vsstatus, CSR_VSSTATUS)
DECLARE_CSR(vstvec, CSR_VSTVEC)
DECLARE_CSR(vsepc, CSR_VSEPC)
DECLARE_CSR(vscause, CSR_VSCAUSE)
DECLARE_CSR(vstval, CSR_VSTVAL)
DECLARE_CSR(vsatp, CSR_VSATP)
DECLARE_CSR(mstatus, CSR_MSTATUS)
DECLARE_CSR(misa, CSR_MISA)
DECLARE_CSR(medeleg, CSR_MEDELEG)
DECLARE_CSR(mideleg, CSR_MIDELEG)
DECLARE_CSR(mie, CSR_MIE)
DECLARE_CSR(mtvec, CSR_MTVEC)
DECLARE_CSR(mcounteren, CSR_MCOUNTEREN)
DECLARE_CSR(menvcfg, CSR_MENVCFG)
DECLARE_CSR(mstatush.rv32, CSR_MSTATUSH.RV32)
DECLARE_CSR(medelegh.rv32, CSR_MEDELEGH.RV32)
DECLARE_CSR(menvcfgh.rv32, CSR_MENVCFGH.RV32)
DECLARE_CSR(mcountinhibit, CSR_MCOUNTINHIBIT)
DECLARE_CSR(mhpmevent3, CSR_MHPMEVENT3)
DECLARE_CSR(mhpmevent4, CSR_MHPMEVENT4)
DECLARE_CSR(mhpmevent5, CSR_MHPMEVENT5)
DECLARE_CSR(mhpmevent6, CSR_MHPMEVENT6)
DECLARE_CSR(mhpmevent7, CSR_MHPMEVENT7)
DECLARE_CSR(mhpmevent8, CSR_MHPMEVENT8)
DECLARE_CSR(mhpmevent9, CSR_MHPMEVENT9)
DECLARE_CSR(mhpmevent10, CSR_MHPMEVENT10)
DECLARE_CSR(mhpmevent11, CSR_MHPMEVENT11)
DECLARE_CSR(mhpmevent12, CSR_MHPMEVENT12)
DECLARE_CSR(mhpmevent13, CSR_MHPMEVENT13)
DECLARE_CSR(mhpmevent14, CSR_MHPMEVENT14)
DECLARE_CSR(mhpmevent15, CSR_MHPMEVENT15)
DECLARE_CSR(mhpmevent16, CSR_MHPMEVENT16)
DECLARE_CSR(mhpmevent17, CSR_MHPMEVENT17)
DECLARE_CSR(mhpmevent18, CSR_MHPMEVENT18)
DECLARE_CSR(mhpmevent19, CSR_MHPMEVENT19)
DECLARE_CSR(mhpmevent20, CSR_MHPMEVENT20)
DECLARE_CSR(mhpmevent21, CSR_MHPMEVENT21)
DECLARE_CSR(mhpmevent22, CSR_MHPMEVENT22)
DECLARE_CSR(mhpmevent23, CSR_MHPMEVENT23)
DECLARE_CSR(mhpmevent24, CSR_MHPMEVENT24)
DECLARE_CSR(mhpmevent25, CSR_MHPMEVENT25)
DECLARE_CSR(mhpmevent26, CSR_MHPMEVENT26)
DECLARE_CSR(mhpmevent27, CSR_MHPMEVENT27)
DECLARE_CSR(mhpmevent28, CSR_MHPMEVENT28)
DECLARE_CSR(mhpmevent29, CSR_MHPMEVENT29)
DECLARE_CSR(mhpmevent30, CSR_MHPMEVENT30)
DECLARE_CSR(mhpmevent31, CSR_MHPMEVENT31)
DECLARE_CSR(mscratch, CSR_MSCRATCH)
DECLARE_CSR(mepc, CSR_MEPC)
DECLARE_CSR(mcause, CSR_MCAUSE)
DECLARE_CSR(mtval, CSR_MTVAL)
DECLARE_CSR(mip, CSR_MIP)
DECLARE_CSR(mtinst, CSR_MTINST)
DECLARE_CSR(mtval2, CSR_MTVAL2)
DECLARE_CSR(pmpcfg0, CSR_PMPCFG0)
DECLARE_CSR(pmpcfg1.rv32, CSR_PMPCFG1.RV32)
DECLARE_CSR(pmpcfg2, CSR_PMPCFG2)
DECLARE_CSR(pmpcfg3.rv32, CSR_PMPCFG3.RV32)
DECLARE_CSR(pmpcfg4, CSR_PMPCFG4)
DECLARE_CSR(pmpcfg5.rv32, CSR_PMPCFG5.RV32)
DECLARE_CSR(pmpcfg6, CSR_PMPCFG6)
DECLARE_CSR(pmpcfg7.rv32, CSR_PMPCFG7.RV32)
DECLARE_CSR(pmpcfg8, CSR_PMPCFG8)
DECLARE_CSR(pmpcfg9.rv32, CSR_PMPCFG9.RV32)
DECLARE_CSR(pmpcfg10, CSR_PMPCFG10)
DECLARE_CSR(pmpcfg11.rv32, CSR_PMPCFG11.RV32)
DECLARE_CSR(pmpcfg12, CSR_PMPCFG12)
DECLARE_CSR(pmpcfg13.rv32, CSR_PMPCFG13.RV32)
DECLARE_CSR(pmpcfg14, CSR_PMPCFG14)
DECLARE_CSR(pmpcfg15.rv32, CSR_PMPCFG15.RV32)
DECLARE_CSR(pmpaddr0, CSR_PMPADDR0)
DECLARE_CSR(pmpaddr1, CSR_PMPADDR1)
DECLARE_CSR(pmpaddr2, CSR_PMPADDR2)
DECLARE_CSR(pmpaddr3, CSR_PMPADDR3)
DECLARE_CSR(pmpaddr4, CSR_PMPADDR4)
DECLARE_CSR(pmpaddr5, CSR_PMPADDR5)
DECLARE_CSR(pmpaddr6, CSR_PMPADDR6)
DECLARE_CSR(pmpaddr7, CSR_PMPADDR7)
DECLARE_CSR(pmpaddr8, CSR_PMPADDR8)
DECLARE_CSR(pmpaddr9, CSR_PMPADDR9)
DECLARE_CSR(pmpaddr10, CSR_PMPADDR10)
DECLARE_CSR(pmpaddr11, CSR_PMPADDR11)
DECLARE_CSR(pmpaddr12, CSR_PMPADDR12)
DECLARE_CSR(pmpaddr13, CSR_PMPADDR13)
DECLARE_CSR(pmpaddr14, CSR_PMPADDR14)
DECLARE_CSR(pmpaddr15, CSR_PMPADDR15)
DECLARE_CSR(pmpaddr16, CSR_PMPADDR16)
DECLARE_CSR(pmpaddr17, CSR_PMPADDR17)
DECLARE_CSR(pmpaddr18, CSR_PMPADDR18)
DECLARE_CSR(pmpaddr19, CSR_PMPADDR19)
DECLARE_CSR(pmpaddr20, CSR_PMPADDR20)
DECLARE_CSR(pmpaddr21, CSR_PMPADDR21)
DECLARE_CSR(pmpaddr22, CSR_PMPADDR22)
DECLARE_CSR(pmpaddr23, CSR_PMPADDR23)
DECLARE_CSR(pmpaddr24, CSR_PMPADDR24)
DECLARE_CSR(pmpaddr25, CSR_PMPADDR25)
DECLARE_CSR(pmpaddr26, CSR_PMPADDR26)
DECLARE_CSR(pmpaddr27, CSR_PMPADDR27)
DECLARE_CSR(pmpaddr28, CSR_PMPADDR28)
DECLARE_CSR(pmpaddr29, CSR_PMPADDR29)
DECLARE_CSR(pmpaddr30, CSR_PMPADDR30)
DECLARE_CSR(pmpaddr31, CSR_PMPADDR31)
DECLARE_CSR(pmpaddr32, CSR_PMPADDR32)
DECLARE_CSR(pmpaddr33, CSR_PMPADDR33)
DECLARE_CSR(pmpaddr34, CSR_PMPADDR34)
DECLARE_CSR(pmpaddr35, CSR_PMPADDR35)
DECLARE_CSR(pmpaddr36, CSR_PMPADDR36)
DECLARE_CSR(pmpaddr37, CSR_PMPADDR37)
DECLARE_CSR(pmpaddr38, CSR_PMPADDR38)
DECLARE_CSR(pmpaddr39, CSR_PMPADDR39)
DECLARE_CSR(pmpaddr40, CSR_PMPADDR40)
DECLARE_CSR(pmpaddr41, CSR_PMPADDR41)
DECLARE_CSR(pmpaddr42, CSR_PMPADDR42)
DECLARE_CSR(pmpaddr43, CSR_PMPADDR43)
DECLARE_CSR(pmpaddr44, CSR_PMPADDR44)
DECLARE_CSR(pmpaddr45, CSR_PMPADDR45)
DECLARE_CSR(pmpaddr46, CSR_PMPADDR46)
DECLARE_CSR(pmpaddr47, CSR_PMPADDR47)
DECLARE_CSR(pmpaddr48, CSR_PMPADDR48)
DECLARE_CSR(pmpaddr49, CSR_PMPADDR49)
DECLARE_CSR(pmpaddr50, CSR_PMPADDR50)
DECLARE_CSR(pmpaddr51, CSR_PMPADDR51)
DECLARE_CSR(pmpaddr52, CSR_PMPADDR52)
DECLARE_CSR(pmpaddr53, CSR_PMPADDR53)
DECLARE_CSR(pmpaddr54, CSR_PMPADDR54)
DECLARE_CSR(pmpaddr55, CSR_PMPADDR55)
DECLARE_CSR(pmpaddr56, CSR_PMPADDR56)
DECLARE_CSR(pmpaddr57, CSR_PMPADDR57)
DECLARE_CSR(pmpaddr58, CSR_PMPADDR58)
DECLARE_CSR(pmpaddr59, CSR_PMPADDR59)
DECLARE_CSR(pmpaddr60, CSR_PMPADDR60)
DECLARE_CSR(pmpaddr61, CSR_PMPADDR61)
DECLARE_CSR(pmpaddr62, CSR_PMPADDR62)
DECLARE_CSR(pmpaddr63, CSR_PMPADDR63)
DECLARE_CSR(hstatus, CSR_HSTATUS)
DECLARE_CSR(hedeleg, CSR_HEDELEG)
DECLARE_CSR(htimedelta, CSR_HTIMEDELTA)
DECLARE_CSR(hcounteren, CSR_HCOUNTEREN)
DECLARE_CSR(henvcfg, CSR_HENVCFG)
DECLARE_CSR(hedelegh.rv32, CSR_HEDELEGH.RV32)
DECLARE_CSR(htimedeltah, CSR_HTIMEDELTAH)
DECLARE_CSR(henvcfgh.rv32, CSR_HENVCFGH.RV32)
DECLARE_CSR(htval, CSR_HTVAL)
DECLARE_CSR(htinst, CSR_HTINST)
DECLARE_CSR(hgatp, CSR_HGATP)
DECLARE_CSR(mhpmevent3h.rv32, CSR_MHPMEVENT3H.RV32)
DECLARE_CSR(mhpmevent4h.rv32, CSR_MHPMEVENT4H.RV32)
DECLARE_CSR(mhpmevent5h.rv32, CSR_MHPMEVENT5H.RV32)
DECLARE_CSR(mhpmevent6h.rv32, CSR_MHPMEVENT6H.RV32)
DECLARE_CSR(mhpmevent7h.rv32, CSR_MHPMEVENT7H.RV32)
DECLARE_CSR(mhpmevent8h.rv32, CSR_MHPMEVENT8H.RV32)
DECLARE_CSR(mhpmevent9h.rv32, CSR_MHPMEVENT9H.RV32)
DECLARE_CSR(mhpmevent10h.rv32, CSR_MHPMEVENT10H.RV32)
DECLARE_CSR(mhpmevent11h.rv32, CSR_MHPMEVENT11H.RV32)
DECLARE_CSR(mhpmevent12h.rv32, CSR_MHPMEVENT12H.RV32)
DECLARE_CSR(mhpmevent13h.rv32, CSR_MHPMEVENT13H.RV32)
DECLARE_CSR(mhpmevent14h.rv32, CSR_MHPMEVENT14H.RV32)
DECLARE_CSR(mhpmevent15h.rv32, CSR_MHPMEVENT15H.RV32)
DECLARE_CSR(mhpmevent16h.rv32, CSR_MHPMEVENT16H.RV32)
DECLARE_CSR(mhpmevent17h.rv32, CSR_MHPMEVENT17H.RV32)
DECLARE_CSR(mhpmevent18h.rv32, CSR_MHPMEVENT18H.RV32)
DECLARE_CSR(mhpmevent19h.rv32, CSR_MHPMEVENT19H.RV32)
DECLARE_CSR(mhpmevent20h.rv32, CSR_MHPMEVENT20H.RV32)
DECLARE_CSR(mhpmevent21h.rv32, CSR_MHPMEVENT21H.RV32)
DECLARE_CSR(mhpmevent22h.rv32, CSR_MHPMEVENT22H.RV32)
DECLARE_CSR(mhpmevent23h.rv32, CSR_MHPMEVENT23H.RV32)
DECLARE_CSR(mhpmevent24h.rv32, CSR_MHPMEVENT24H.RV32)
DECLARE_CSR(mhpmevent25h.rv32, CSR_MHPMEVENT25H.RV32)
DECLARE_CSR(mhpmevent26h.rv32, CSR_MHPMEVENT26H.RV32)
DECLARE_CSR(mhpmevent27h.rv32, CSR_MHPMEVENT27H.RV32)
DECLARE_CSR(mhpmevent28h.rv32, CSR_MHPMEVENT28H.RV32)
DECLARE_CSR(mhpmevent29h.rv32, CSR_MHPMEVENT29H.RV32)
DECLARE_CSR(mhpmevent30h.rv32, CSR_MHPMEVENT30H.RV32)
DECLARE_CSR(mhpmevent31h.rv32, CSR_MHPMEVENT31H.RV32)
DECLARE_CSR(mnscratch, CSR_MNSCRATCH)
DECLARE_CSR(mnepc, CSR_MNEPC)
DECLARE_CSR(mncause, CSR_MNCAUSE)
DECLARE_CSR(mnstatus, CSR_MNSTATUS)
DECLARE_CSR(mseccfg, CSR_MSECCFG)
DECLARE_CSR(mseccfgh.rv32, CSR_MSECCFGH.RV32)
DECLARE_CSR(mcycle, CSR_MCYCLE)
DECLARE_CSR(minstret, CSR_MINSTRET)
DECLARE_CSR(mhpmcounter3, CSR_MHPMCOUNTER3)
DECLARE_CSR(mhpmcounter4, CSR_MHPMCOUNTER4)
DECLARE_CSR(mhpmcounter5, CSR_MHPMCOUNTER5)
DECLARE_CSR(mhpmcounter6, CSR_MHPMCOUNTER6)
DECLARE_CSR(mhpmcounter7, CSR_MHPMCOUNTER7)
DECLARE_CSR(mhpmcounter8, CSR_MHPMCOUNTER8)
DECLARE_CSR(mhpmcounter9, CSR_MHPMCOUNTER9)
DECLARE_CSR(mhpmcounter10, CSR_MHPMCOUNTER10)
DECLARE_CSR(mhpmcounter11, CSR_MHPMCOUNTER11)
DECLARE_CSR(mhpmcounter12, CSR_MHPMCOUNTER12)
DECLARE_CSR(mhpmcounter13, CSR_MHPMCOUNTER13)
DECLARE_CSR(mhpmcounter14, CSR_MHPMCOUNTER14)
DECLARE_CSR(mhpmcounter15, CSR_MHPMCOUNTER15)
DECLARE_CSR(mhpmcounter16, CSR_MHPMCOUNTER16)
DECLARE_CSR(mhpmcounter17, CSR_MHPMCOUNTER17)
DECLARE_CSR(mhpmcounter18, CSR_MHPMCOUNTER18)
DECLARE_CSR(mhpmcounter19, CSR_MHPMCOUNTER19)
DECLARE_CSR(mhpmcounter20, CSR_MHPMCOUNTER20)
DECLARE_CSR(mhpmcounter21, CSR_MHPMCOUNTER21)
DECLARE_CSR(mhpmcounter22, CSR_MHPMCOUNTER22)
DECLARE_CSR(mhpmcounter23, CSR_MHPMCOUNTER23)
DECLARE_CSR(mhpmcounter24, CSR_MHPMCOUNTER24)
DECLARE_CSR(mhpmcounter25, CSR_MHPMCOUNTER25)
DECLARE_CSR(mhpmcounter26, CSR_MHPMCOUNTER26)
DECLARE_CSR(mhpmcounter27, CSR_MHPMCOUNTER27)
DECLARE_CSR(mhpmcounter28, CSR_MHPMCOUNTER28)
DECLARE_CSR(mhpmcounter29, CSR_MHPMCOUNTER29)
DECLARE_CSR(mhpmcounter30, CSR_MHPMCOUNTER30)
DECLARE_CSR(mhpmcounter31, CSR_MHPMCOUNTER31)
DECLARE_CSR(mcycleh.rv32, CSR_MCYCLEH.RV32)
DECLARE_CSR(minstreth, CSR_MINSTRETH)
DECLARE_CSR(mhpmcounter3h.rv32, CSR_MHPMCOUNTER3H.RV32)
DECLARE_CSR(mhpmcounter4h.rv32, CSR_MHPMCOUNTER4H.RV32)
DECLARE_CSR(mhpmcounter5h.rv32, CSR_MHPMCOUNTER5H.RV32)
DECLARE_CSR(mhpmcounter6h.rv32, CSR_MHPMCOUNTER6H.RV32)
DECLARE_CSR(mhpmcounter7h.rv32, CSR_MHPMCOUNTER7H.RV32)
DECLARE_CSR(mhpmcounter8h.rv32, CSR_MHPMCOUNTER8H.RV32)
DECLARE_CSR(mhpmcounter9h.rv32, CSR_MHPMCOUNTER9H.RV32)
DECLARE_CSR(mhpmcounter10h.rv32, CSR_MHPMCOUNTER10H.RV32)
DECLARE_CSR(mhpmcounter11h.rv32, CSR_MHPMCOUNTER11H.RV32)
DECLARE_CSR(mhpmcounter12h.rv32, CSR_MHPMCOUNTER12H.RV32)
DECLARE_CSR(mhpmcounter13h.rv32, CSR_MHPMCOUNTER13H.RV32)
DECLARE_CSR(mhpmcounter14h.rv32, CSR_MHPMCOUNTER14H.RV32)
DECLARE_CSR(mhpmcounter15h.rv32, CSR_MHPMCOUNTER15H.RV32)
DECLARE_CSR(mhpmcounter16h.rv32, CSR_MHPMCOUNTER16H.RV32)
DECLARE_CSR(mhpmcounter17h.rv32, CSR_MHPMCOUNTER17H.RV32)
DECLARE_CSR(mhpmcounter18h.rv32, CSR_MHPMCOUNTER18H.RV32)
DECLARE_CSR(mhpmcounter19h.rv32, CSR_MHPMCOUNTER19H.RV32)
DECLARE_CSR(mhpmcounter20h.rv32, CSR_MHPMCOUNTER20H.RV32)
DECLARE_CSR(mhpmcounter21h.rv32, CSR_MHPMCOUNTER21H.RV32)
DECLARE_CSR(mhpmcounter22h.rv32, CSR_MHPMCOUNTER22H.RV32)
DECLARE_CSR(mhpmcounter23h.rv32, CSR_MHPMCOUNTER23H.RV32)
DECLARE_CSR(mhpmcounter24h.rv32, CSR_MHPMCOUNTER24H.RV32)
DECLARE_CSR(mhpmcounter25h.rv32, CSR_MHPMCOUNTER25H.RV32)
DECLARE_CSR(mhpmcounter26h.rv32, CSR_MHPMCOUNTER26H.RV32)
DECLARE_CSR(mhpmcounter27h.rv32, CSR_MHPMCOUNTER27H.RV32)
DECLARE_CSR(mhpmcounter28h.rv32, CSR_MHPMCOUNTER28H.RV32)
DECLARE_CSR(mhpmcounter29h.rv32, CSR_MHPMCOUNTER29H.RV32)
DECLARE_CSR(mhpmcounter30h.rv32, CSR_MHPMCOUNTER30H.RV32)
DECLARE_CSR(mhpmcounter31h.rv32, CSR_MHPMCOUNTER31H.RV32)
DECLARE_CSR(cycle, CSR_CYCLE)
DECLARE_CSR(time, CSR_TIME)
DECLARE_CSR(instret, CSR_INSTRET)
DECLARE_CSR(hpmcounter3, CSR_HPMCOUNTER3)
DECLARE_CSR(hpmcounter4, CSR_HPMCOUNTER4)
DECLARE_CSR(hpmcounter5, CSR_HPMCOUNTER5)
DECLARE_CSR(hpmcounter6, CSR_HPMCOUNTER6)
DECLARE_CSR(hpmcounter7, CSR_HPMCOUNTER7)
DECLARE_CSR(hpmcounter8, CSR_HPMCOUNTER8)
DECLARE_CSR(hpmcounter9, CSR_HPMCOUNTER9)
DECLARE_CSR(hpmcounter10, CSR_HPMCOUNTER10)
DECLARE_CSR(hpmcounter11, CSR_HPMCOUNTER11)
DECLARE_CSR(hpmcounter12, CSR_HPMCOUNTER12)
DECLARE_CSR(hpmcounter13, CSR_HPMCOUNTER13)
DECLARE_CSR(hpmcounter14, CSR_HPMCOUNTER14)
DECLARE_CSR(hpmcounter15, CSR_HPMCOUNTER15)
DECLARE_CSR(hpmcounter16, CSR_HPMCOUNTER16)
DECLARE_CSR(hpmcounter17, CSR_HPMCOUNTER17)
DECLARE_CSR(hpmcounter18, CSR_HPMCOUNTER18)
DECLARE_CSR(hpmcounter19, CSR_HPMCOUNTER19)
DECLARE_CSR(hpmcounter20, CSR_HPMCOUNTER20)
DECLARE_CSR(hpmcounter21, CSR_HPMCOUNTER21)
DECLARE_CSR(hpmcounter22, CSR_HPMCOUNTER22)
DECLARE_CSR(hpmcounter23, CSR_HPMCOUNTER23)
DECLARE_CSR(hpmcounter24, CSR_HPMCOUNTER24)
DECLARE_CSR(hpmcounter25, CSR_HPMCOUNTER25)
DECLARE_CSR(hpmcounter26, CSR_HPMCOUNTER26)
DECLARE_CSR(hpmcounter27, CSR_HPMCOUNTER27)
DECLARE_CSR(hpmcounter28, CSR_HPMCOUNTER28)
DECLARE_CSR(hpmcounter29, CSR_HPMCOUNTER29)
DECLARE_CSR(hpmcounter30, CSR_HPMCOUNTER30)
DECLARE_CSR(hpmcounter31, CSR_HPMCOUNTER31)
DECLARE_CSR(cycleh.rv32, CSR_CYCLEH.RV32)
DECLARE_CSR(timeh.rv32, CSR_TIMEH.RV32)
DECLARE_CSR(instreth.rv32, CSR_INSTRETH.RV32)
DECLARE_CSR(hpmcounter3h.rv32, CSR_HPMCOUNTER3H.RV32)
DECLARE_CSR(hpmcounter4h.rv32, CSR_HPMCOUNTER4H.RV32)
DECLARE_CSR(hpmcounter5h.rv32, CSR_HPMCOUNTER5H.RV32)
DECLARE_CSR(hpmcounter6h.rv32, CSR_HPMCOUNTER6H.RV32)
DECLARE_CSR(hpmcounter7h.rv32, CSR_HPMCOUNTER7H.RV32)
DECLARE_CSR(hpmcounter8h.rv32, CSR_HPMCOUNTER8H.RV32)
DECLARE_CSR(hpmcounter9h.rv32, CSR_HPMCOUNTER9H.RV32)
DECLARE_CSR(hpmcounter10h.rv32, CSR_HPMCOUNTER10H.RV32)
DECLARE_CSR(hpmcounter11h.rv32, CSR_HPMCOUNTER11H.RV32)
DECLARE_CSR(hpmcounter12h.rv32, CSR_HPMCOUNTER12H.RV32)
DECLARE_CSR(hpmcounter13h.rv32, CSR_HPMCOUNTER13H.RV32)
DECLARE_CSR(hpmcounter14h.rv32, CSR_HPMCOUNTER14H.RV32)
DECLARE_CSR(hpmcounter15h.rv32, CSR_HPMCOUNTER15H.RV32)
DECLARE_CSR(hpmcounter16h.rv32, CSR_HPMCOUNTER16H.RV32)
DECLARE_CSR(hpmcounter17h.rv32, CSR_HPMCOUNTER17H.RV32)
DECLARE_CSR(hpmcounter18h.rv32, CSR_HPMCOUNTER18H.RV32)
DECLARE_CSR(hpmcounter19h.rv32, CSR_HPMCOUNTER19H.RV32)
DECLARE_CSR(hpmcounter20h.rv32, CSR_HPMCOUNTER20H.RV32)
DECLARE_CSR(hpmcounter21h.rv32, CSR_HPMCOUNTER21H.RV32)
DECLARE_CSR(hpmcounter22h.rv32, CSR_HPMCOUNTER22H.RV32)
DECLARE_CSR(hpmcounter23h.rv32, CSR_HPMCOUNTER23H.RV32)
DECLARE_CSR(hpmcounter24h.rv32, CSR_HPMCOUNTER24H.RV32)
DECLARE_CSR(hpmcounter25h.rv32, CSR_HPMCOUNTER25H.RV32)
DECLARE_CSR(hpmcounter26h.rv32, CSR_HPMCOUNTER26H.RV32)
DECLARE_CSR(hpmcounter27h.rv32, CSR_HPMCOUNTER27H.RV32)
DECLARE_CSR(hpmcounter28h.rv32, CSR_HPMCOUNTER28H.RV32)
DECLARE_CSR(hpmcounter29h.rv32, CSR_HPMCOUNTER29H.RV32)
DECLARE_CSR(hpmcounter30h.rv32, CSR_HPMCOUNTER30H.RV32)
DECLARE_CSR(hpmcounter31h.rv32, CSR_HPMCOUNTER31H.RV32)
DECLARE_CSR(mvendorid, CSR_MVENDORID)
DECLARE_CSR(marchid, CSR_MARCHID)
DECLARE_CSR(mimpid, CSR_MIMPID)
DECLARE_CSR(mhartid, CSR_MHARTID)
DECLARE_CSR(mconfigptr, CSR_MCONFIGPTR)
#endif
#ifdef DECLARE_CAUSE
DECLARE_CAUSE("instruction_address_misaligned", CAUSE_INSTRUCTION_ADDRESS_MISALIGNED)
DECLARE_CAUSE("instruction_access_fault", CAUSE_INSTRUCTION_ACCESS_FAULT)
DECLARE_CAUSE("illegal_instruction", CAUSE_ILLEGAL_INSTRUCTION)
DECLARE_CAUSE("breakpoint", CAUSE_BREAKPOINT)
DECLARE_CAUSE("load_address_misaligned", CAUSE_LOAD_ADDRESS_MISALIGNED)
DECLARE_CAUSE("load_access_fault", CAUSE_LOAD_ACCESS_FAULT)
DECLARE_CAUSE("store_amo_address_misaligned", CAUSE_STORE_AMO_ADDRESS_MISALIGNED)
DECLARE_CAUSE("store_amo_access_fault", CAUSE_STORE_AMO_ACCESS_FAULT)
DECLARE_CAUSE("environment_call_from_<%-_if_ext?(:h)_-%>v<%-_end_-%>u-mode", CAUSE_ENVIRONMENT_CALL_FROM_<%-_IF_EXT?(:H)_-%>V<%-_END_-%>U-MODE)
DECLARE_CAUSE("environment_call_from_<%-_if_ext?(:h)_-%>h<%-_end_-%>s-mode", CAUSE_ENVIRONMENT_CALL_FROM_<%-_IF_EXT?(:H)_-%>H<%-_END_-%>S-MODE)
DECLARE_CAUSE("environment_call_from_vs-mode", CAUSE_ENVIRONMENT_CALL_FROM_VS-MODE)
DECLARE_CAUSE("environment_call_from_m-mode", CAUSE_ENVIRONMENT_CALL_FROM_M-MODE)
DECLARE_CAUSE("instruction_page_fault", CAUSE_INSTRUCTION_PAGE_FAULT)
DECLARE_CAUSE("load_page_fault", CAUSE_LOAD_PAGE_FAULT)
DECLARE_CAUSE("store_amo_page_fault", CAUSE_STORE_AMO_PAGE_FAULT)
DECLARE_CAUSE("software_check", CAUSE_SOFTWARE_CHECK)
DECLARE_CAUSE("instruction_guest_page_fault", CAUSE_INSTRUCTION_GUEST_PAGE_FAULT)
DECLARE_CAUSE("load_guest_page_fault", CAUSE_LOAD_GUEST_PAGE_FAULT)
DECLARE_CAUSE("virtual_instruction", CAUSE_VIRTUAL_INSTRUCTION)
DECLARE_CAUSE("store_amo_guest_page_fault", CAUSE_STORE_AMO_GUEST_PAGE_FAULT)
#endif
