# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ArtificialNeuron.srcs/sources_1/ip/ROM_weights/ROM_weights_sim_netlist.vhdl" \
"../../../../ArtificialNeuron.srcs/sources_1/new/artificial_neuron_utils.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/new/Artificial_Neuron.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/csa_utils.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/CSA.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/FA.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/new/LUT.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/new/rca_utils.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/RCA_4b.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_input.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/new/Twos_complement_output.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_utils.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/dadda_mult_8b/dadda_mult_8b.srcs/sources_1/imports/dadda_mult-master/dadda_multi.vhd" \
"../../../../ArtificialNeuron.srcs/sources_1/imports/imports/sources_1/imports/FPGA y Vivado/CSA_8b/CSA_8b.srcs/sources_1/new/mux_2to1.vhd" \
"../../../../ArtificialNeuron.srcs/sim_1/new/Artificial_Neuron_tb.vhd" \

# Do not sort compile order
nosort
