{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd " "Source file: /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1600626205867 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1600626205867 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd " "Source file: /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1600626205877 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1600626205877 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd " "Source file: /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1600626205886 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1600626205886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600626207032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600626207033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 15:23:26 2020 " "Processing started: Sun Sep 20 15:23:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600626207033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600626207033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg4bits_serie -c reg4bits_serie " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg4bits_serie -c reg4bits_serie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600626207033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600626207223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600626207223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits_serie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bits_serie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits_serie-reg4bits_arch " "Found design unit 1: reg4bits_serie-reg4bits_arch" {  } { { "reg4bits_serie.vhd" "" { Text "/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600626215797 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits_serie " "Found entity 1: reg4bits_serie" {  } { { "reg4bits_serie.vhd" "" { Text "/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600626215797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600626215797 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "signal_out reg4bits_serie.vhd(23) " "VHDL Interface Declaration error in reg4bits_serie.vhd(23): interface object \"signal_out\" of mode out cannot be read. Change object mode to buffer." {  } { { "reg4bits_serie.vhd" "" { Text "/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ7/reg4bits_serie.vhd" 23 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1600626215797 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600626215880 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 20 15:23:35 2020 " "Processing ended: Sun Sep 20 15:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600626215880 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600626215880 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600626215880 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600626215880 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600626216001 ""}
