0.6
2019.2
Nov  6 2019
21:57:16
E:/Codes/Projects/Digital-Logic-Experimentation/lab5/adder/adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab5/adder/adder.srcs/sim_1/new/testbench.sv,1715318159,systemVerilog,,,,testbench,,,,,,,,
E:/Codes/Projects/Digital-Logic-Experimentation/lab5/adder/adder.srcs/sources_1/new/adder_1_3.sv,1715316748,systemVerilog,,E:/Codes/Projects/Digital-Logic-Experimentation/lab5/adder/adder.srcs/sim_1/new/testbench.sv,,PG;adder_1_3,,,,,,,,
