Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_turbo_behav xil_defaultlib.test_turbo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Xilinx/Vivado/CUM_LAB/testing/testing.srcs/sim_1/new/test_turbo.sv:13]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Xilinx/Vivado/CUM_LAB/testing/testing.srcs/sources_1/new/turbocoder.sv:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/CUM_LAB/testing/testing.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Xilinx/Vivado/CUM_LAB/testing/testing.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.read
Compiling module xil_defaultlib.rsc
Compiling module xil_defaultlib.read_perm
Compiling module xil_defaultlib.permutation
Compiling module xil_defaultlib.turbocoder
Compiling architecture behavioral of entity xil_defaultlib.WriteFile [writefile_default]
Compiling module xil_defaultlib.test_turbo
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_turbo_behav
