SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx330t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package ffg1157
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/
SET_PREFERENCE workingdirectory C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER InternalUser 0
SET_PARAMETER Component_Name multiplier
SET_PARAMETER MultType Parallel_Multiplier
SET_PARAMETER PortAType Unsigned
SET_PARAMETER PortAWidth 32
SET_PARAMETER PortBType Unsigned
SET_PARAMETER PortBWidth 32
SET_PARAMETER ConstValue 129
SET_PARAMETER CcmImp Distributed_Memory
SET_PARAMETER Multiplier_Construction Use_LUTs
SET_PARAMETER OptGoal Speed
SET_PARAMETER Use_Custom_Output_Width false
SET_PARAMETER OutputWidthHigh 63
SET_PARAMETER OutputWidthLow 0
SET_PARAMETER UseRounding false
SET_PARAMETER RoundPoint 0
SET_PARAMETER PipeStages 1
SET_PARAMETER ClockEnable false
SET_PARAMETER SyncClear false
SET_PARAMETER SclrCePriority SCLR_Overrides_CE
SET_PARAMETER ZeroDetect false
SET_SIM_PARAMETER c_xdevicefamily virtex7
SET_SIM_PARAMETER c_a_width 32
SET_SIM_PARAMETER c_a_type 1
SET_SIM_PARAMETER c_b_width 32
SET_SIM_PARAMETER c_b_type 1
SET_SIM_PARAMETER c_out_high 63
SET_SIM_PARAMETER c_out_low 0
SET_SIM_PARAMETER c_mult_type 0
SET_SIM_PARAMETER c_optimize_goal 1
SET_SIM_PARAMETER c_has_ce 0
SET_SIM_PARAMETER c_has_sclr 0
SET_SIM_PARAMETER c_ce_overrides_sclr 0
SET_SIM_PARAMETER c_latency 1
SET_SIM_PARAMETER c_ccm_imp 0
SET_SIM_PARAMETER c_b_value 10000001
SET_SIM_PARAMETER c_has_zero_detect 0
SET_SIM_PARAMETER c_round_output 0
SET_SIM_PARAMETER c_round_pt 0
SET_CORE_NAME Multiplier
SET_CORE_VERSION 11.2
SET_CORE_VLNV xilinx.com:ip:mult_gen:11.2
SET_CORE_CLASS com.xilinx.ip.mult_gen_v11_2.mult_gen_v11_2
SET_CORE_PATH E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mult_gen_v11_2
SET_CORE_GUIPATH E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/mult_gen_v11_2/gui/mult_gen_v11_2.tcl
SET_CORE_DATASHEET E:\application\Xilinx\Xilinx_ISE\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_ds255.pdf
ADD_CORE_DOCUMENT <E:\application\Xilinx\Xilinx_ISE\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_v11_2_readme.txt><mult_gen_v11_2_readme.txt>
ADD_CORE_DOCUMENT <E:\application\Xilinx\Xilinx_ISE\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_v11_2_vinfo.html><mult_gen_v11_2_vinfo.html>
ADD_CORE_DOCUMENT <E:\application\Xilinx\Xilinx_ISE\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\mult_gen_v11_2\doc\mult_gen_ds255.pdf><mult_gen_ds255.pdf>
