
---------- Begin Simulation Statistics ----------
simSeconds                                   0.204755                       # Number of seconds simulated (Second)
simTicks                                 204755466034                       # Number of ticks simulated (Tick)
finalTick                                204755466034                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    725.42                       # Real time elapsed on the host (Second)
hostTickRate                                282257783                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2078612                       # Number of bytes of host memory used (Byte)
simInsts                                     88972915                       # Number of instructions simulated (Count)
simOps                                      174876220                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   122650                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     241069                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                        654170819                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.352471                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.136009                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       175641853                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      958                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      175915991                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1699                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               766585                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            888328                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 283                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           651221876                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.270132                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.179702                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 607717106     93.32%     93.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9644964      1.48%     94.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2685922      0.41%     95.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   9904042      1.52%     96.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2882098      0.44%     97.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3840824      0.59%     97.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4987163      0.77%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   5946489      0.91%     99.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   3613268      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             651221876                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2432546     95.76%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    4      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     95.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 102190      4.02%     99.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  5278      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               101      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         5457      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     132646045     75.40%     75.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        39372      0.02%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4218      0.00%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       180065      0.10%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          475      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           34      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        79472      0.05%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          381      0.00%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        59940      0.03%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           34      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        39173      0.02%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        79525      0.05%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        19585      0.01%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        19973      0.01%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     27593867     15.69%     91.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     14865870      8.45%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       201070      0.11%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        81435      0.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      175915991                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.268914                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2540135                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014439                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1004073154                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               175647225                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       174698657                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1522538                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   762905                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           761043                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   177689340                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       761329                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     22085                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1680                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2948943                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       27398774                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      14959938                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3825238                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1199421                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       3828409     19.26%     19.26% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      3719371     18.71%     37.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          560      0.00%     37.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     11112539     55.89%     93.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        15595      0.08%     93.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     93.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1205900      6.07%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       19882376                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       123867     39.06%     39.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        15206      4.79%     43.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          179      0.06%     43.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       167015     52.66%     96.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5328      1.68%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5544      1.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        317141                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           20      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          837      1.63%      1.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          171      0.33%      2.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        49509     96.23%     98.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          590      1.15%     99.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          321      0.62%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        51449                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      3704542     18.93%     18.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      3704165     18.93%     37.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          381      0.00%     37.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     10945523     55.94%     93.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        10267      0.05%     93.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     93.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1200356      6.14%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     19565234                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           11      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          620      1.25%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          156      0.31%      1.59% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        48163     97.23%     98.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          294      0.59%     99.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          289      0.58%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        49533                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      7335333     36.89%     36.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      7514253     37.79%     74.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      3828400     19.26%     93.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1204390      6.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     19882376                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        45149     88.26%     88.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         5968     11.67%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           20      0.04%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           19      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        51156                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          11112541                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      3783548                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             51449                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2099                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        45449                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6000                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             19882376                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                44936                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 8778860                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.441540                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2816                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1206460                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1204390                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2070                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      3828409     19.26%     19.26% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      3719371     18.71%     37.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          560      0.00%     37.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     11112539     55.89%     93.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        15595      0.08%     93.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     93.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1205900      6.07%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     19882376                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      3828356     34.48%     34.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1180      0.01%     34.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          426      0.00%     34.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      6066857     54.64%     89.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          795      0.01%     89.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1205900     10.86%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      11103516                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          837      1.86%      1.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        43509     96.82%     98.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          590      1.31%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        44936                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          837      1.86%      1.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        43509     96.82%     98.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          590      1.31%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        44936                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1206460                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1204390                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2070                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          492                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1206952                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              3843798                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                3843794                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             139252                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                3704542                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             3704531                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                11                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          762770                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             675                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             51469                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    651085113                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.268592                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.254908                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       609238852     93.57%     93.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         8782645      1.35%     94.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         8403458      1.29%     96.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         7293630      1.12%     97.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1301427      0.20%     97.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1267661      0.19%     97.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1236287      0.19%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           45190      0.01%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        13515963      2.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    651085113                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         306                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               3704546                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2489      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    132133533     75.56%     75.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        39331      0.02%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3550      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       179917      0.10%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          384      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           20      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        79372      0.05%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          298      0.00%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        59862      0.03%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           30      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        39168      0.02%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        79488      0.05%     75.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        19584      0.01%     75.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        19968      0.01%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     27100228     15.50%     91.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     14836833      8.48%     99.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       200751      0.11%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        81414      0.05%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    174876220                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      13515963                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             88972915                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              174876220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       88972915                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        174876220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.352471                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.136009                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           42219226                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             760295                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         174446619                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         27300979                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        14918247                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2489      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    132133533     75.56%     75.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        39331      0.02%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3550      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       179917      0.10%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          384      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           20      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        79372      0.05%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          298      0.00%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        59862      0.03%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           30      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        39168      0.02%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        79488      0.05%     75.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        19584      0.01%     75.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        19968      0.01%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     27100228     15.50%     91.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     14836833      8.48%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       200751      0.11%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        81414      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    174876220                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     19565234                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     14659955                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4905279                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10945523                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      8619711                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      3704546                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      3704542                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       26183175                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          26183175                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      26183175                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         26183175                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        32390                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           32390                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        32390                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          32390                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10927918279                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10927918279                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10927918279                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10927918279                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     26215565                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      26215565                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     26215565                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     26215565                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001236                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001236                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001236                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001236                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 337385.559710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 337385.559710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 337385.559710                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 337385.559710                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       761929                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        19189                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          763                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           34                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     998.596330                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   564.382353                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         9559                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              9559                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        17649                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         17649                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        17649                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        17649                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        14741                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        14741                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        14741                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        14741                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data      1216102                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total      1216102                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4249474213                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4249474213                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4249474213                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4249474213                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data   7675840476                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   7675840476                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000562                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000562                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000562                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000562                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 288275.843769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 288275.843769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 288275.843769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 288275.843769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data  6311.839365                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total  6311.839365                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                  14227                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       485776                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       485776                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data       242888                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total       242888                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       884538                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       884538                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     12472755                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        12472755                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        26137                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         26137                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9086856370                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9086856370                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12498892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12498892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002091                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002091                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 347662.561503                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 347662.561503                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        17640                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        17640                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8497                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8497                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data        14670                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        14670                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2416569084                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2416569084                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data   7675840476                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   7675840476                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 284402.622573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 284402.622573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 523233.842945                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 523233.842945                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     13710420                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       13710420                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6253                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6253                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1841061909                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1841061909                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13716673                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13716673                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000456                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000456                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 294428.579722                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 294428.579722                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6244                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6244                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data      1201432                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total      1201432                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1832905129                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1832905129                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000455                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000455                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 293546.625400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 293546.625400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.343155                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             26198220                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14739                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1777.476084                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.343155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          173                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          320                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           52446481                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          52446481                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8408485                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             616688888                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  24691433                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1380345                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  52725                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7467594                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1489                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              176124348                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7438                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           175893906                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         19620697                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        27790324                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       14946228                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.268881                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       83592261                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      73040418                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         697467                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        618930                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     207240456                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    129351440                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          42736552                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     84398720                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          216                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           12547043                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     635383833                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  108370                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1533                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         16942                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          165                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  15109968                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 41692                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          651221876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.272251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.345099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                621275696     95.40%     95.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3684061      0.57%     95.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    80338      0.01%     95.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1302817      0.20%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3592253      0.55%     96.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2522306      0.39%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1317401      0.20%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  4918640      0.76%     98.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 12528364      1.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            651221876                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              90102750                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.137736                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           19882376                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.030393                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     15765218                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       15106645                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          15106645                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      15106645                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         15106645                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3323                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3323                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3323                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3323                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   5242613216                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   5242613216                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   5242613216                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   5242613216                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     15109968                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      15109968                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     15109968                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     15109968                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000220                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000220                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000220                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000220                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 1577674.756545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 1577674.756545                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 1577674.756545                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 1577674.756545                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         9871                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           27                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     365.592593                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1975                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1975                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          836                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           836                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          836                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          836                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2487                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2487                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2487                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2487                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   4584774857                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   4584774857                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   4584774857                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   4584774857                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 1843496.122638                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 1843496.122638                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 1843496.122638                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 1843496.122638                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1975                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     15106645                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        15106645                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3323                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3323                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   5242613216                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   5242613216                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     15109968                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     15109968                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000220                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000220                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 1577674.756545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 1577674.756545                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          836                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          836                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2487                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2487                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   4584774857                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   4584774857                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 1843496.122638                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 1843496.122638                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           509.191020                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15109131                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2486                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6077.687450                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   509.191020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.994514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.994514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          275                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           30222422                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          30222422                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     52725                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1635361                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  6100458                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              175642811                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  723                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 27398774                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                14959938                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   471                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1255                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  6098450                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            741                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6662                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        46041                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                52703                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                175878945                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               175459700                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 126895517                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 194670569                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.268217                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.651847                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    14861587                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   97795                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  125                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 741                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  41691                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               410668                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    731                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           27300979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             24.927315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev          1351.605530                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               27267665     99.88%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  224      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 5015      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  219      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   19      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   24      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 20      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 23      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 45      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 64      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 63      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                102      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                100      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 88      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                100      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 59      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 67      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 88      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 59      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 92      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 56      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  6      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  4      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            26746      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          4960756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             27300979                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                27786538                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                14946243                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       831                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       891                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                15111509                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1835                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  52725                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  9650238                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                22279298                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          25327                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  24822936                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             594391352                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              175717204                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 36198                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 230406                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                7674139                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              586653034                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           323938385                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   606765375                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                207190347                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    698362                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             322310630                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1627746                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     248                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 232                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11651056                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        813200600                       # The number of ROB reads (Count)
system.cpu.rob.writes                       351415033                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 88972915                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  174876220                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    85                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    470                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   7561                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      8031                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   470                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  7561                       # number of overall hits (Count)
system.l2.overallHits::total                     8031                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2012                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 7178                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    9190                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2012                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                7178                       # number of overall misses (Count)
system.l2.overallMisses::total                   9190                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      4579287969                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4185552436                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8764840405                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     4579287969                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4185552436                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8764840405                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2482                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              14739                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 17221                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2482                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             14739                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                17221                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.810637                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.487007                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.533651                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.810637                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.487007                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.533651                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 2275988.056163                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 583108.447478                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    953736.714363                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 2275988.056163                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 583108.447478                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   953736.714363                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                    1                       # number of writebacks (Count)
system.l2.writebacks::total                         1                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2011                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             7178                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                9189                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2011                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            7178                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               9189                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data      1216102                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total       1216102                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   4564671927                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   4139497468                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8704169395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   4564671927                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   4139497468                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8704169395                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data   7531228058                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total   7531228058                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.810234                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.487007                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.533593                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.810234                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.487007                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.533593                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 2269851.778717                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 576692.319309                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 947237.936119                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 2269851.778717                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 576692.319309                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 947237.936119                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data  6192.924654                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total  6192.924654                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             470                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                470                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2012                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2012                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   4579287969                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   4579287969                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2482                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2482                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.810637                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.810637                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 2275988.056163                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 2275988.056163                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2011                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2011                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   4564671927                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   4564671927                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.810234                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.810234                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 2269851.778717                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 2269851.778717                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               2568                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2568                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             3674                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3674                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1810107170                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1810107170                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           6242                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6242                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.588593                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.588593                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 492680.231355                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 492680.231355                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         3674                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3674                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1786532398                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1786532398                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.588593                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.588593                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 486263.581383                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 486263.581383                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::cpu.data        14670                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total        14670                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data   7531228058                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total   7531228058                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 513376.145740                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 513376.145740                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           4993                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4993                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3504                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3504                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2375445266                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2375445266                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         8497                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          8497                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.412381                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.412381                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 677923.877283                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 677923.877283                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3504                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3504                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2352965070                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2352965070                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.412381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.412381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 671508.296233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 671508.296233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WriteReq.mshrUncacheable::cpu.data      1201432                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total      1201432                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         1972                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1972                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1972                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1972                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         9559                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             9559                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         9559                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         9559                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6519.903085                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        33417                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       9188                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.637027                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1744.110802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4775.792282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.053226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.145746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.198972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           9187                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   67                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2520                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 6568                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.280365                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     276540                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    276540                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           128640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           576703                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              705343                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       128640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          128640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data       1214130                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          1214194                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             21848                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                23858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks              1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data          1201432                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total             1201433                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst              628262                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data             2816545                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                3444807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          628262                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             628262                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks              313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            5929659                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               5929971                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks              313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             628262                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data            8746204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total               9374778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                14670                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               20184                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1201432                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1201432                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3674                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3674                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5514                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2450581                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2450581                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2450581                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1919537                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1919537                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1919537                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2425582                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2425582    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2425582                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         11104442562                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4314882899                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           9199                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq               14670                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              25653                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq            1201432                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp           1201432                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         9560                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1975                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4668                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2487                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          8497                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6943                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2475913                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2482856                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       285184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2886513                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3171697                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               6                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1233331                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000011                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.003247                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1233318    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      13      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1233331                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 204755466034                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          774372016                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2335602                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         399130863                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         33430                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        16204                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
