// Seed: 3455228132
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    input wire id_7,
    input uwire id_8
    , id_20,
    input uwire id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input tri id_15,
    input tri1 id_16,
    output tri id_17,
    input supply1 id_18
);
  assign id_20[1'h0*1]  = 1'd0;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input logic id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    output logic id_8,
    input wire id_9,
    inout tri0 id_10,
    output supply0 id_11,
    output wire id_12,
    input wand id_13,
    input tri0 id_14
);
  initial begin : LABEL_0
    id_2 = 1'b0;
    id_8 = #1 id_3;
  end
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0,
      id_4,
      id_1,
      id_9,
      id_9,
      id_7,
      id_7,
      id_12,
      id_4,
      id_1,
      id_4,
      id_12,
      id_4
  );
endmodule
