// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AESEncrypt_TopFunction_HH_
#define _AESEncrypt_TopFunction_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "aesEncrypt.h"
#include "matrix2axi.h"
#include "axi2matrix.h"
#include "AESEncrypt_TopFunjbC.h"
#include "AESEncrypt_TopFunkbM.h"
#include "AESEncrypt_TopFunction_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct AESEncrypt_TopFunction : public sc_module {
    // Port declarations 47
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<128> > stream_in_text_TDATA;
    sc_in< sc_logic > stream_in_text_TVALID;
    sc_out< sc_logic > stream_in_text_TREADY;
    sc_in< sc_lv<16> > stream_in_text_TKEEP;
    sc_in< sc_lv<16> > stream_in_text_TSTRB;
    sc_in< sc_lv<1> > stream_in_text_TUSER;
    sc_in< sc_lv<1> > stream_in_text_TLAST;
    sc_in< sc_lv<1> > stream_in_text_TID;
    sc_in< sc_lv<1> > stream_in_text_TDEST;
    sc_in< sc_lv<128> > stream_in_key_TDATA;
    sc_in< sc_logic > stream_in_key_TVALID;
    sc_out< sc_logic > stream_in_key_TREADY;
    sc_in< sc_lv<16> > stream_in_key_TKEEP;
    sc_in< sc_lv<16> > stream_in_key_TSTRB;
    sc_in< sc_lv<1> > stream_in_key_TUSER;
    sc_in< sc_lv<1> > stream_in_key_TLAST;
    sc_in< sc_lv<1> > stream_in_key_TID;
    sc_in< sc_lv<1> > stream_in_key_TDEST;
    sc_out< sc_lv<128> > stream_out_TDATA;
    sc_out< sc_logic > stream_out_TVALID;
    sc_in< sc_logic > stream_out_TREADY;
    sc_out< sc_lv<16> > stream_out_TKEEP;
    sc_out< sc_lv<16> > stream_out_TSTRB;
    sc_out< sc_lv<1> > stream_out_TUSER;
    sc_out< sc_lv<1> > stream_out_TLAST;
    sc_out< sc_lv<1> > stream_out_TID;
    sc_out< sc_lv<1> > stream_out_TDEST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    AESEncrypt_TopFunction(sc_module_name name);
    SC_HAS_PROCESS(AESEncrypt_TopFunction);

    ~AESEncrypt_TopFunction();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    AESEncrypt_TopFunction_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* AESEncrypt_TopFunction_control_s_axi_U;
    AESEncrypt_TopFunjbC* matrixText_data_V_U;
    AESEncrypt_TopFunkbM* matrixKey_data_V_U;
    aesEncrypt* grp_aesEncrypt_fu_174;
    matrix2axi* grp_matrix2axi_fu_188;
    axi2matrix* grp_axi2matrix_fu_207;
    axi2matrix* grp_axi2matrix_fu_226;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<128> > stream_in_text_V_data_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_ack_out;
    sc_signal< sc_lv<128> > stream_in_text_V_data_V_0_payload_A;
    sc_signal< sc_lv<128> > stream_in_text_V_data_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_data_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > stream_in_text_V_keep_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_ack_out;
    sc_signal< sc_lv<16> > stream_in_text_V_keep_V_0_payload_A;
    sc_signal< sc_lv<16> > stream_in_text_V_keep_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_keep_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > stream_in_text_V_strb_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_ack_out;
    sc_signal< sc_lv<16> > stream_in_text_V_strb_V_0_payload_A;
    sc_signal< sc_lv<16> > stream_in_text_V_strb_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_strb_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_text_V_user_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_text_V_user_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_text_V_user_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_user_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_text_V_last_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_text_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_text_V_last_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_last_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_text_V_id_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_text_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_text_V_id_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_id_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_text_V_dest_V_0_data_out;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_vld_in;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_vld_out;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_ack_in;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_text_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_text_V_dest_V_0_payload_B;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_sel;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_load_A;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_text_V_dest_V_0_state;
    sc_signal< sc_logic > stream_in_text_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<128> > stream_in_key_V_data_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_ack_out;
    sc_signal< sc_lv<128> > stream_in_key_V_data_V_0_payload_A;
    sc_signal< sc_lv<128> > stream_in_key_V_data_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_data_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > stream_in_key_V_keep_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_ack_out;
    sc_signal< sc_lv<16> > stream_in_key_V_keep_V_0_payload_A;
    sc_signal< sc_lv<16> > stream_in_key_V_keep_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_keep_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > stream_in_key_V_strb_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_ack_out;
    sc_signal< sc_lv<16> > stream_in_key_V_strb_V_0_payload_A;
    sc_signal< sc_lv<16> > stream_in_key_V_strb_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_strb_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_key_V_user_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_key_V_user_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_key_V_user_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_user_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_key_V_last_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_key_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_key_V_last_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_last_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_key_V_id_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_key_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_key_V_id_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_id_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_key_V_dest_V_0_data_out;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_vld_in;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_vld_out;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_ack_in;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_key_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_key_V_dest_V_0_payload_B;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_sel;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_load_A;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_key_V_dest_V_0_state;
    sc_signal< sc_logic > stream_in_key_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<128> > stream_out_V_data_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_data_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<128> > stream_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<128> > stream_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_data_V_1_sel;
    sc_signal< sc_logic > stream_out_V_data_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_data_V_1_state;
    sc_signal< sc_logic > stream_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > stream_out_V_keep_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_keep_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_keep_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_keep_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_keep_V_1_ack_out;
    sc_signal< sc_lv<16> > stream_out_V_keep_V_1_payload_A;
    sc_signal< sc_lv<16> > stream_out_V_keep_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_keep_V_1_sel;
    sc_signal< sc_logic > stream_out_V_keep_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_keep_V_1_state;
    sc_signal< sc_logic > stream_out_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > stream_out_V_strb_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_strb_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_strb_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_strb_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_strb_V_1_ack_out;
    sc_signal< sc_lv<16> > stream_out_V_strb_V_1_payload_A;
    sc_signal< sc_lv<16> > stream_out_V_strb_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_strb_V_1_sel;
    sc_signal< sc_logic > stream_out_V_strb_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_strb_V_1_state;
    sc_signal< sc_logic > stream_out_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_out_V_user_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_user_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_user_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_user_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_out_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_out_V_user_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_user_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_user_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_user_V_1_sel;
    sc_signal< sc_logic > stream_out_V_user_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_user_V_1_state;
    sc_signal< sc_logic > stream_out_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_out_V_last_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_last_V_1_sel;
    sc_signal< sc_logic > stream_out_V_last_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_last_V_1_state;
    sc_signal< sc_logic > stream_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_out_V_id_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_id_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_id_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_id_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_out_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_out_V_id_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_id_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_id_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_id_V_1_sel;
    sc_signal< sc_logic > stream_out_V_id_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_id_V_1_state;
    sc_signal< sc_logic > stream_out_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_out_V_dest_V_1_data_out;
    sc_signal< sc_logic > stream_out_V_dest_V_1_vld_in;
    sc_signal< sc_logic > stream_out_V_dest_V_1_vld_out;
    sc_signal< sc_logic > stream_out_V_dest_V_1_ack_in;
    sc_signal< sc_logic > stream_out_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_out_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_out_V_dest_V_1_payload_B;
    sc_signal< sc_logic > stream_out_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > stream_out_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > stream_out_V_dest_V_1_sel;
    sc_signal< sc_logic > stream_out_V_dest_V_1_load_A;
    sc_signal< sc_logic > stream_out_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > stream_out_V_dest_V_1_state;
    sc_signal< sc_logic > stream_out_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > i_fu_251_p2;
    sc_signal< sc_lv<3> > i_reg_348;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > tmp_60_cast_fu_265_p1;
    sc_signal< sc_lv<6> > tmp_60_cast_reg_353;
    sc_signal< sc_lv<1> > exitcond11_i2_fu_245_p2;
    sc_signal< sc_lv<3> > j_fu_275_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > i_1_fu_301_p2;
    sc_signal< sc_lv<3> > i_1_reg_369;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > tmp_62_cast_fu_315_p1;
    sc_signal< sc_lv<6> > tmp_62_cast_reg_374;
    sc_signal< sc_lv<1> > exitcond11_i_fu_295_p2;
    sc_signal< sc_lv<3> > j_1_fu_325_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > matrixText_data_V_address0;
    sc_signal< sc_logic > matrixText_data_V_ce0;
    sc_signal< sc_logic > matrixText_data_V_we0;
    sc_signal< sc_lv<8> > matrixText_data_V_d0;
    sc_signal< sc_lv<8> > matrixText_data_V_q0;
    sc_signal< sc_lv<4> > matrixText_data_V_address1;
    sc_signal< sc_logic > matrixText_data_V_ce1;
    sc_signal< sc_logic > matrixText_data_V_we1;
    sc_signal< sc_lv<8> > matrixText_data_V_d1;
    sc_signal< sc_lv<8> > matrixText_data_V_q1;
    sc_signal< sc_lv<4> > matrixKey_data_V_address0;
    sc_signal< sc_logic > matrixKey_data_V_ce0;
    sc_signal< sc_logic > matrixKey_data_V_we0;
    sc_signal< sc_lv<8> > matrixKey_data_V_d0;
    sc_signal< sc_lv<8> > matrixKey_data_V_q0;
    sc_signal< sc_logic > matrixKey_data_V_ce1;
    sc_signal< sc_logic > matrixKey_data_V_we1;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_ap_start;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_ap_done;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_ap_idle;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_ap_ready;
    sc_signal< sc_lv<4> > grp_aesEncrypt_fu_174_state_data_V_address0;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_state_data_V_ce0;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_state_data_V_we0;
    sc_signal< sc_lv<8> > grp_aesEncrypt_fu_174_state_data_V_d0;
    sc_signal< sc_lv<4> > grp_aesEncrypt_fu_174_state_data_V_address1;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_state_data_V_ce1;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_state_data_V_we1;
    sc_signal< sc_lv<8> > grp_aesEncrypt_fu_174_state_data_V_d1;
    sc_signal< sc_lv<4> > grp_aesEncrypt_fu_174_masterKey_data_V_address0;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_masterKey_data_V_ce0;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_ap_start;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_ap_done;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_ap_idle;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_ap_ready;
    sc_signal< sc_lv<4> > grp_matrix2axi_fu_188_state_data_V_address0;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_state_data_V_ce0;
    sc_signal< sc_lv<4> > grp_matrix2axi_fu_188_state_data_V_address1;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_state_data_V_ce1;
    sc_signal< sc_lv<128> > grp_matrix2axi_fu_188_stream_out_TDATA;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_stream_out_TVALID;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_stream_out_TREADY;
    sc_signal< sc_lv<16> > grp_matrix2axi_fu_188_stream_out_TKEEP;
    sc_signal< sc_lv<16> > grp_matrix2axi_fu_188_stream_out_TSTRB;
    sc_signal< sc_lv<1> > grp_matrix2axi_fu_188_stream_out_TUSER;
    sc_signal< sc_lv<1> > grp_matrix2axi_fu_188_stream_out_TLAST;
    sc_signal< sc_lv<1> > grp_matrix2axi_fu_188_stream_out_TID;
    sc_signal< sc_lv<1> > grp_matrix2axi_fu_188_stream_out_TDEST;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_ap_start;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_ap_done;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_ap_idle;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_ap_ready;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_stream_in_key_TVALID;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_stream_in_key_TREADY;
    sc_signal< sc_lv<4> > grp_axi2matrix_fu_207_state_data_V_address0;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_state_data_V_ce0;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_state_data_V_we0;
    sc_signal< sc_lv<8> > grp_axi2matrix_fu_207_state_data_V_d0;
    sc_signal< sc_lv<4> > grp_axi2matrix_fu_207_state_data_V_address1;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_state_data_V_ce1;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_state_data_V_we1;
    sc_signal< sc_lv<8> > grp_axi2matrix_fu_207_state_data_V_d1;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_ap_start;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_ap_done;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_ap_idle;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_ap_ready;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_stream_in_key_TVALID;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_stream_in_key_TREADY;
    sc_signal< sc_lv<4> > grp_axi2matrix_fu_226_state_data_V_address0;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_state_data_V_ce0;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_state_data_V_we0;
    sc_signal< sc_lv<8> > grp_axi2matrix_fu_226_state_data_V_d0;
    sc_signal< sc_lv<4> > grp_axi2matrix_fu_226_state_data_V_address1;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_state_data_V_ce1;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_state_data_V_we1;
    sc_signal< sc_lv<8> > grp_axi2matrix_fu_226_state_data_V_d1;
    sc_signal< sc_lv<3> > i_0_i1_reg_130;
    sc_signal< sc_lv<1> > exitcond_i6_fu_269_p2;
    sc_signal< sc_lv<3> > j_0_i5_reg_141;
    sc_signal< sc_lv<3> > i_0_i_reg_152;
    sc_signal< sc_lv<1> > exitcond_i_fu_319_p2;
    sc_signal< sc_lv<3> > j_0_i_reg_163;
    sc_signal< sc_logic > grp_aesEncrypt_fu_174_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_matrix2axi_fu_188_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_axi2matrix_fu_207_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_axi2matrix_fu_226_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_63_cast_fu_290_p1;
    sc_signal< sc_lv<64> > tmp_64_cast_fu_340_p1;
    sc_signal< sc_lv<5> > tmp_fu_257_p3;
    sc_signal< sc_lv<6> > tmp_cast_fu_281_p1;
    sc_signal< sc_lv<6> > tmp_24_fu_285_p2;
    sc_signal< sc_lv<5> > tmp_s_fu_307_p3;
    sc_signal< sc_lv<6> > tmp_20_cast_fu_331_p1;
    sc_signal< sc_lv<6> > tmp_25_fu_335_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state11();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_exitcond11_i2_fu_245_p2();
    void thread_exitcond11_i_fu_295_p2();
    void thread_exitcond_i6_fu_269_p2();
    void thread_exitcond_i_fu_319_p2();
    void thread_grp_aesEncrypt_fu_174_ap_start();
    void thread_grp_axi2matrix_fu_207_ap_start();
    void thread_grp_axi2matrix_fu_207_stream_in_key_TVALID();
    void thread_grp_axi2matrix_fu_226_ap_start();
    void thread_grp_axi2matrix_fu_226_stream_in_key_TVALID();
    void thread_grp_matrix2axi_fu_188_ap_start();
    void thread_grp_matrix2axi_fu_188_stream_out_TREADY();
    void thread_i_1_fu_301_p2();
    void thread_i_fu_251_p2();
    void thread_j_1_fu_325_p2();
    void thread_j_fu_275_p2();
    void thread_matrixKey_data_V_address0();
    void thread_matrixKey_data_V_ce0();
    void thread_matrixKey_data_V_ce1();
    void thread_matrixKey_data_V_d0();
    void thread_matrixKey_data_V_we0();
    void thread_matrixKey_data_V_we1();
    void thread_matrixText_data_V_address0();
    void thread_matrixText_data_V_address1();
    void thread_matrixText_data_V_ce0();
    void thread_matrixText_data_V_ce1();
    void thread_matrixText_data_V_d0();
    void thread_matrixText_data_V_d1();
    void thread_matrixText_data_V_we0();
    void thread_matrixText_data_V_we1();
    void thread_stream_in_key_TREADY();
    void thread_stream_in_key_V_data_V_0_ack_in();
    void thread_stream_in_key_V_data_V_0_ack_out();
    void thread_stream_in_key_V_data_V_0_data_out();
    void thread_stream_in_key_V_data_V_0_load_A();
    void thread_stream_in_key_V_data_V_0_load_B();
    void thread_stream_in_key_V_data_V_0_sel();
    void thread_stream_in_key_V_data_V_0_state_cmp_full();
    void thread_stream_in_key_V_data_V_0_vld_in();
    void thread_stream_in_key_V_data_V_0_vld_out();
    void thread_stream_in_key_V_dest_V_0_ack_in();
    void thread_stream_in_key_V_dest_V_0_ack_out();
    void thread_stream_in_key_V_dest_V_0_data_out();
    void thread_stream_in_key_V_dest_V_0_load_A();
    void thread_stream_in_key_V_dest_V_0_load_B();
    void thread_stream_in_key_V_dest_V_0_sel();
    void thread_stream_in_key_V_dest_V_0_state_cmp_full();
    void thread_stream_in_key_V_dest_V_0_vld_in();
    void thread_stream_in_key_V_dest_V_0_vld_out();
    void thread_stream_in_key_V_id_V_0_ack_in();
    void thread_stream_in_key_V_id_V_0_ack_out();
    void thread_stream_in_key_V_id_V_0_data_out();
    void thread_stream_in_key_V_id_V_0_load_A();
    void thread_stream_in_key_V_id_V_0_load_B();
    void thread_stream_in_key_V_id_V_0_sel();
    void thread_stream_in_key_V_id_V_0_state_cmp_full();
    void thread_stream_in_key_V_id_V_0_vld_in();
    void thread_stream_in_key_V_id_V_0_vld_out();
    void thread_stream_in_key_V_keep_V_0_ack_in();
    void thread_stream_in_key_V_keep_V_0_ack_out();
    void thread_stream_in_key_V_keep_V_0_data_out();
    void thread_stream_in_key_V_keep_V_0_load_A();
    void thread_stream_in_key_V_keep_V_0_load_B();
    void thread_stream_in_key_V_keep_V_0_sel();
    void thread_stream_in_key_V_keep_V_0_state_cmp_full();
    void thread_stream_in_key_V_keep_V_0_vld_in();
    void thread_stream_in_key_V_keep_V_0_vld_out();
    void thread_stream_in_key_V_last_V_0_ack_in();
    void thread_stream_in_key_V_last_V_0_ack_out();
    void thread_stream_in_key_V_last_V_0_data_out();
    void thread_stream_in_key_V_last_V_0_load_A();
    void thread_stream_in_key_V_last_V_0_load_B();
    void thread_stream_in_key_V_last_V_0_sel();
    void thread_stream_in_key_V_last_V_0_state_cmp_full();
    void thread_stream_in_key_V_last_V_0_vld_in();
    void thread_stream_in_key_V_last_V_0_vld_out();
    void thread_stream_in_key_V_strb_V_0_ack_in();
    void thread_stream_in_key_V_strb_V_0_ack_out();
    void thread_stream_in_key_V_strb_V_0_data_out();
    void thread_stream_in_key_V_strb_V_0_load_A();
    void thread_stream_in_key_V_strb_V_0_load_B();
    void thread_stream_in_key_V_strb_V_0_sel();
    void thread_stream_in_key_V_strb_V_0_state_cmp_full();
    void thread_stream_in_key_V_strb_V_0_vld_in();
    void thread_stream_in_key_V_strb_V_0_vld_out();
    void thread_stream_in_key_V_user_V_0_ack_in();
    void thread_stream_in_key_V_user_V_0_ack_out();
    void thread_stream_in_key_V_user_V_0_data_out();
    void thread_stream_in_key_V_user_V_0_load_A();
    void thread_stream_in_key_V_user_V_0_load_B();
    void thread_stream_in_key_V_user_V_0_sel();
    void thread_stream_in_key_V_user_V_0_state_cmp_full();
    void thread_stream_in_key_V_user_V_0_vld_in();
    void thread_stream_in_key_V_user_V_0_vld_out();
    void thread_stream_in_text_TREADY();
    void thread_stream_in_text_V_data_V_0_ack_in();
    void thread_stream_in_text_V_data_V_0_ack_out();
    void thread_stream_in_text_V_data_V_0_data_out();
    void thread_stream_in_text_V_data_V_0_load_A();
    void thread_stream_in_text_V_data_V_0_load_B();
    void thread_stream_in_text_V_data_V_0_sel();
    void thread_stream_in_text_V_data_V_0_state_cmp_full();
    void thread_stream_in_text_V_data_V_0_vld_in();
    void thread_stream_in_text_V_data_V_0_vld_out();
    void thread_stream_in_text_V_dest_V_0_ack_in();
    void thread_stream_in_text_V_dest_V_0_ack_out();
    void thread_stream_in_text_V_dest_V_0_data_out();
    void thread_stream_in_text_V_dest_V_0_load_A();
    void thread_stream_in_text_V_dest_V_0_load_B();
    void thread_stream_in_text_V_dest_V_0_sel();
    void thread_stream_in_text_V_dest_V_0_state_cmp_full();
    void thread_stream_in_text_V_dest_V_0_vld_in();
    void thread_stream_in_text_V_dest_V_0_vld_out();
    void thread_stream_in_text_V_id_V_0_ack_in();
    void thread_stream_in_text_V_id_V_0_ack_out();
    void thread_stream_in_text_V_id_V_0_data_out();
    void thread_stream_in_text_V_id_V_0_load_A();
    void thread_stream_in_text_V_id_V_0_load_B();
    void thread_stream_in_text_V_id_V_0_sel();
    void thread_stream_in_text_V_id_V_0_state_cmp_full();
    void thread_stream_in_text_V_id_V_0_vld_in();
    void thread_stream_in_text_V_id_V_0_vld_out();
    void thread_stream_in_text_V_keep_V_0_ack_in();
    void thread_stream_in_text_V_keep_V_0_ack_out();
    void thread_stream_in_text_V_keep_V_0_data_out();
    void thread_stream_in_text_V_keep_V_0_load_A();
    void thread_stream_in_text_V_keep_V_0_load_B();
    void thread_stream_in_text_V_keep_V_0_sel();
    void thread_stream_in_text_V_keep_V_0_state_cmp_full();
    void thread_stream_in_text_V_keep_V_0_vld_in();
    void thread_stream_in_text_V_keep_V_0_vld_out();
    void thread_stream_in_text_V_last_V_0_ack_in();
    void thread_stream_in_text_V_last_V_0_ack_out();
    void thread_stream_in_text_V_last_V_0_data_out();
    void thread_stream_in_text_V_last_V_0_load_A();
    void thread_stream_in_text_V_last_V_0_load_B();
    void thread_stream_in_text_V_last_V_0_sel();
    void thread_stream_in_text_V_last_V_0_state_cmp_full();
    void thread_stream_in_text_V_last_V_0_vld_in();
    void thread_stream_in_text_V_last_V_0_vld_out();
    void thread_stream_in_text_V_strb_V_0_ack_in();
    void thread_stream_in_text_V_strb_V_0_ack_out();
    void thread_stream_in_text_V_strb_V_0_data_out();
    void thread_stream_in_text_V_strb_V_0_load_A();
    void thread_stream_in_text_V_strb_V_0_load_B();
    void thread_stream_in_text_V_strb_V_0_sel();
    void thread_stream_in_text_V_strb_V_0_state_cmp_full();
    void thread_stream_in_text_V_strb_V_0_vld_in();
    void thread_stream_in_text_V_strb_V_0_vld_out();
    void thread_stream_in_text_V_user_V_0_ack_in();
    void thread_stream_in_text_V_user_V_0_ack_out();
    void thread_stream_in_text_V_user_V_0_data_out();
    void thread_stream_in_text_V_user_V_0_load_A();
    void thread_stream_in_text_V_user_V_0_load_B();
    void thread_stream_in_text_V_user_V_0_sel();
    void thread_stream_in_text_V_user_V_0_state_cmp_full();
    void thread_stream_in_text_V_user_V_0_vld_in();
    void thread_stream_in_text_V_user_V_0_vld_out();
    void thread_stream_out_TDATA();
    void thread_stream_out_TDEST();
    void thread_stream_out_TID();
    void thread_stream_out_TKEEP();
    void thread_stream_out_TLAST();
    void thread_stream_out_TSTRB();
    void thread_stream_out_TUSER();
    void thread_stream_out_TVALID();
    void thread_stream_out_V_data_V_1_ack_in();
    void thread_stream_out_V_data_V_1_ack_out();
    void thread_stream_out_V_data_V_1_data_out();
    void thread_stream_out_V_data_V_1_load_A();
    void thread_stream_out_V_data_V_1_load_B();
    void thread_stream_out_V_data_V_1_sel();
    void thread_stream_out_V_data_V_1_state_cmp_full();
    void thread_stream_out_V_data_V_1_vld_in();
    void thread_stream_out_V_data_V_1_vld_out();
    void thread_stream_out_V_dest_V_1_ack_in();
    void thread_stream_out_V_dest_V_1_ack_out();
    void thread_stream_out_V_dest_V_1_data_out();
    void thread_stream_out_V_dest_V_1_load_A();
    void thread_stream_out_V_dest_V_1_load_B();
    void thread_stream_out_V_dest_V_1_sel();
    void thread_stream_out_V_dest_V_1_state_cmp_full();
    void thread_stream_out_V_dest_V_1_vld_in();
    void thread_stream_out_V_dest_V_1_vld_out();
    void thread_stream_out_V_id_V_1_ack_in();
    void thread_stream_out_V_id_V_1_ack_out();
    void thread_stream_out_V_id_V_1_data_out();
    void thread_stream_out_V_id_V_1_load_A();
    void thread_stream_out_V_id_V_1_load_B();
    void thread_stream_out_V_id_V_1_sel();
    void thread_stream_out_V_id_V_1_state_cmp_full();
    void thread_stream_out_V_id_V_1_vld_in();
    void thread_stream_out_V_id_V_1_vld_out();
    void thread_stream_out_V_keep_V_1_ack_in();
    void thread_stream_out_V_keep_V_1_ack_out();
    void thread_stream_out_V_keep_V_1_data_out();
    void thread_stream_out_V_keep_V_1_load_A();
    void thread_stream_out_V_keep_V_1_load_B();
    void thread_stream_out_V_keep_V_1_sel();
    void thread_stream_out_V_keep_V_1_state_cmp_full();
    void thread_stream_out_V_keep_V_1_vld_in();
    void thread_stream_out_V_keep_V_1_vld_out();
    void thread_stream_out_V_last_V_1_ack_in();
    void thread_stream_out_V_last_V_1_ack_out();
    void thread_stream_out_V_last_V_1_data_out();
    void thread_stream_out_V_last_V_1_load_A();
    void thread_stream_out_V_last_V_1_load_B();
    void thread_stream_out_V_last_V_1_sel();
    void thread_stream_out_V_last_V_1_state_cmp_full();
    void thread_stream_out_V_last_V_1_vld_in();
    void thread_stream_out_V_last_V_1_vld_out();
    void thread_stream_out_V_strb_V_1_ack_in();
    void thread_stream_out_V_strb_V_1_ack_out();
    void thread_stream_out_V_strb_V_1_data_out();
    void thread_stream_out_V_strb_V_1_load_A();
    void thread_stream_out_V_strb_V_1_load_B();
    void thread_stream_out_V_strb_V_1_sel();
    void thread_stream_out_V_strb_V_1_state_cmp_full();
    void thread_stream_out_V_strb_V_1_vld_in();
    void thread_stream_out_V_strb_V_1_vld_out();
    void thread_stream_out_V_user_V_1_ack_in();
    void thread_stream_out_V_user_V_1_ack_out();
    void thread_stream_out_V_user_V_1_data_out();
    void thread_stream_out_V_user_V_1_load_A();
    void thread_stream_out_V_user_V_1_load_B();
    void thread_stream_out_V_user_V_1_sel();
    void thread_stream_out_V_user_V_1_state_cmp_full();
    void thread_stream_out_V_user_V_1_vld_in();
    void thread_stream_out_V_user_V_1_vld_out();
    void thread_tmp_20_cast_fu_331_p1();
    void thread_tmp_24_fu_285_p2();
    void thread_tmp_25_fu_335_p2();
    void thread_tmp_60_cast_fu_265_p1();
    void thread_tmp_62_cast_fu_315_p1();
    void thread_tmp_63_cast_fu_290_p1();
    void thread_tmp_64_cast_fu_340_p1();
    void thread_tmp_cast_fu_281_p1();
    void thread_tmp_fu_257_p3();
    void thread_tmp_s_fu_307_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
