var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#a03d1dc6b6c2986f49b0adac0f6c6982b", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#a8149f9d522b7d53451b80e89ede9ad0b", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gaba135c2057fa966236c719949665f4c6", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gadbcea7b8144c69d08d453744b4fa27a5", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gae44e5edb057c33fd7309f666e5dc8efe", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga6131eb162466b6d944d3aab96c6303d8", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga305ccd896bd1522adcc3d89a286cf146", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga1d8ae5d7782f608623a56fce35c7c903", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gac46f2d2803e1988247d55b3ce4a5f5ef", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga268b90683f99d2dc547fa3cd822a7aa7", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga49bca46e0f2c3f834a74510d1280888f", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga8ebd987946c4f8c093bd9fa8fbb5ae5b", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga0916721a1025907242a2d2524439437c", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gae9ebb48332797a58316d655af19d5ce0", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga7064576ae49b719d196e000baff95c74", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gae600584a69cf9ebad7fd2d5e71a08f3e", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#gae54d337132583cc3eb22d9b1ac48d93c", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga854cb73c428430c763eda5cae9ec50d3", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga8074143b9901dde24a1f1c6f050911b3", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga31ba9a2365bc701e62cf0996820e3157", null ],
    [ "ALT_PINMUX_FPGA_I2C_EMAC0_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html#ga7ace2d8c323080c9711b8348c9b93c58", null ]
];