# MANUAL EDIT: stm32c0x_64 flash algorithm region modified
---
name: STM32C0 Series
manufacturer:
  id: 0x20
  cc: 0x0
generated_from_pack: true
pack_file_release: 2.0.0
variants:
- name: STM32C011D6
  package_variants:
  - STM32C011D6Yx
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20001800
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C011F4
  package_variants:
  - STM32C011F4Ux
  - STM32C011F4Px
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8004000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20001800
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C011F6
  package_variants:
  - STM32C011F6Ux
  - STM32C011F6Px
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20001800
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C011J4
  package_variants:
  - STM32C011J4Mx
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8004000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20001800
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C011J6
  package_variants:
  - STM32C011J6Mx
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20001800
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031C4
  package_variants:
  - STM32C031C4Tx
  - STM32C031C4Ux
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8004000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031C6
  package_variants:
  - STM32C031C6Tx
  - STM32C031C6Ux
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031F4
  package_variants:
  - STM32C031F4Px
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8004000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031F6
  package_variants:
  - STM32C031F6Px
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031G4
  package_variants:
  - STM32C031G4Ux
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8004000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031G6
  package_variants:
  - STM32C031G6Ux
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031K4
  package_variants:
  - STM32C031K4Tx
  - STM32C031K4Ux
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8004000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C031K6
  package_variants:
  - STM32C031K6Tx
  - STM32C031K6Ux
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8008000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20003000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_32
- name: STM32C071C8
  package_variants:
  - STM32C071C8Tx
  - STM32C071C8Ux
  - STM32C071C8TxN
  - STM32C071C8UxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8010000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071CB
  package_variants:
  - STM32C071CBTx
  - STM32C071CBUx
  - STM32C071CBTxN
  - STM32C071CBUxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8020000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071F8
  package_variants:
  - STM32C071F8Px
  - STM32C071F8PxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8010000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071FB
  package_variants:
  - STM32C071FBPx
  - STM32C071FBYx
  - STM32C071FBPxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8020000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071G8
  package_variants:
  - STM32C071G8Ux
  - STM32C071G8UxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8010000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071GB
  package_variants:
  - STM32C071GBUx
  - STM32C071GBUxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8020000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071K8
  package_variants:
  - STM32C071K8Tx
  - STM32C071K8Ux
  - STM32C071K8TxN
  - STM32C071K8UxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8010000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071KB
  package_variants:
  - STM32C071KBTx
  - STM32C071KBUx
  - STM32C071KBTxN
  - STM32C071KBUxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8020000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071R8
  package_variants:
  - STM32C071R8Tx
  - STM32C071R8Ix
  - STM32C071R8TxN
  - STM32C071R8IxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8010000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
- name: STM32C071RB
  package_variants:
  - STM32C071RBTx
  - STM32C071RBTxN
  - STM32C071RBIxN
  cores:
  - name: main
    type: armv6m
    core_access_options: !Arm
      ap: !v1 0
  memory_map:
  - !Nvm
    name: BANK_1
    range:
      start: 0x8000000
      end: 0x8020000
    cores:
    - main
    access:
      write: false
      boot: true
  - !Ram
    name: SRAM
    range:
      start: 0x20000000
      end: 0x20006000
    cores:
    - main
  flash_algorithms:
  - stm32c0x_64
flash_algorithms:
- name: stm32c0x_32
  description: STM32C0x_32
  default: true
  instructions: crZlSGVJCGEIasADDdRlSGNKAmBSEAJgBiJCYGJKgmBiSNIQQmB/IgJgSGkAKAPaX0iIYF9IiGBitgAgcEdXSEFpggQRQ0FhACBwRwEgcEdytlJIAWnJA/zUQmkEIQpDQmFCaYsDGkNCYQJp0gP81ANpSUoTQgLQAmEBIHBHQmmKQ0JhYrYAIHBHELVytkJKQkkKYUtp/yTkAKNDS2EjBsAYTGkACgIjGEMEQ0xhTGnYAwRDTGEMaeQD/NQMaRRCAtAKYQEgEL1KaZpDSmEBItIGEmhSHALRCmgCQwpgYrYAIBC98LWIsIRGcrbJHcsIKknbAAhpwAP81C9ICGFIaQEkIENIYW1GMuAIKwzTYEYUaARgVGhEYAgwCDKERgg7CGnAA/zUG+AAIATghgAUeEAcrFFSHJhC+NMAJP8nCCDGGgPg4BiAAC9QZBymQvnYCGnAA/zUYEYAmwNgQ2AAIwhpwAcE0AxICGEBIAiw8L0AK8rRSGlACEAASGEBIMAGAGhAHATQCGgBIhIEkEMIYGK2ACDq5wAA+sMAAAAgAkCqqgAAADAAQP8PAAAALABAIwFnRauJ783/AQAAAAAAAA==
  pc_init: 0x1
  pc_uninit: 0x3f
  pc_program_page: 0xe5
  pc_erase_sector: 0x8b
  pc_erase_all: 0x51
  data_section_offset: 0x1bc
  flash_properties:
    address_range:
      start: 0x8000000
      end: 0x8008000
    page_size: 0x400
    erased_byte_value: 0xff
    program_page_timeout: 400
    erase_sector_timeout: 400
    sectors:
    - size: 0x800
      address: 0x0
- name: stm32c0x_64
  description: STM32C0x_64
  default: true
  instructions: 7/MQgHK2EUgRSYFggWnJAwTVwWgAKRLUACBwRw1JDkoKYA5KCmAGIkpgDUqKYA1JDUpKYH8iCmDBaAAp7NULSQFgC0kBYAAgcEfARgggAkD6wwAAADAAQKqqAABVVQAA/w8AAAAsAED/AQAAIwFnRauJ780BIMAHAkkKaAJDCmAAIHBHFCACQAEgcEcQte/zEIBytgEgAgQVSQtoE0II0AtoE0IF0AtoE0IC0AtoE0Lz0UxoBCMcQ0xgTGgUQ0xgDGgUQgjQDGgUQgXQDGgUQgLQDGgUQvPRDGgGShRCAdAKYBC9SGiYQ0hgACAQvcBGECACQPrDAABwte/zEIFythtJCh8bSxNg/yTkAA1opUMNYB8k5AYAGQAKDGgEQwIlLEMMYAEgBAQOaCZDDmAWaCZCCNAWaCZCBdAWaCZCAtAWaCZC89EWaB5CAdATYHC9CGioQwhgASDABgJoACBSHADQcL0UOQpoIkMKYHC9wEYUIAJA+sMAAPC1jrATRgVG7/MQgHK2zh0BIACQBARbSQhoIEII0AhoIEIF0AhoIEIC0AhoIELz0VVICGBIaACaEENIYAcghkMGqIAwAZAF4Ag+CDUIaMAHANCB4AAuANGD4AguEdMYaChgWGhoYAgzCGggQuzQCGggQunQCGggQubQCGggQvPR4ucYeAOQBpABLgHRWxwg4Fh4B5ACLgHRmxwa4Jh4CJADLgHR2xwU4Nh4CZAELgHRGx0O4Bh5CpAFLgHRWx0I4Fh5C5AGLgHRmx0C4Jh5DJDbHQWTBJUIIIMbAyAEKwKQAdIAJw7gHUaFQ7AABq84GAAn/yICYEJggmDCYBAwPx29QvbRApgDQA7QuBmAAAat/yIqUAErB9AGrUUZamACKwLQBqvAGIJgCGggQgjQCGggQgXQCGggQgLQCGggQvPRBJ0DmChgAZgAaGhgACYFmwhowAcA0X3nDEgIYACYDrDwvUpoASOaQ0pg2gYSaAAgUhwE0BsEEDkKaJpDCmAOsPC9wEYQIAJA/wEAAPrDAAAAAAAA
  pc_init: 0x1
  pc_uninit: 0x75
  pc_program_page: 0x179
  pc_erase_sector: 0xf9
  pc_erase_all: 0x8d
  data_section_offset: 0x308
  flash_properties:
    address_range:
      start: 0x8000000
      # MANUAL EDIT: extended region from 64KB to 128KB
      end: 0x8020000
    page_size: 0x800
    erased_byte_value: 0xff
    program_page_timeout: 400
    erase_sector_timeout: 400
    sectors:
    - size: 0x800
      address: 0x0
