Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jun  9 15:18:58 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.396        0.000                      0                76192        0.021        0.000                      0                76192        3.750        0.000                       0                 32337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.396        0.000                      0                76192        0.021        0.000                      0                76192        3.750        0.000                       0                 32337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_3_8_reg_5214_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 4.507ns (50.107%)  route 4.488ns (49.893%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.842     3.136    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/aclk
    DSP48_X0Y14          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[3]
                         net (fo=1, routed)           1.103     8.247    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[1]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.397 r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[1]_INST_0/O
                         net (fo=2, routed)           0.619     9.016    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/r_tdata[1]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.348     9.364 r  design_1_i/yolo_conv_top_0/inst/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U108/tmp_3_13_reg_5322[1]_i_1/O
                         net (fo=8, routed)           2.766    12.130    design_1_i/yolo_conv_top_0/inst/grp_fu_1038_p2[1]
    SLICE_X40Y79         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_3_8_reg_5214_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.468    12.647    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X40Y79         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_3_8_reg_5214_reg[1]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.081    12.527    design_1_i/yolo_conv_top_0/inst/tmp_3_8_reg_5214_reg[1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/tmp_90_reg_2872_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 1.312ns (17.357%)  route 6.247ns (82.643%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.636     2.930    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X51Y61         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     3.386 r  design_1_i/yolo_conv_top_0/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=94, routed)          2.091     5.477    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/weight_offset_read_reg_2809_reg[7][0]
    SLICE_X64Y39         LUT4 (Prop_lut4_I3_O)        0.152     5.629 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/weight_offset_read_reg_2809[6]_i_2/O
                         net (fo=17, routed)          0.720     6.349    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/p_184_in
    SLICE_X63Y39         LUT6 (Prop_lut6_I2_O)        0.332     6.681 f  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/weight_offset_read_reg_2809[2]_i_2__0/O
                         net (fo=1, routed)           0.685     7.365    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/weight_offset_read_reg_2809[2]_i_2__0_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.489 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/weight_offset_read_reg_2809[2]_i_1__0/O
                         net (fo=8, routed)           1.487     8.976    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/add_ln72_11_reg_4813_reg[2]
    SLICE_X81Y44         LUT5 (Prop_lut5_I2_O)        0.124     9.100 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/tmp_90_reg_2872_reg_i_10__0/O
                         net (fo=1, routed)           0.319     9.420    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/tmp_90_reg_2872_reg_i_10__0_n_0
    SLICE_X82Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/tmp_90_reg_2872_reg_i_1__0/O
                         net (fo=2, routed)           0.946    10.489    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/mul_ln186_4_fu_2746_p0[8]
    DSP48_X3Y16          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/tmp_90_reg_2872_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.711    12.890    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/ap_clk
    DSP48_X3Y16          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/tmp_90_reg_2872_reg/CLK
                         clock pessimism              0.115    13.005    
                         clock uncertainty           -0.154    12.851    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -1.928    10.923    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/tmp_90_reg_2872_reg
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U15/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.456ns (5.098%)  route 8.489ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.922ns = ( 12.922 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.647     2.941    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ap_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/Q
                         net (fo=1791, routed)        8.489    11.886    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U15/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclken
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U15/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.743    12.922    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U15/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y43          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U15/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.129    13.051    
                         clock uncertainty           -0.154    12.896    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    12.372    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U15/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.269ns (13.975%)  route 7.812ns (86.025%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.698     2.992    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ap_clk
    SLICE_X54Y70         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/Q
                         net (fo=22, routed)          1.099     4.569    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg_n_0_[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.295     4.864 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4/O
                         net (fo=67, routed)          1.346     6.210    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.334 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3/O
                         net (fo=10, routed)          0.477     6.811    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3_n_0
    SLICE_X54Y61         LUT3 (Prop_lut3_I2_O)        0.124     6.935 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_4/O
                         net (fo=27, routed)          1.074     8.009    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/select_ln35_14_reg_3884_pp0_iter12_reg_reg[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_1/O
                         net (fo=5588, routed)        2.313    10.446    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/grp_fu_1028_ce
    SLICE_X88Y9          LUT2 (Prop_lut2_I1_O)        0.124    10.570 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q4[28]_i_1/O
                         net (fo=914, routed)         1.503    12.073    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/E[0]
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.626    12.806    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_clk
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[1]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X99Y2          FDRE (Setup_fdre_C_CE)      -0.205    12.561    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.269ns (13.975%)  route 7.812ns (86.025%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.698     2.992    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ap_clk
    SLICE_X54Y70         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/Q
                         net (fo=22, routed)          1.099     4.569    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg_n_0_[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.295     4.864 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4/O
                         net (fo=67, routed)          1.346     6.210    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.334 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3/O
                         net (fo=10, routed)          0.477     6.811    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3_n_0
    SLICE_X54Y61         LUT3 (Prop_lut3_I2_O)        0.124     6.935 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_4/O
                         net (fo=27, routed)          1.074     8.009    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/select_ln35_14_reg_3884_pp0_iter12_reg_reg[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_1/O
                         net (fo=5588, routed)        2.313    10.446    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/grp_fu_1028_ce
    SLICE_X88Y9          LUT2 (Prop_lut2_I1_O)        0.124    10.570 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q4[28]_i_1/O
                         net (fo=914, routed)         1.503    12.073    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/E[0]
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.626    12.806    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/ap_clk
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[2]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X99Y2          FDRE (Setup_fdre_C_CE)      -0.205    12.561    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_10_U/window_macc_kernel_weight_10_rom_U/q4_reg[2]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.269ns (13.975%)  route 7.812ns (86.025%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.698     2.992    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ap_clk
    SLICE_X54Y70         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/Q
                         net (fo=22, routed)          1.099     4.569    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg_n_0_[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.295     4.864 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4/O
                         net (fo=67, routed)          1.346     6.210    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.334 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3/O
                         net (fo=10, routed)          0.477     6.811    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3_n_0
    SLICE_X54Y61         LUT3 (Prop_lut3_I2_O)        0.124     6.935 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_4/O
                         net (fo=27, routed)          1.074     8.009    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/select_ln35_14_reg_3884_pp0_iter12_reg_reg[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_1/O
                         net (fo=5588, routed)        2.313    10.446    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/grp_fu_1028_ce
    SLICE_X88Y9          LUT2 (Prop_lut2_I1_O)        0.124    10.570 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q4[28]_i_1/O
                         net (fo=914, routed)         1.503    12.073    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/E[0]
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.626    12.806    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/ap_clk
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[1]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X99Y2          FDRE (Setup_fdre_C_CE)      -0.205    12.561    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.269ns (13.975%)  route 7.812ns (86.025%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.698     2.992    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ap_clk
    SLICE_X54Y70         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg[0]/Q
                         net (fo=22, routed)          1.099     4.569    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/icmp_ln207_2_reg_947_reg_n_0_[0]
    SLICE_X53Y70         LUT6 (Prop_lut6_I1_O)        0.295     4.864 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4/O
                         net (fo=67, routed)          1.346     6.210    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/outStream_V_data_1_payload_A[31]_i_4_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.334 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3/O
                         net (fo=10, routed)          0.477     6.811    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/line_buff_group_val_25_reg_4053[31]_i_3_n_0
    SLICE_X54Y61         LUT3 (Prop_lut3_I2_O)        0.124     6.935 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_4/O
                         net (fo=27, routed)          1.074     8.009    design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/select_ln35_14_reg_3884_pp0_iter12_reg_reg[0]
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_974/ce_r_i_1/O
                         net (fo=5588, routed)        2.313    10.446    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/grp_fu_1028_ce
    SLICE_X88Y9          LUT2 (Prop_lut2_I1_O)        0.124    10.570 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q4[28]_i_1/O
                         net (fo=914, routed)         1.503    12.073    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/E[0]
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.626    12.806    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/ap_clk
    SLICE_X99Y2          FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[2]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X99Y2          FDRE (Setup_fdre_C_CE)      -0.205    12.561    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/kernel_weight_11_U/window_macc_kernel_weight_11_rom_U/q4_reg[2]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.456ns (4.981%)  route 8.698ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.647     2.941    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ap_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/Q
                         net (fo=1791, routed)        8.698    12.095    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclken
    SLICE_X39Y113        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.648    12.827    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.456ns (4.981%)  route 8.698ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.647     2.941    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ap_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/Q
                         net (fo=1791, routed)        8.698    12.095    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclken
    SLICE_X39Y113        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.648    12.827    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 0.456ns (4.981%)  route 8.698ns (95.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.647     2.941    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ap_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg/Q
                         net (fo=1791, routed)        8.698    12.095    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclken
    SLICE_X39Y113        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       1.648    12.827    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X39Y113        FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U14/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.219%)  route 0.210ns (59.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.557     0.893    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[47]/Q
                         net (fo=1, routed)           0.210     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[40]
    SLICE_X52Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.819     1.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X52Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.072     1.222    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.232%)  route 0.224ns (57.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.224     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.867%)  route 0.222ns (61.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y6          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[2]/Q
                         net (fo=2, routed)           0.222     1.256    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[2]
    SLICE_X49Y4          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.829     1.195    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y4          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[2]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y4          FDRE (Hold_fdre_C_D)         0.071     1.231    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.855%)  route 0.231ns (62.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.615     0.951    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/ap_clk
    SLICE_X105Y48        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[9]/Q
                         net (fo=1, routed)           0.231     1.323    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/Q[9]
    SLICE_X105Y56        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.879     1.245    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/ap_clk
    SLICE_X105Y56        FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[9]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X105Y56        FDRE (Hold_fdre_C_D)         0.075     1.290    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_928/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.834%)  route 0.202ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.561     0.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[7]/Q
                         net (fo=2, routed)           0.202     1.262    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[7]
    SLICE_X51Y4          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y4          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.071     1.227    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.588     0.924    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X15Y19         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X14Y19         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.855     1.221    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X14Y19         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.937    
    SLICE_X14Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.586     0.922    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X11Y21         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][7][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.118    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/DIA0
    SLICE_X10Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.853     1.219    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/WCLK
    SLICE_X10Y21         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/tmp_53_reg_5398_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.832%)  route 0.222ns (61.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.556     0.892    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X44Y93         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_53_reg_5398_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/yolo_conv_top_0/inst/tmp_53_reg_5398_reg[31]/Q
                         net (fo=1, routed)           0.222     1.255    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]_0[31]
    SLICE_X51Y94         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.820     1.186    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/ap_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.614     0.950    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/ap_clk
    SLICE_X96Y49         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDRE (Prop_fdre_C_Q)         0.164     1.114 r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/ap_phi_reg_pp0_iter14_UnifiedRetVal_i_reg_1904_reg[14]/Q
                         net (fo=1, routed)           0.196     1.310    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/Q[14]
    SLICE_X96Y54         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.877     1.243    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/ap_clk
    SLICE_X96Y54         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[14]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X96Y54         FDRE (Hold_fdre_C_D)         0.059     1.272    design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_882/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1_U19/din0_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.930%)  route 0.203ns (59.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.560     0.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/Q
                         net (fo=1, routed)           0.203     1.240    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[28]
    SLICE_X51Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=32406, routed)       0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.046     1.202    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X0Y5    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U117/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            4.275         10.000      5.725      DSP48_X1Y11   design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U116/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y15   design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U116/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y9    design_1_i/yolo_conv_top_0/inst/yolo_conv_top_dmul_64ns_64ns_64_6_max_dsp_1_U117/yolo_conv_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   design_1_i/yolo_conv_top_0/inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y3   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y18  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y10  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y10  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK



