--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
2 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<4>                       SLICE_X48Y63.B    SLICE_X49Y63.A5  !
 ! data_ext<5>                       SLICE_X49Y62.C    SLICE_X49Y64.A5  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1550 paths analyzed, 309 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.780ns.
--------------------------------------------------------------------------------

Paths for end point cont/state_13 (SLICE_X31Y81.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_8 (FF)
  Destination:          cont/state_13 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (0.564 - 0.683)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_8 to cont/state_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y85.AQ      Tcko                  0.450   cont/clock_counter<11>
                                                       cont/clock_counter_8
    SLICE_X23Y85.A1      net (fanout=2)        0.871   cont/clock_counter<8>
    SLICE_X23Y85.A       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X23Y84.A4      net (fanout=1)        0.490   cont/state_cmp_eq000059
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y81.SR      net (fanout=9)        1.080   cont/n_state<15>1
    SLICE_X31Y81.CLK     Tsrck                 0.547   cont/state<14>
                                                       cont/state_13
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.185ns logic, 2.441ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_14 (FF)
  Destination:          cont/state_13 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.564 - 0.679)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_14 to cont/state_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.CQ      Tcko                  0.450   cont/clock_counter<15>
                                                       cont/clock_counter_14
    SLICE_X23Y86.A1      net (fanout=2)        0.858   cont/clock_counter<14>
    SLICE_X23Y86.A       Tilo                  0.094   cont/state_cmp_eq000023
                                                       cont/state_cmp_eq000023
    SLICE_X23Y84.A6      net (fanout=1)        0.285   cont/state_cmp_eq000023
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y81.SR      net (fanout=9)        1.080   cont/n_state<15>1
    SLICE_X31Y81.CLK     Tsrck                 0.547   cont/state<14>
                                                       cont/state_13
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.185ns logic, 2.223ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_5 (FF)
  Destination:          cont/state_13 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.564 - 0.687)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_5 to cont/state_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.BQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_5
    SLICE_X23Y84.B1      net (fanout=2)        0.864   cont/clock_counter<5>
    SLICE_X23Y84.B       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq000095
    SLICE_X23Y84.A5      net (fanout=1)        0.224   cont/state_cmp_eq000095
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y81.SR      net (fanout=9)        1.080   cont/n_state<15>1
    SLICE_X31Y81.CLK     Tsrck                 0.547   cont/state<14>
                                                       cont/state_13
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.185ns logic, 2.168ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point cont/state_14 (SLICE_X31Y81.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_8 (FF)
  Destination:          cont/state_14 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (0.564 - 0.683)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_8 to cont/state_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y85.AQ      Tcko                  0.450   cont/clock_counter<11>
                                                       cont/clock_counter_8
    SLICE_X23Y85.A1      net (fanout=2)        0.871   cont/clock_counter<8>
    SLICE_X23Y85.A       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X23Y84.A4      net (fanout=1)        0.490   cont/state_cmp_eq000059
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y81.SR      net (fanout=9)        1.080   cont/n_state<15>1
    SLICE_X31Y81.CLK     Tsrck                 0.547   cont/state<14>
                                                       cont/state_14
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.185ns logic, 2.441ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_14 (FF)
  Destination:          cont/state_14 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.564 - 0.679)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_14 to cont/state_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.CQ      Tcko                  0.450   cont/clock_counter<15>
                                                       cont/clock_counter_14
    SLICE_X23Y86.A1      net (fanout=2)        0.858   cont/clock_counter<14>
    SLICE_X23Y86.A       Tilo                  0.094   cont/state_cmp_eq000023
                                                       cont/state_cmp_eq000023
    SLICE_X23Y84.A6      net (fanout=1)        0.285   cont/state_cmp_eq000023
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y81.SR      net (fanout=9)        1.080   cont/n_state<15>1
    SLICE_X31Y81.CLK     Tsrck                 0.547   cont/state<14>
                                                       cont/state_14
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.185ns logic, 2.223ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_5 (FF)
  Destination:          cont/state_14 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (0.564 - 0.687)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_5 to cont/state_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.BQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_5
    SLICE_X23Y84.B1      net (fanout=2)        0.864   cont/clock_counter<5>
    SLICE_X23Y84.B       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq000095
    SLICE_X23Y84.A5      net (fanout=1)        0.224   cont/state_cmp_eq000095
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y81.SR      net (fanout=9)        1.080   cont/n_state<15>1
    SLICE_X31Y81.CLK     Tsrck                 0.547   cont/state<14>
                                                       cont/state_14
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.185ns logic, 2.168ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point cont/state_5 (SLICE_X31Y82.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_8 (FF)
  Destination:          cont/state_5 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.121ns (0.562 - 0.683)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_8 to cont/state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y85.AQ      Tcko                  0.450   cont/clock_counter<11>
                                                       cont/clock_counter_8
    SLICE_X23Y85.A1      net (fanout=2)        0.871   cont/clock_counter<8>
    SLICE_X23Y85.A       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X23Y84.A4      net (fanout=1)        0.490   cont/state_cmp_eq000059
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y82.SR      net (fanout=9)        1.077   cont/n_state<15>1
    SLICE_X31Y82.CLK     Tsrck                 0.547   cont/state<7>
                                                       cont/state_5
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.185ns logic, 2.438ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_14 (FF)
  Destination:          cont/state_5 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.405ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (0.562 - 0.679)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_14 to cont/state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.CQ      Tcko                  0.450   cont/clock_counter<15>
                                                       cont/clock_counter_14
    SLICE_X23Y86.A1      net (fanout=2)        0.858   cont/clock_counter<14>
    SLICE_X23Y86.A       Tilo                  0.094   cont/state_cmp_eq000023
                                                       cont/state_cmp_eq000023
    SLICE_X23Y84.A6      net (fanout=1)        0.285   cont/state_cmp_eq000023
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y82.SR      net (fanout=9)        1.077   cont/n_state<15>1
    SLICE_X31Y82.CLK     Tsrck                 0.547   cont/state<7>
                                                       cont/state_5
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.185ns logic, 2.220ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_5 (FF)
  Destination:          cont/state_5 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.562 - 0.687)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_5 to cont/state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.BQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_5
    SLICE_X23Y84.B1      net (fanout=2)        0.864   cont/clock_counter<5>
    SLICE_X23Y84.B       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq000095
    SLICE_X23Y84.A5      net (fanout=1)        0.224   cont/state_cmp_eq000095
    SLICE_X23Y84.A       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X31Y82.SR      net (fanout=9)        1.077   cont/n_state<15>1
    SLICE_X31Y82.CLK     Tsrck                 0.547   cont/state<7>
                                                       cont/state_5
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.185ns logic, 2.165ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cont/statediv/clock_out (SLICE_X48Y85.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont/statediv/counter_0 (FF)
  Destination:          cont/statediv/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.143 - 0.133)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cont/statediv/counter_0 to cont/statediv/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y85.AQ      Tcko                  0.414   cont/statediv/counter<1>
                                                       cont/statediv/counter_0
    SLICE_X48Y85.A6      net (fanout=4)        0.284   cont/statediv/counter<0>
    SLICE_X48Y85.CLK     Tah         (-Th)     0.219   cont/statediv/clock_out1
                                                       cont/statediv/clock_out_rstpot
                                                       cont/statediv/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq12div/counter_5 (SLICE_X53Y87.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq12div/counter_2 (FF)
  Destination:          audio/freq12div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.135 - 0.121)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq12div/counter_2 to audio/freq12div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.BQ      Tcko                  0.433   audio/freq12div/counter<3>
                                                       audio/freq12div/counter_2
    SLICE_X53Y87.B6      net (fanout=4)        0.280   audio/freq12div/counter<2>
    SLICE_X53Y87.CLK     Tah         (-Th)     0.196   audio/freq12div/counter<5>
                                                       audio/freq12div/Mcount_counter_xor<5>11
                                                       audio/freq12div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.237ns logic, 0.280ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point cont/statediv/clock_out (SLICE_X48Y85.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont/statediv/counter_2 (FF)
  Destination:          cont/statediv/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.143 - 0.133)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cont/statediv/counter_2 to cont/statediv/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y85.BQ      Tcko                  0.414   cont/statediv/counter<1>
                                                       cont/statediv/counter_2
    SLICE_X48Y85.A4      net (fanout=3)        0.357   cont/statediv/counter<2>
    SLICE_X48Y85.CLK     Tah         (-Th)     0.219   cont/statediv/clock_out1
                                                       cont/statediv/clock_out_rstpot
                                                       cont/statediv/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.195ns logic, 0.357ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: audio/framediv/counter<3>/CLK
  Logical resource: audio/framediv/counter_0/CK
  Location pin: SLICE_X53Y93.CLK
  Clock network: ac97_bitclk_BUFGP
--------------------------------------------------------------------------------
Slack: 80.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: audio/framediv/counter<3>/CLK
  Logical resource: audio/framediv/counter_0/CK
  Location pin: SLICE_X53Y93.CLK
  Clock network: ac97_bitclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    3.780|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1550 paths, 0 nets, and 289 connections

Design statistics:
   Minimum period:   3.780ns{1}   (Maximum frequency: 264.550MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  5 21:42:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



