Warning (10268): Verilog HDL information at RegisterFile.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/RegisterFile.sv Line: 15
Warning (10273): Verilog HDL warning at Extend_24_to_32.sv(20): extended using "x" or "z" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv Line: 20
