<stg><name>kernel_gemm_relu_Pipeline_l_S_i_j_k_0_i_l_k</name>


<trans_list>

<trans id="1277" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten151 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten151"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %indvar_flatten151

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten151_load = load i13 %indvar_flatten151

]]></Node>
<StgValue><ssdm name="indvar_flatten151_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:2 %icmp_ln25 = icmp_eq  i13 %indvar_flatten151_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:3 %add_ln25_1 = add i13 %indvar_flatten151_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln25 = br i1 %icmp_ln25, void %.preheader, void %gemm_stage.exit.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0 %k_load = load i7 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2 %add_ln25 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5 %icmp_ln26 = icmp_eq  i7 %k_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:6 %select_ln25 = select i1 %icmp_ln26, i7 0, i7 %k_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:7 %select_ln25_1 = select i1 %icmp_ln26, i7 %add_ln25, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="7">
<![CDATA[
.preheader:8 %empty_33 = trunc i7 %select_ln25_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader:9 %tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln25_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="13">
<![CDATA[
.preheader:10 %tmp_5_cast1 = zext i13 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:11 %tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12 %C_addr = getelementptr i32 %C, i64 0, i64 %tmp_5_cast1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:13 %or_ln32 = or i13 %tmp_5, i13 1

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:14 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15 %C_addr_1 = getelementptr i32 %C, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="7">
<![CDATA[
.preheader:203 %select_ln25_cast = zext i7 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln25_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:204 %empty_34 = add i12 %tmp_5_cast, i12 %select_ln25_cast

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="12">
<![CDATA[
.preheader:205 %p_cast = zext i12 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:206 %buf0_addr = getelementptr i32 %buf0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="buf0_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader:207 %tmp_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln25, i6 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="13">
<![CDATA[
.preheader:208 %zext_ln30 = zext i13 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:209 %buf1_addr = getelementptr i32 %buf1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buf1_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="12">
<![CDATA[
.preheader:400 %v6 = load i12 %buf0_addr

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="12">
<![CDATA[
.preheader:401 %buf1_load = load i12 %buf1_addr

]]></Node>
<StgValue><ssdm name="buf1_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="12">
<![CDATA[
.preheader:403 %C_load = load i12 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="12">
<![CDATA[
.preheader:408 %C_load_1 = load i12 %C_addr_1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:721 %add_ln26 = add i7 %select_ln25, i7 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:722 %store_ln25 = store i13 %add_ln25_1, i13 %indvar_flatten151

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:723 %store_ln25 = store i7 %select_ln25_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:724 %store_ln26 = store i7 %add_ln26, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0">
<![CDATA[
gemm_stage.exit.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:16 %or_ln32_1 = or i13 %tmp_5, i13 2

]]></Node>
<StgValue><ssdm name="or_ln32_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:17 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18 %C_addr_2 = getelementptr i32 %C, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:19 %or_ln32_2 = or i13 %tmp_5, i13 3

]]></Node>
<StgValue><ssdm name="or_ln32_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:20 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:21 %C_addr_3 = getelementptr i32 %C, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:210 %or_ln30 = or i13 %tmp_65, i13 1

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:211 %tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:212 %buf1_addr_1 = getelementptr i32 %buf1, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="buf1_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="12">
<![CDATA[
.preheader:400 %v6 = load i12 %buf0_addr

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="12">
<![CDATA[
.preheader:401 %buf1_load = load i12 %buf1_addr

]]></Node>
<StgValue><ssdm name="buf1_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:402 %v8 = fmul i32 %v6, i32 %buf1_load

]]></Node>
<StgValue><ssdm name="v8"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="12">
<![CDATA[
.preheader:403 %C_load = load i12 %C_addr

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
.preheader:406 %buf1_load_1 = load i12 %buf1_addr_1

]]></Node>
<StgValue><ssdm name="buf1_load_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="12">
<![CDATA[
.preheader:408 %C_load_1 = load i12 %C_addr_1

]]></Node>
<StgValue><ssdm name="C_load_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="12">
<![CDATA[
.preheader:413 %C_load_2 = load i12 %C_addr_2

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="12">
<![CDATA[
.preheader:418 %C_load_3 = load i12 %C_addr_3

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:22 %or_ln32_3 = or i13 %tmp_5, i13 4

]]></Node>
<StgValue><ssdm name="or_ln32_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:23 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %C_addr_4 = getelementptr i32 %C, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:25 %or_ln32_4 = or i13 %tmp_5, i13 5

]]></Node>
<StgValue><ssdm name="or_ln32_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:26 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %C_addr_5 = getelementptr i32 %C, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:213 %or_ln30_1 = or i13 %tmp_65, i13 2

]]></Node>
<StgValue><ssdm name="or_ln30_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:214 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:215 %buf1_addr_2 = getelementptr i32 %buf1, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="buf1_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:402 %v8 = fmul i32 %v6, i32 %buf1_load

]]></Node>
<StgValue><ssdm name="v8"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
.preheader:406 %buf1_load_1 = load i12 %buf1_addr_1

]]></Node>
<StgValue><ssdm name="buf1_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407 %v8_1 = fmul i32 %v6, i32 %buf1_load_1

]]></Node>
<StgValue><ssdm name="v8_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
.preheader:411 %buf1_load_2 = load i12 %buf1_addr_2

]]></Node>
<StgValue><ssdm name="buf1_load_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="12">
<![CDATA[
.preheader:413 %C_load_2 = load i12 %C_addr_2

]]></Node>
<StgValue><ssdm name="C_load_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="12">
<![CDATA[
.preheader:418 %C_load_3 = load i12 %C_addr_3

]]></Node>
<StgValue><ssdm name="C_load_3"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="12">
<![CDATA[
.preheader:423 %C_load_4 = load i12 %C_addr_4

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="12">
<![CDATA[
.preheader:428 %C_load_5 = load i12 %C_addr_5

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:28 %or_ln32_5 = or i13 %tmp_5, i13 6

]]></Node>
<StgValue><ssdm name="or_ln32_5"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:29 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %C_addr_6 = getelementptr i32 %C, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:31 %or_ln32_6 = or i13 %tmp_5, i13 7

]]></Node>
<StgValue><ssdm name="or_ln32_6"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:32 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %C_addr_7 = getelementptr i32 %C, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:216 %or_ln30_2 = or i13 %tmp_65, i13 3

]]></Node>
<StgValue><ssdm name="or_ln30_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:217 %tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:218 %buf1_addr_3 = getelementptr i32 %buf1, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="buf1_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:404 %v = fadd i32 %C_load, i32 %v8

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407 %v8_1 = fmul i32 %v6, i32 %buf1_load_1

]]></Node>
<StgValue><ssdm name="v8_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
.preheader:411 %buf1_load_2 = load i12 %buf1_addr_2

]]></Node>
<StgValue><ssdm name="buf1_load_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:412 %v8_2 = fmul i32 %v6, i32 %buf1_load_2

]]></Node>
<StgValue><ssdm name="v8_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="12">
<![CDATA[
.preheader:416 %buf1_load_3 = load i12 %buf1_addr_3

]]></Node>
<StgValue><ssdm name="buf1_load_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="12">
<![CDATA[
.preheader:423 %C_load_4 = load i12 %C_addr_4

]]></Node>
<StgValue><ssdm name="C_load_4"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="12">
<![CDATA[
.preheader:428 %C_load_5 = load i12 %C_addr_5

]]></Node>
<StgValue><ssdm name="C_load_5"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
.preheader:433 %C_load_6 = load i12 %C_addr_6

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="12">
<![CDATA[
.preheader:438 %C_load_7 = load i12 %C_addr_7

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:34 %or_ln32_7 = or i13 %tmp_5, i13 8

]]></Node>
<StgValue><ssdm name="or_ln32_7"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:35 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %C_addr_8 = getelementptr i32 %C, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:37 %or_ln32_8 = or i13 %tmp_5, i13 9

]]></Node>
<StgValue><ssdm name="or_ln32_8"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:38 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %C_addr_9 = getelementptr i32 %C, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="C_addr_9"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:219 %or_ln30_3 = or i13 %tmp_65, i13 4

]]></Node>
<StgValue><ssdm name="or_ln30_3"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:220 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_3

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:221 %buf1_addr_4 = getelementptr i32 %buf1, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="buf1_addr_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:404 %v = fadd i32 %C_load, i32 %v8

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:409 %v10_1 = fadd i32 %C_load_1, i32 %v8_1

]]></Node>
<StgValue><ssdm name="v10_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:412 %v8_2 = fmul i32 %v6, i32 %buf1_load_2

]]></Node>
<StgValue><ssdm name="v8_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="12">
<![CDATA[
.preheader:416 %buf1_load_3 = load i12 %buf1_addr_3

]]></Node>
<StgValue><ssdm name="buf1_load_3"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:417 %v8_3 = fmul i32 %v6, i32 %buf1_load_3

]]></Node>
<StgValue><ssdm name="v8_3"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
.preheader:421 %buf1_load_4 = load i12 %buf1_addr_4

]]></Node>
<StgValue><ssdm name="buf1_load_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="12">
<![CDATA[
.preheader:433 %C_load_6 = load i12 %C_addr_6

]]></Node>
<StgValue><ssdm name="C_load_6"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="12">
<![CDATA[
.preheader:438 %C_load_7 = load i12 %C_addr_7

]]></Node>
<StgValue><ssdm name="C_load_7"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="12">
<![CDATA[
.preheader:443 %C_load_8 = load i12 %C_addr_8

]]></Node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="12">
<![CDATA[
.preheader:448 %C_load_9 = load i12 %C_addr_9

]]></Node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:40 %or_ln32_9 = or i13 %tmp_5, i13 10

]]></Node>
<StgValue><ssdm name="or_ln32_9"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:41 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %C_addr_10 = getelementptr i32 %C, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="C_addr_10"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:43 %or_ln32_10 = or i13 %tmp_5, i13 11

]]></Node>
<StgValue><ssdm name="or_ln32_10"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:44 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %C_addr_11 = getelementptr i32 %C, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="C_addr_11"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:222 %or_ln30_4 = or i13 %tmp_65, i13 5

]]></Node>
<StgValue><ssdm name="or_ln30_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:223 %tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_4

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:224 %buf1_addr_5 = getelementptr i32 %buf1, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="buf1_addr_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:404 %v = fadd i32 %C_load, i32 %v8

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:409 %v10_1 = fadd i32 %C_load_1, i32 %v8_1

]]></Node>
<StgValue><ssdm name="v10_1"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:414 %v10_2 = fadd i32 %C_load_2, i32 %v8_2

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:417 %v8_3 = fmul i32 %v6, i32 %buf1_load_3

]]></Node>
<StgValue><ssdm name="v8_3"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="12">
<![CDATA[
.preheader:421 %buf1_load_4 = load i12 %buf1_addr_4

]]></Node>
<StgValue><ssdm name="buf1_load_4"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:422 %v8_4 = fmul i32 %v6, i32 %buf1_load_4

]]></Node>
<StgValue><ssdm name="v8_4"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
.preheader:426 %buf1_load_5 = load i12 %buf1_addr_5

]]></Node>
<StgValue><ssdm name="buf1_load_5"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="12">
<![CDATA[
.preheader:443 %C_load_8 = load i12 %C_addr_8

]]></Node>
<StgValue><ssdm name="C_load_8"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="12">
<![CDATA[
.preheader:448 %C_load_9 = load i12 %C_addr_9

]]></Node>
<StgValue><ssdm name="C_load_9"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
.preheader:453 %C_load_10 = load i12 %C_addr_10

]]></Node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="12">
<![CDATA[
.preheader:458 %C_load_11 = load i12 %C_addr_11

]]></Node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:46 %or_ln32_11 = or i13 %tmp_5, i13 12

]]></Node>
<StgValue><ssdm name="or_ln32_11"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:47 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %C_addr_12 = getelementptr i32 %C, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="C_addr_12"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:49 %or_ln32_12 = or i13 %tmp_5, i13 13

]]></Node>
<StgValue><ssdm name="or_ln32_12"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:50 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_12

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:51 %C_addr_13 = getelementptr i32 %C, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="C_addr_13"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:225 %or_ln30_5 = or i13 %tmp_65, i13 6

]]></Node>
<StgValue><ssdm name="or_ln30_5"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:226 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_5

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:227 %buf1_addr_6 = getelementptr i32 %buf1, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="buf1_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:409 %v10_1 = fadd i32 %C_load_1, i32 %v8_1

]]></Node>
<StgValue><ssdm name="v10_1"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:414 %v10_2 = fadd i32 %C_load_2, i32 %v8_2

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:419 %v10_3 = fadd i32 %C_load_3, i32 %v8_3

]]></Node>
<StgValue><ssdm name="v10_3"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:422 %v8_4 = fmul i32 %v6, i32 %buf1_load_4

]]></Node>
<StgValue><ssdm name="v8_4"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
.preheader:426 %buf1_load_5 = load i12 %buf1_addr_5

]]></Node>
<StgValue><ssdm name="buf1_load_5"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:427 %v8_5 = fmul i32 %v6, i32 %buf1_load_5

]]></Node>
<StgValue><ssdm name="v8_5"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="12">
<![CDATA[
.preheader:431 %buf1_load_6 = load i12 %buf1_addr_6

]]></Node>
<StgValue><ssdm name="buf1_load_6"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="12">
<![CDATA[
.preheader:453 %C_load_10 = load i12 %C_addr_10

]]></Node>
<StgValue><ssdm name="C_load_10"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="12">
<![CDATA[
.preheader:458 %C_load_11 = load i12 %C_addr_11

]]></Node>
<StgValue><ssdm name="C_load_11"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="12">
<![CDATA[
.preheader:463 %C_load_12 = load i12 %C_addr_12

]]></Node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="12">
<![CDATA[
.preheader:468 %C_load_13 = load i12 %C_addr_13

]]></Node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:52 %or_ln32_13 = or i13 %tmp_5, i13 14

]]></Node>
<StgValue><ssdm name="or_ln32_13"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:53 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:54 %C_addr_14 = getelementptr i32 %C, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="C_addr_14"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:55 %or_ln32_14 = or i13 %tmp_5, i13 15

]]></Node>
<StgValue><ssdm name="or_ln32_14"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:56 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:57 %C_addr_15 = getelementptr i32 %C, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="C_addr_15"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:228 %or_ln30_6 = or i13 %tmp_65, i13 7

]]></Node>
<StgValue><ssdm name="or_ln30_6"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:229 %tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_6

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:230 %buf1_addr_7 = getelementptr i32 %buf1, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="buf1_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:414 %v10_2 = fadd i32 %C_load_2, i32 %v8_2

]]></Node>
<StgValue><ssdm name="v10_2"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:419 %v10_3 = fadd i32 %C_load_3, i32 %v8_3

]]></Node>
<StgValue><ssdm name="v10_3"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:424 %v10_4 = fadd i32 %C_load_4, i32 %v8_4

]]></Node>
<StgValue><ssdm name="v10_4"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:427 %v8_5 = fmul i32 %v6, i32 %buf1_load_5

]]></Node>
<StgValue><ssdm name="v8_5"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="12">
<![CDATA[
.preheader:431 %buf1_load_6 = load i12 %buf1_addr_6

]]></Node>
<StgValue><ssdm name="buf1_load_6"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:432 %v8_6 = fmul i32 %v6, i32 %buf1_load_6

]]></Node>
<StgValue><ssdm name="v8_6"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="12">
<![CDATA[
.preheader:436 %buf1_load_7 = load i12 %buf1_addr_7

]]></Node>
<StgValue><ssdm name="buf1_load_7"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="12">
<![CDATA[
.preheader:463 %C_load_12 = load i12 %C_addr_12

]]></Node>
<StgValue><ssdm name="C_load_12"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="12">
<![CDATA[
.preheader:468 %C_load_13 = load i12 %C_addr_13

]]></Node>
<StgValue><ssdm name="C_load_13"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
.preheader:473 %C_load_14 = load i12 %C_addr_14

]]></Node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
.preheader:478 %C_load_15 = load i12 %C_addr_15

]]></Node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:58 %or_ln32_15 = or i13 %tmp_5, i13 16

]]></Node>
<StgValue><ssdm name="or_ln32_15"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:59 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:60 %C_addr_16 = getelementptr i32 %C, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="C_addr_16"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:61 %or_ln32_16 = or i13 %tmp_5, i13 17

]]></Node>
<StgValue><ssdm name="or_ln32_16"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:62 %tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:63 %C_addr_17 = getelementptr i32 %C, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="C_addr_17"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:231 %or_ln30_7 = or i13 %tmp_65, i13 8

]]></Node>
<StgValue><ssdm name="or_ln30_7"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:232 %tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_7

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:233 %buf1_addr_8 = getelementptr i32 %buf1, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="buf1_addr_8"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:419 %v10_3 = fadd i32 %C_load_3, i32 %v8_3

]]></Node>
<StgValue><ssdm name="v10_3"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:424 %v10_4 = fadd i32 %C_load_4, i32 %v8_4

]]></Node>
<StgValue><ssdm name="v10_4"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:429 %v10_5 = fadd i32 %C_load_5, i32 %v8_5

]]></Node>
<StgValue><ssdm name="v10_5"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:432 %v8_6 = fmul i32 %v6, i32 %buf1_load_6

]]></Node>
<StgValue><ssdm name="v8_6"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="12">
<![CDATA[
.preheader:436 %buf1_load_7 = load i12 %buf1_addr_7

]]></Node>
<StgValue><ssdm name="buf1_load_7"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:437 %v8_7 = fmul i32 %v6, i32 %buf1_load_7

]]></Node>
<StgValue><ssdm name="v8_7"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
.preheader:441 %buf1_load_8 = load i12 %buf1_addr_8

]]></Node>
<StgValue><ssdm name="buf1_load_8"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="12">
<![CDATA[
.preheader:473 %C_load_14 = load i12 %C_addr_14

]]></Node>
<StgValue><ssdm name="C_load_14"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="12">
<![CDATA[
.preheader:478 %C_load_15 = load i12 %C_addr_15

]]></Node>
<StgValue><ssdm name="C_load_15"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
.preheader:483 %C_load_16 = load i12 %C_addr_16

]]></Node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="12">
<![CDATA[
.preheader:488 %C_load_17 = load i12 %C_addr_17

]]></Node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:64 %or_ln32_17 = or i13 %tmp_5, i13 18

]]></Node>
<StgValue><ssdm name="or_ln32_17"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:65 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_17

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:66 %C_addr_18 = getelementptr i32 %C, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="C_addr_18"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:67 %or_ln32_18 = or i13 %tmp_5, i13 19

]]></Node>
<StgValue><ssdm name="or_ln32_18"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:68 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:69 %C_addr_19 = getelementptr i32 %C, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="C_addr_19"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:234 %or_ln30_8 = or i13 %tmp_65, i13 9

]]></Node>
<StgValue><ssdm name="or_ln30_8"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:235 %tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:236 %buf1_addr_9 = getelementptr i32 %buf1, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="buf1_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:424 %v10_4 = fadd i32 %C_load_4, i32 %v8_4

]]></Node>
<StgValue><ssdm name="v10_4"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:429 %v10_5 = fadd i32 %C_load_5, i32 %v8_5

]]></Node>
<StgValue><ssdm name="v10_5"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434 %v10_6 = fadd i32 %C_load_6, i32 %v8_6

]]></Node>
<StgValue><ssdm name="v10_6"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:437 %v8_7 = fmul i32 %v6, i32 %buf1_load_7

]]></Node>
<StgValue><ssdm name="v8_7"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="12">
<![CDATA[
.preheader:441 %buf1_load_8 = load i12 %buf1_addr_8

]]></Node>
<StgValue><ssdm name="buf1_load_8"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:442 %v8_8 = fmul i32 %v6, i32 %buf1_load_8

]]></Node>
<StgValue><ssdm name="v8_8"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="12">
<![CDATA[
.preheader:446 %buf1_load_9 = load i12 %buf1_addr_9

]]></Node>
<StgValue><ssdm name="buf1_load_9"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12">
<![CDATA[
.preheader:483 %C_load_16 = load i12 %C_addr_16

]]></Node>
<StgValue><ssdm name="C_load_16"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="12">
<![CDATA[
.preheader:488 %C_load_17 = load i12 %C_addr_17

]]></Node>
<StgValue><ssdm name="C_load_17"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="12">
<![CDATA[
.preheader:493 %C_load_18 = load i12 %C_addr_18

]]></Node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="12">
<![CDATA[
.preheader:498 %C_load_19 = load i12 %C_addr_19

]]></Node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:70 %or_ln32_19 = or i13 %tmp_5, i13 20

]]></Node>
<StgValue><ssdm name="or_ln32_19"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:71 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_19

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:72 %C_addr_20 = getelementptr i32 %C, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="C_addr_20"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:73 %or_ln32_20 = or i13 %tmp_5, i13 21

]]></Node>
<StgValue><ssdm name="or_ln32_20"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:74 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_20

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:75 %C_addr_21 = getelementptr i32 %C, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="C_addr_21"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:237 %or_ln30_9 = or i13 %tmp_65, i13 10

]]></Node>
<StgValue><ssdm name="or_ln30_9"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:238 %tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_9

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:239 %buf1_addr_10 = getelementptr i32 %buf1, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="buf1_addr_10"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:429 %v10_5 = fadd i32 %C_load_5, i32 %v8_5

]]></Node>
<StgValue><ssdm name="v10_5"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434 %v10_6 = fadd i32 %C_load_6, i32 %v8_6

]]></Node>
<StgValue><ssdm name="v10_6"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439 %v10_7 = fadd i32 %C_load_7, i32 %v8_7

]]></Node>
<StgValue><ssdm name="v10_7"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:442 %v8_8 = fmul i32 %v6, i32 %buf1_load_8

]]></Node>
<StgValue><ssdm name="v8_8"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="12">
<![CDATA[
.preheader:446 %buf1_load_9 = load i12 %buf1_addr_9

]]></Node>
<StgValue><ssdm name="buf1_load_9"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:447 %v8_9 = fmul i32 %v6, i32 %buf1_load_9

]]></Node>
<StgValue><ssdm name="v8_9"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="12">
<![CDATA[
.preheader:451 %buf1_load_10 = load i12 %buf1_addr_10

]]></Node>
<StgValue><ssdm name="buf1_load_10"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="12">
<![CDATA[
.preheader:493 %C_load_18 = load i12 %C_addr_18

]]></Node>
<StgValue><ssdm name="C_load_18"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="12">
<![CDATA[
.preheader:498 %C_load_19 = load i12 %C_addr_19

]]></Node>
<StgValue><ssdm name="C_load_19"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="12">
<![CDATA[
.preheader:503 %C_load_20 = load i12 %C_addr_20

]]></Node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="12">
<![CDATA[
.preheader:508 %C_load_21 = load i12 %C_addr_21

]]></Node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:76 %or_ln32_21 = or i13 %tmp_5, i13 22

]]></Node>
<StgValue><ssdm name="or_ln32_21"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:77 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_21

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:78 %C_addr_22 = getelementptr i32 %C, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="C_addr_22"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:79 %or_ln32_22 = or i13 %tmp_5, i13 23

]]></Node>
<StgValue><ssdm name="or_ln32_22"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:80 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_22

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:81 %C_addr_23 = getelementptr i32 %C, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="C_addr_23"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:240 %or_ln30_10 = or i13 %tmp_65, i13 11

]]></Node>
<StgValue><ssdm name="or_ln30_10"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:241 %tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_10

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:242 %buf1_addr_11 = getelementptr i32 %buf1, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="buf1_addr_11"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434 %v10_6 = fadd i32 %C_load_6, i32 %v8_6

]]></Node>
<StgValue><ssdm name="v10_6"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439 %v10_7 = fadd i32 %C_load_7, i32 %v8_7

]]></Node>
<StgValue><ssdm name="v10_7"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:444 %v10_8 = fadd i32 %C_load_8, i32 %v8_8

]]></Node>
<StgValue><ssdm name="v10_8"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:447 %v8_9 = fmul i32 %v6, i32 %buf1_load_9

]]></Node>
<StgValue><ssdm name="v8_9"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="12">
<![CDATA[
.preheader:451 %buf1_load_10 = load i12 %buf1_addr_10

]]></Node>
<StgValue><ssdm name="buf1_load_10"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452 %v8_s = fmul i32 %v6, i32 %buf1_load_10

]]></Node>
<StgValue><ssdm name="v8_s"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.preheader:456 %buf1_load_11 = load i12 %buf1_addr_11

]]></Node>
<StgValue><ssdm name="buf1_load_11"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="12">
<![CDATA[
.preheader:503 %C_load_20 = load i12 %C_addr_20

]]></Node>
<StgValue><ssdm name="C_load_20"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="12">
<![CDATA[
.preheader:508 %C_load_21 = load i12 %C_addr_21

]]></Node>
<StgValue><ssdm name="C_load_21"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
.preheader:513 %C_load_22 = load i12 %C_addr_22

]]></Node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="12">
<![CDATA[
.preheader:518 %C_load_23 = load i12 %C_addr_23

]]></Node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:82 %or_ln32_23 = or i13 %tmp_5, i13 24

]]></Node>
<StgValue><ssdm name="or_ln32_23"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:83 %tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:84 %C_addr_24 = getelementptr i32 %C, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="C_addr_24"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:85 %or_ln32_24 = or i13 %tmp_5, i13 25

]]></Node>
<StgValue><ssdm name="or_ln32_24"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:86 %tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_24

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:87 %C_addr_25 = getelementptr i32 %C, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="C_addr_25"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:243 %or_ln30_11 = or i13 %tmp_65, i13 12

]]></Node>
<StgValue><ssdm name="or_ln30_11"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:244 %tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_11

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:245 %buf1_addr_12 = getelementptr i32 %buf1, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="buf1_addr_12"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439 %v10_7 = fadd i32 %C_load_7, i32 %v8_7

]]></Node>
<StgValue><ssdm name="v10_7"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:444 %v10_8 = fadd i32 %C_load_8, i32 %v8_8

]]></Node>
<StgValue><ssdm name="v10_8"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:449 %v10_9 = fadd i32 %C_load_9, i32 %v8_9

]]></Node>
<StgValue><ssdm name="v10_9"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452 %v8_s = fmul i32 %v6, i32 %buf1_load_10

]]></Node>
<StgValue><ssdm name="v8_s"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="12">
<![CDATA[
.preheader:456 %buf1_load_11 = load i12 %buf1_addr_11

]]></Node>
<StgValue><ssdm name="buf1_load_11"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:457 %v8_10 = fmul i32 %v6, i32 %buf1_load_11

]]></Node>
<StgValue><ssdm name="v8_10"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
.preheader:461 %buf1_load_12 = load i12 %buf1_addr_12

]]></Node>
<StgValue><ssdm name="buf1_load_12"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="12">
<![CDATA[
.preheader:513 %C_load_22 = load i12 %C_addr_22

]]></Node>
<StgValue><ssdm name="C_load_22"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="12">
<![CDATA[
.preheader:518 %C_load_23 = load i12 %C_addr_23

]]></Node>
<StgValue><ssdm name="C_load_23"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="12">
<![CDATA[
.preheader:523 %C_load_24 = load i12 %C_addr_24

]]></Node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
.preheader:528 %C_load_25 = load i12 %C_addr_25

]]></Node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:88 %or_ln32_25 = or i13 %tmp_5, i13 26

]]></Node>
<StgValue><ssdm name="or_ln32_25"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:89 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_25

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:90 %C_addr_26 = getelementptr i32 %C, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="C_addr_26"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:91 %or_ln32_26 = or i13 %tmp_5, i13 27

]]></Node>
<StgValue><ssdm name="or_ln32_26"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:92 %tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_26

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:93 %C_addr_27 = getelementptr i32 %C, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="C_addr_27"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:246 %or_ln30_12 = or i13 %tmp_65, i13 13

]]></Node>
<StgValue><ssdm name="or_ln30_12"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:247 %tmp_78 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_12

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:248 %buf1_addr_13 = getelementptr i32 %buf1, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="buf1_addr_13"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:444 %v10_8 = fadd i32 %C_load_8, i32 %v8_8

]]></Node>
<StgValue><ssdm name="v10_8"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:449 %v10_9 = fadd i32 %C_load_9, i32 %v8_9

]]></Node>
<StgValue><ssdm name="v10_9"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:454 %v10_s = fadd i32 %C_load_10, i32 %v8_s

]]></Node>
<StgValue><ssdm name="v10_s"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:457 %v8_10 = fmul i32 %v6, i32 %buf1_load_11

]]></Node>
<StgValue><ssdm name="v8_10"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="12">
<![CDATA[
.preheader:461 %buf1_load_12 = load i12 %buf1_addr_12

]]></Node>
<StgValue><ssdm name="buf1_load_12"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:462 %v8_11 = fmul i32 %v6, i32 %buf1_load_12

]]></Node>
<StgValue><ssdm name="v8_11"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
.preheader:466 %buf1_load_13 = load i12 %buf1_addr_13

]]></Node>
<StgValue><ssdm name="buf1_load_13"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="12">
<![CDATA[
.preheader:523 %C_load_24 = load i12 %C_addr_24

]]></Node>
<StgValue><ssdm name="C_load_24"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
.preheader:528 %C_load_25 = load i12 %C_addr_25

]]></Node>
<StgValue><ssdm name="C_load_25"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
.preheader:533 %C_load_26 = load i12 %C_addr_26

]]></Node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
.preheader:538 %C_load_27 = load i12 %C_addr_27

]]></Node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:94 %or_ln32_27 = or i13 %tmp_5, i13 28

]]></Node>
<StgValue><ssdm name="or_ln32_27"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:95 %tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_27

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:96 %C_addr_28 = getelementptr i32 %C, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="C_addr_28"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:97 %or_ln32_28 = or i13 %tmp_5, i13 29

]]></Node>
<StgValue><ssdm name="or_ln32_28"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:98 %tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_28

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:99 %C_addr_29 = getelementptr i32 %C, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="C_addr_29"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:249 %or_ln30_13 = or i13 %tmp_65, i13 14

]]></Node>
<StgValue><ssdm name="or_ln30_13"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:250 %tmp_79 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_13

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:251 %buf1_addr_14 = getelementptr i32 %buf1, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="buf1_addr_14"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:449 %v10_9 = fadd i32 %C_load_9, i32 %v8_9

]]></Node>
<StgValue><ssdm name="v10_9"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:454 %v10_s = fadd i32 %C_load_10, i32 %v8_s

]]></Node>
<StgValue><ssdm name="v10_s"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:459 %v10_10 = fadd i32 %C_load_11, i32 %v8_10

]]></Node>
<StgValue><ssdm name="v10_10"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:462 %v8_11 = fmul i32 %v6, i32 %buf1_load_12

]]></Node>
<StgValue><ssdm name="v8_11"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="12">
<![CDATA[
.preheader:466 %buf1_load_13 = load i12 %buf1_addr_13

]]></Node>
<StgValue><ssdm name="buf1_load_13"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:467 %v8_12 = fmul i32 %v6, i32 %buf1_load_13

]]></Node>
<StgValue><ssdm name="v8_12"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
.preheader:471 %buf1_load_14 = load i12 %buf1_addr_14

]]></Node>
<StgValue><ssdm name="buf1_load_14"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="12">
<![CDATA[
.preheader:533 %C_load_26 = load i12 %C_addr_26

]]></Node>
<StgValue><ssdm name="C_load_26"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="12">
<![CDATA[
.preheader:538 %C_load_27 = load i12 %C_addr_27

]]></Node>
<StgValue><ssdm name="C_load_27"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
.preheader:543 %C_load_28 = load i12 %C_addr_28

]]></Node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
.preheader:548 %C_load_29 = load i12 %C_addr_29

]]></Node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:100 %or_ln32_29 = or i13 %tmp_5, i13 30

]]></Node>
<StgValue><ssdm name="or_ln32_29"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:101 %tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_29

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:102 %C_addr_30 = getelementptr i32 %C, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="C_addr_30"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:103 %or_ln32_30 = or i13 %tmp_5, i13 31

]]></Node>
<StgValue><ssdm name="or_ln32_30"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:104 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_30

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:105 %C_addr_31 = getelementptr i32 %C, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="C_addr_31"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:252 %or_ln30_14 = or i13 %tmp_65, i13 15

]]></Node>
<StgValue><ssdm name="or_ln30_14"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:253 %tmp_80 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_14

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:254 %buf1_addr_15 = getelementptr i32 %buf1, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="buf1_addr_15"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:454 %v10_s = fadd i32 %C_load_10, i32 %v8_s

]]></Node>
<StgValue><ssdm name="v10_s"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:459 %v10_10 = fadd i32 %C_load_11, i32 %v8_10

]]></Node>
<StgValue><ssdm name="v10_10"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:464 %v10_11 = fadd i32 %C_load_12, i32 %v8_11

]]></Node>
<StgValue><ssdm name="v10_11"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:467 %v8_12 = fmul i32 %v6, i32 %buf1_load_13

]]></Node>
<StgValue><ssdm name="v8_12"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="12">
<![CDATA[
.preheader:471 %buf1_load_14 = load i12 %buf1_addr_14

]]></Node>
<StgValue><ssdm name="buf1_load_14"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:472 %v8_13 = fmul i32 %v6, i32 %buf1_load_14

]]></Node>
<StgValue><ssdm name="v8_13"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
.preheader:476 %buf1_load_15 = load i12 %buf1_addr_15

]]></Node>
<StgValue><ssdm name="buf1_load_15"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="12">
<![CDATA[
.preheader:543 %C_load_28 = load i12 %C_addr_28

]]></Node>
<StgValue><ssdm name="C_load_28"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="12">
<![CDATA[
.preheader:548 %C_load_29 = load i12 %C_addr_29

]]></Node>
<StgValue><ssdm name="C_load_29"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="12">
<![CDATA[
.preheader:553 %C_load_30 = load i12 %C_addr_30

]]></Node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
.preheader:558 %C_load_31 = load i12 %C_addr_31

]]></Node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:106 %or_ln32_31 = or i13 %tmp_5, i13 32

]]></Node>
<StgValue><ssdm name="or_ln32_31"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:107 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:108 %C_addr_32 = getelementptr i32 %C, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="C_addr_32"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:109 %or_ln32_32 = or i13 %tmp_5, i13 33

]]></Node>
<StgValue><ssdm name="or_ln32_32"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:110 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_32

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:111 %C_addr_33 = getelementptr i32 %C, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="C_addr_33"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:255 %or_ln30_15 = or i13 %tmp_65, i13 16

]]></Node>
<StgValue><ssdm name="or_ln30_15"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:256 %tmp_81 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:257 %buf1_addr_16 = getelementptr i32 %buf1, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="buf1_addr_16"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:459 %v10_10 = fadd i32 %C_load_11, i32 %v8_10

]]></Node>
<StgValue><ssdm name="v10_10"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:464 %v10_11 = fadd i32 %C_load_12, i32 %v8_11

]]></Node>
<StgValue><ssdm name="v10_11"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:469 %v10_12 = fadd i32 %C_load_13, i32 %v8_12

]]></Node>
<StgValue><ssdm name="v10_12"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:472 %v8_13 = fmul i32 %v6, i32 %buf1_load_14

]]></Node>
<StgValue><ssdm name="v8_13"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="12">
<![CDATA[
.preheader:476 %buf1_load_15 = load i12 %buf1_addr_15

]]></Node>
<StgValue><ssdm name="buf1_load_15"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:477 %v8_14 = fmul i32 %v6, i32 %buf1_load_15

]]></Node>
<StgValue><ssdm name="v8_14"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12">
<![CDATA[
.preheader:481 %buf1_load_16 = load i12 %buf1_addr_16

]]></Node>
<StgValue><ssdm name="buf1_load_16"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="12">
<![CDATA[
.preheader:553 %C_load_30 = load i12 %C_addr_30

]]></Node>
<StgValue><ssdm name="C_load_30"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="12">
<![CDATA[
.preheader:558 %C_load_31 = load i12 %C_addr_31

]]></Node>
<StgValue><ssdm name="C_load_31"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="12">
<![CDATA[
.preheader:563 %C_load_32 = load i12 %C_addr_32

]]></Node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="12">
<![CDATA[
.preheader:568 %C_load_33 = load i12 %C_addr_33

]]></Node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:112 %or_ln32_33 = or i13 %tmp_5, i13 34

]]></Node>
<StgValue><ssdm name="or_ln32_33"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:113 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_33

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:114 %C_addr_34 = getelementptr i32 %C, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="C_addr_34"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:115 %or_ln32_34 = or i13 %tmp_5, i13 35

]]></Node>
<StgValue><ssdm name="or_ln32_34"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:116 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_34

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:117 %C_addr_35 = getelementptr i32 %C, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="C_addr_35"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:258 %or_ln30_16 = or i13 %tmp_65, i13 17

]]></Node>
<StgValue><ssdm name="or_ln30_16"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:259 %tmp_82 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_16

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:260 %buf1_addr_17 = getelementptr i32 %buf1, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="buf1_addr_17"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:464 %v10_11 = fadd i32 %C_load_12, i32 %v8_11

]]></Node>
<StgValue><ssdm name="v10_11"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:469 %v10_12 = fadd i32 %C_load_13, i32 %v8_12

]]></Node>
<StgValue><ssdm name="v10_12"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:474 %v10_13 = fadd i32 %C_load_14, i32 %v8_13

]]></Node>
<StgValue><ssdm name="v10_13"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:477 %v8_14 = fmul i32 %v6, i32 %buf1_load_15

]]></Node>
<StgValue><ssdm name="v8_14"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12">
<![CDATA[
.preheader:481 %buf1_load_16 = load i12 %buf1_addr_16

]]></Node>
<StgValue><ssdm name="buf1_load_16"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:482 %v8_15 = fmul i32 %v6, i32 %buf1_load_16

]]></Node>
<StgValue><ssdm name="v8_15"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="12">
<![CDATA[
.preheader:486 %buf1_load_17 = load i12 %buf1_addr_17

]]></Node>
<StgValue><ssdm name="buf1_load_17"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="12">
<![CDATA[
.preheader:563 %C_load_32 = load i12 %C_addr_32

]]></Node>
<StgValue><ssdm name="C_load_32"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="12">
<![CDATA[
.preheader:568 %C_load_33 = load i12 %C_addr_33

]]></Node>
<StgValue><ssdm name="C_load_33"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="12">
<![CDATA[
.preheader:573 %C_load_34 = load i12 %C_addr_34

]]></Node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="12">
<![CDATA[
.preheader:578 %C_load_35 = load i12 %C_addr_35

]]></Node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:118 %or_ln32_35 = or i13 %tmp_5, i13 36

]]></Node>
<StgValue><ssdm name="or_ln32_35"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:119 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_35

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:120 %C_addr_36 = getelementptr i32 %C, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="C_addr_36"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:121 %or_ln32_36 = or i13 %tmp_5, i13 37

]]></Node>
<StgValue><ssdm name="or_ln32_36"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:122 %tmp_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_36

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:123 %C_addr_37 = getelementptr i32 %C, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="C_addr_37"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:261 %or_ln30_17 = or i13 %tmp_65, i13 18

]]></Node>
<StgValue><ssdm name="or_ln30_17"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:262 %tmp_83 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_17

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:263 %buf1_addr_18 = getelementptr i32 %buf1, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="buf1_addr_18"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:469 %v10_12 = fadd i32 %C_load_13, i32 %v8_12

]]></Node>
<StgValue><ssdm name="v10_12"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:474 %v10_13 = fadd i32 %C_load_14, i32 %v8_13

]]></Node>
<StgValue><ssdm name="v10_13"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479 %v10_14 = fadd i32 %C_load_15, i32 %v8_14

]]></Node>
<StgValue><ssdm name="v10_14"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:482 %v8_15 = fmul i32 %v6, i32 %buf1_load_16

]]></Node>
<StgValue><ssdm name="v8_15"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="12">
<![CDATA[
.preheader:486 %buf1_load_17 = load i12 %buf1_addr_17

]]></Node>
<StgValue><ssdm name="buf1_load_17"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:487 %v8_16 = fmul i32 %v6, i32 %buf1_load_17

]]></Node>
<StgValue><ssdm name="v8_16"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
.preheader:491 %buf1_load_18 = load i12 %buf1_addr_18

]]></Node>
<StgValue><ssdm name="buf1_load_18"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="12">
<![CDATA[
.preheader:573 %C_load_34 = load i12 %C_addr_34

]]></Node>
<StgValue><ssdm name="C_load_34"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="12">
<![CDATA[
.preheader:578 %C_load_35 = load i12 %C_addr_35

]]></Node>
<StgValue><ssdm name="C_load_35"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="12">
<![CDATA[
.preheader:583 %C_load_36 = load i12 %C_addr_36

]]></Node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="12">
<![CDATA[
.preheader:588 %C_load_37 = load i12 %C_addr_37

]]></Node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:124 %or_ln32_37 = or i13 %tmp_5, i13 38

]]></Node>
<StgValue><ssdm name="or_ln32_37"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:125 %tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_37

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:126 %C_addr_38 = getelementptr i32 %C, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="C_addr_38"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:127 %or_ln32_38 = or i13 %tmp_5, i13 39

]]></Node>
<StgValue><ssdm name="or_ln32_38"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:128 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_38

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:129 %C_addr_39 = getelementptr i32 %C, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="C_addr_39"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:264 %or_ln30_18 = or i13 %tmp_65, i13 19

]]></Node>
<StgValue><ssdm name="or_ln30_18"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:265 %tmp_84 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_18

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:266 %buf1_addr_19 = getelementptr i32 %buf1, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="buf1_addr_19"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:474 %v10_13 = fadd i32 %C_load_14, i32 %v8_13

]]></Node>
<StgValue><ssdm name="v10_13"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479 %v10_14 = fadd i32 %C_load_15, i32 %v8_14

]]></Node>
<StgValue><ssdm name="v10_14"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484 %v10_15 = fadd i32 %C_load_16, i32 %v8_15

]]></Node>
<StgValue><ssdm name="v10_15"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:487 %v8_16 = fmul i32 %v6, i32 %buf1_load_17

]]></Node>
<StgValue><ssdm name="v8_16"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="12">
<![CDATA[
.preheader:491 %buf1_load_18 = load i12 %buf1_addr_18

]]></Node>
<StgValue><ssdm name="buf1_load_18"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:492 %v8_17 = fmul i32 %v6, i32 %buf1_load_18

]]></Node>
<StgValue><ssdm name="v8_17"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="12">
<![CDATA[
.preheader:496 %buf1_load_19 = load i12 %buf1_addr_19

]]></Node>
<StgValue><ssdm name="buf1_load_19"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="12">
<![CDATA[
.preheader:583 %C_load_36 = load i12 %C_addr_36

]]></Node>
<StgValue><ssdm name="C_load_36"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="12">
<![CDATA[
.preheader:588 %C_load_37 = load i12 %C_addr_37

]]></Node>
<StgValue><ssdm name="C_load_37"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
.preheader:593 %C_load_38 = load i12 %C_addr_38

]]></Node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="12">
<![CDATA[
.preheader:598 %C_load_39 = load i12 %C_addr_39

]]></Node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:130 %or_ln32_39 = or i13 %tmp_5, i13 40

]]></Node>
<StgValue><ssdm name="or_ln32_39"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:131 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:132 %C_addr_40 = getelementptr i32 %C, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="C_addr_40"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:133 %or_ln32_40 = or i13 %tmp_5, i13 41

]]></Node>
<StgValue><ssdm name="or_ln32_40"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:134 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_40

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:135 %C_addr_41 = getelementptr i32 %C, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="C_addr_41"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:267 %or_ln30_19 = or i13 %tmp_65, i13 20

]]></Node>
<StgValue><ssdm name="or_ln30_19"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:268 %tmp_85 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_19

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:269 %buf1_addr_20 = getelementptr i32 %buf1, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="buf1_addr_20"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479 %v10_14 = fadd i32 %C_load_15, i32 %v8_14

]]></Node>
<StgValue><ssdm name="v10_14"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484 %v10_15 = fadd i32 %C_load_16, i32 %v8_15

]]></Node>
<StgValue><ssdm name="v10_15"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:489 %v10_16 = fadd i32 %C_load_17, i32 %v8_16

]]></Node>
<StgValue><ssdm name="v10_16"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:492 %v8_17 = fmul i32 %v6, i32 %buf1_load_18

]]></Node>
<StgValue><ssdm name="v8_17"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="12">
<![CDATA[
.preheader:496 %buf1_load_19 = load i12 %buf1_addr_19

]]></Node>
<StgValue><ssdm name="buf1_load_19"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497 %v8_18 = fmul i32 %v6, i32 %buf1_load_19

]]></Node>
<StgValue><ssdm name="v8_18"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.preheader:501 %buf1_load_20 = load i12 %buf1_addr_20

]]></Node>
<StgValue><ssdm name="buf1_load_20"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="12">
<![CDATA[
.preheader:593 %C_load_38 = load i12 %C_addr_38

]]></Node>
<StgValue><ssdm name="C_load_38"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="12">
<![CDATA[
.preheader:598 %C_load_39 = load i12 %C_addr_39

]]></Node>
<StgValue><ssdm name="C_load_39"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="12">
<![CDATA[
.preheader:603 %C_load_40 = load i12 %C_addr_40

]]></Node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="12">
<![CDATA[
.preheader:608 %C_load_41 = load i12 %C_addr_41

]]></Node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="505" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:136 %or_ln32_41 = or i13 %tmp_5, i13 42

]]></Node>
<StgValue><ssdm name="or_ln32_41"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:137 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_41

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:138 %C_addr_42 = getelementptr i32 %C, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="C_addr_42"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:139 %or_ln32_42 = or i13 %tmp_5, i13 43

]]></Node>
<StgValue><ssdm name="or_ln32_42"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:140 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_42

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:141 %C_addr_43 = getelementptr i32 %C, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="C_addr_43"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:270 %or_ln30_20 = or i13 %tmp_65, i13 21

]]></Node>
<StgValue><ssdm name="or_ln30_20"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:271 %tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_20

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:272 %buf1_addr_21 = getelementptr i32 %buf1, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="buf1_addr_21"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484 %v10_15 = fadd i32 %C_load_16, i32 %v8_15

]]></Node>
<StgValue><ssdm name="v10_15"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:489 %v10_16 = fadd i32 %C_load_17, i32 %v8_16

]]></Node>
<StgValue><ssdm name="v10_16"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:494 %v10_17 = fadd i32 %C_load_18, i32 %v8_17

]]></Node>
<StgValue><ssdm name="v10_17"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497 %v8_18 = fmul i32 %v6, i32 %buf1_load_19

]]></Node>
<StgValue><ssdm name="v8_18"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="12">
<![CDATA[
.preheader:501 %buf1_load_20 = load i12 %buf1_addr_20

]]></Node>
<StgValue><ssdm name="buf1_load_20"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:502 %v8_19 = fmul i32 %v6, i32 %buf1_load_20

]]></Node>
<StgValue><ssdm name="v8_19"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.preheader:506 %buf1_load_21 = load i12 %buf1_addr_21

]]></Node>
<StgValue><ssdm name="buf1_load_21"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="12">
<![CDATA[
.preheader:603 %C_load_40 = load i12 %C_addr_40

]]></Node>
<StgValue><ssdm name="C_load_40"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="12">
<![CDATA[
.preheader:608 %C_load_41 = load i12 %C_addr_41

]]></Node>
<StgValue><ssdm name="C_load_41"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="12">
<![CDATA[
.preheader:613 %C_load_42 = load i12 %C_addr_42

]]></Node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="12">
<![CDATA[
.preheader:618 %C_load_43 = load i12 %C_addr_43

]]></Node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="525" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:142 %or_ln32_43 = or i13 %tmp_5, i13 44

]]></Node>
<StgValue><ssdm name="or_ln32_43"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:143 %tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_43

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:144 %C_addr_44 = getelementptr i32 %C, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="C_addr_44"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:145 %or_ln32_44 = or i13 %tmp_5, i13 45

]]></Node>
<StgValue><ssdm name="or_ln32_44"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:146 %tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_44

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:147 %C_addr_45 = getelementptr i32 %C, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="C_addr_45"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:273 %or_ln30_21 = or i13 %tmp_65, i13 22

]]></Node>
<StgValue><ssdm name="or_ln30_21"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:274 %tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_21

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:275 %buf1_addr_22 = getelementptr i32 %buf1, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="buf1_addr_22"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:489 %v10_16 = fadd i32 %C_load_17, i32 %v8_16

]]></Node>
<StgValue><ssdm name="v10_16"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:494 %v10_17 = fadd i32 %C_load_18, i32 %v8_17

]]></Node>
<StgValue><ssdm name="v10_17"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:499 %v10_18 = fadd i32 %C_load_19, i32 %v8_18

]]></Node>
<StgValue><ssdm name="v10_18"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:502 %v8_19 = fmul i32 %v6, i32 %buf1_load_20

]]></Node>
<StgValue><ssdm name="v8_19"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="12">
<![CDATA[
.preheader:506 %buf1_load_21 = load i12 %buf1_addr_21

]]></Node>
<StgValue><ssdm name="buf1_load_21"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:507 %v8_20 = fmul i32 %v6, i32 %buf1_load_21

]]></Node>
<StgValue><ssdm name="v8_20"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="12">
<![CDATA[
.preheader:511 %buf1_load_22 = load i12 %buf1_addr_22

]]></Node>
<StgValue><ssdm name="buf1_load_22"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="12">
<![CDATA[
.preheader:613 %C_load_42 = load i12 %C_addr_42

]]></Node>
<StgValue><ssdm name="C_load_42"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="12">
<![CDATA[
.preheader:618 %C_load_43 = load i12 %C_addr_43

]]></Node>
<StgValue><ssdm name="C_load_43"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="12">
<![CDATA[
.preheader:623 %C_load_44 = load i12 %C_addr_44

]]></Node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="12">
<![CDATA[
.preheader:628 %C_load_45 = load i12 %C_addr_45

]]></Node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:148 %or_ln32_45 = or i13 %tmp_5, i13 46

]]></Node>
<StgValue><ssdm name="or_ln32_45"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:149 %tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_45

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:150 %C_addr_46 = getelementptr i32 %C, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="C_addr_46"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:151 %or_ln32_46 = or i13 %tmp_5, i13 47

]]></Node>
<StgValue><ssdm name="or_ln32_46"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:152 %tmp_48 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_46

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:153 %C_addr_47 = getelementptr i32 %C, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="C_addr_47"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:276 %or_ln30_22 = or i13 %tmp_65, i13 23

]]></Node>
<StgValue><ssdm name="or_ln30_22"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:277 %tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_22

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:278 %buf1_addr_23 = getelementptr i32 %buf1, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="buf1_addr_23"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:494 %v10_17 = fadd i32 %C_load_18, i32 %v8_17

]]></Node>
<StgValue><ssdm name="v10_17"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:499 %v10_18 = fadd i32 %C_load_19, i32 %v8_18

]]></Node>
<StgValue><ssdm name="v10_18"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:504 %v10_19 = fadd i32 %C_load_20, i32 %v8_19

]]></Node>
<StgValue><ssdm name="v10_19"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:507 %v8_20 = fmul i32 %v6, i32 %buf1_load_21

]]></Node>
<StgValue><ssdm name="v8_20"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="12">
<![CDATA[
.preheader:511 %buf1_load_22 = load i12 %buf1_addr_22

]]></Node>
<StgValue><ssdm name="buf1_load_22"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:512 %v8_21 = fmul i32 %v6, i32 %buf1_load_22

]]></Node>
<StgValue><ssdm name="v8_21"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
.preheader:516 %buf1_load_23 = load i12 %buf1_addr_23

]]></Node>
<StgValue><ssdm name="buf1_load_23"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="12">
<![CDATA[
.preheader:623 %C_load_44 = load i12 %C_addr_44

]]></Node>
<StgValue><ssdm name="C_load_44"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="12">
<![CDATA[
.preheader:628 %C_load_45 = load i12 %C_addr_45

]]></Node>
<StgValue><ssdm name="C_load_45"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="12">
<![CDATA[
.preheader:633 %C_load_46 = load i12 %C_addr_46

]]></Node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="12">
<![CDATA[
.preheader:638 %C_load_47 = load i12 %C_addr_47

]]></Node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:154 %or_ln32_47 = or i13 %tmp_5, i13 48

]]></Node>
<StgValue><ssdm name="or_ln32_47"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:155 %tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_47

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:156 %C_addr_48 = getelementptr i32 %C, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="C_addr_48"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:157 %or_ln32_48 = or i13 %tmp_5, i13 49

]]></Node>
<StgValue><ssdm name="or_ln32_48"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:158 %tmp_50 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_48

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:159 %C_addr_49 = getelementptr i32 %C, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="C_addr_49"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:279 %or_ln30_23 = or i13 %tmp_65, i13 24

]]></Node>
<StgValue><ssdm name="or_ln30_23"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:280 %tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:281 %buf1_addr_24 = getelementptr i32 %buf1, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="buf1_addr_24"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:499 %v10_18 = fadd i32 %C_load_19, i32 %v8_18

]]></Node>
<StgValue><ssdm name="v10_18"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:504 %v10_19 = fadd i32 %C_load_20, i32 %v8_19

]]></Node>
<StgValue><ssdm name="v10_19"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:509 %v10_20 = fadd i32 %C_load_21, i32 %v8_20

]]></Node>
<StgValue><ssdm name="v10_20"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:512 %v8_21 = fmul i32 %v6, i32 %buf1_load_22

]]></Node>
<StgValue><ssdm name="v8_21"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="12">
<![CDATA[
.preheader:516 %buf1_load_23 = load i12 %buf1_addr_23

]]></Node>
<StgValue><ssdm name="buf1_load_23"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:517 %v8_22 = fmul i32 %v6, i32 %buf1_load_23

]]></Node>
<StgValue><ssdm name="v8_22"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
.preheader:521 %buf1_load_24 = load i12 %buf1_addr_24

]]></Node>
<StgValue><ssdm name="buf1_load_24"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="12">
<![CDATA[
.preheader:633 %C_load_46 = load i12 %C_addr_46

]]></Node>
<StgValue><ssdm name="C_load_46"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="12">
<![CDATA[
.preheader:638 %C_load_47 = load i12 %C_addr_47

]]></Node>
<StgValue><ssdm name="C_load_47"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="12">
<![CDATA[
.preheader:643 %C_load_48 = load i12 %C_addr_48

]]></Node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="12">
<![CDATA[
.preheader:648 %C_load_49 = load i12 %C_addr_49

]]></Node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="585" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:160 %or_ln32_49 = or i13 %tmp_5, i13 50

]]></Node>
<StgValue><ssdm name="or_ln32_49"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:161 %tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_49

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:162 %C_addr_50 = getelementptr i32 %C, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="C_addr_50"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:163 %or_ln32_50 = or i13 %tmp_5, i13 51

]]></Node>
<StgValue><ssdm name="or_ln32_50"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:164 %tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_50

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:165 %C_addr_51 = getelementptr i32 %C, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="C_addr_51"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:282 %or_ln30_24 = or i13 %tmp_65, i13 25

]]></Node>
<StgValue><ssdm name="or_ln30_24"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:283 %tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_24

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:284 %buf1_addr_25 = getelementptr i32 %buf1, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="buf1_addr_25"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:504 %v10_19 = fadd i32 %C_load_20, i32 %v8_19

]]></Node>
<StgValue><ssdm name="v10_19"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:509 %v10_20 = fadd i32 %C_load_21, i32 %v8_20

]]></Node>
<StgValue><ssdm name="v10_20"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:514 %v10_21 = fadd i32 %C_load_22, i32 %v8_21

]]></Node>
<StgValue><ssdm name="v10_21"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:517 %v8_22 = fmul i32 %v6, i32 %buf1_load_23

]]></Node>
<StgValue><ssdm name="v8_22"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="12">
<![CDATA[
.preheader:521 %buf1_load_24 = load i12 %buf1_addr_24

]]></Node>
<StgValue><ssdm name="buf1_load_24"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:522 %v8_23 = fmul i32 %v6, i32 %buf1_load_24

]]></Node>
<StgValue><ssdm name="v8_23"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
.preheader:526 %buf1_load_25 = load i12 %buf1_addr_25

]]></Node>
<StgValue><ssdm name="buf1_load_25"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="12">
<![CDATA[
.preheader:643 %C_load_48 = load i12 %C_addr_48

]]></Node>
<StgValue><ssdm name="C_load_48"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="12">
<![CDATA[
.preheader:648 %C_load_49 = load i12 %C_addr_49

]]></Node>
<StgValue><ssdm name="C_load_49"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="12">
<![CDATA[
.preheader:653 %C_load_50 = load i12 %C_addr_50

]]></Node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="12">
<![CDATA[
.preheader:658 %C_load_51 = load i12 %C_addr_51

]]></Node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:166 %or_ln32_51 = or i13 %tmp_5, i13 52

]]></Node>
<StgValue><ssdm name="or_ln32_51"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:167 %tmp_53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_51

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:168 %C_addr_52 = getelementptr i32 %C, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="C_addr_52"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:169 %or_ln32_52 = or i13 %tmp_5, i13 53

]]></Node>
<StgValue><ssdm name="or_ln32_52"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:170 %tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_52

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:171 %C_addr_53 = getelementptr i32 %C, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="C_addr_53"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:285 %or_ln30_25 = or i13 %tmp_65, i13 26

]]></Node>
<StgValue><ssdm name="or_ln30_25"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:286 %tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_25

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:287 %buf1_addr_26 = getelementptr i32 %buf1, i64 0, i64 %tmp_91

]]></Node>
<StgValue><ssdm name="buf1_addr_26"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:509 %v10_20 = fadd i32 %C_load_21, i32 %v8_20

]]></Node>
<StgValue><ssdm name="v10_20"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:514 %v10_21 = fadd i32 %C_load_22, i32 %v8_21

]]></Node>
<StgValue><ssdm name="v10_21"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:519 %v10_22 = fadd i32 %C_load_23, i32 %v8_22

]]></Node>
<StgValue><ssdm name="v10_22"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:522 %v8_23 = fmul i32 %v6, i32 %buf1_load_24

]]></Node>
<StgValue><ssdm name="v8_23"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="12">
<![CDATA[
.preheader:526 %buf1_load_25 = load i12 %buf1_addr_25

]]></Node>
<StgValue><ssdm name="buf1_load_25"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:527 %v8_24 = fmul i32 %v6, i32 %buf1_load_25

]]></Node>
<StgValue><ssdm name="v8_24"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
.preheader:531 %buf1_load_26 = load i12 %buf1_addr_26

]]></Node>
<StgValue><ssdm name="buf1_load_26"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="12">
<![CDATA[
.preheader:653 %C_load_50 = load i12 %C_addr_50

]]></Node>
<StgValue><ssdm name="C_load_50"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="12">
<![CDATA[
.preheader:658 %C_load_51 = load i12 %C_addr_51

]]></Node>
<StgValue><ssdm name="C_load_51"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="12">
<![CDATA[
.preheader:663 %C_load_52 = load i12 %C_addr_52

]]></Node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="12">
<![CDATA[
.preheader:668 %C_load_53 = load i12 %C_addr_53

]]></Node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="625" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:172 %or_ln32_53 = or i13 %tmp_5, i13 54

]]></Node>
<StgValue><ssdm name="or_ln32_53"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:173 %tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_53

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:174 %C_addr_54 = getelementptr i32 %C, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="C_addr_54"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:175 %or_ln32_54 = or i13 %tmp_5, i13 55

]]></Node>
<StgValue><ssdm name="or_ln32_54"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:176 %tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:177 %C_addr_55 = getelementptr i32 %C, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="C_addr_55"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:288 %or_ln30_26 = or i13 %tmp_65, i13 27

]]></Node>
<StgValue><ssdm name="or_ln30_26"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:289 %tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_26

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:290 %buf1_addr_27 = getelementptr i32 %buf1, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="buf1_addr_27"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:514 %v10_21 = fadd i32 %C_load_22, i32 %v8_21

]]></Node>
<StgValue><ssdm name="v10_21"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:519 %v10_22 = fadd i32 %C_load_23, i32 %v8_22

]]></Node>
<StgValue><ssdm name="v10_22"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524 %v10_23 = fadd i32 %C_load_24, i32 %v8_23

]]></Node>
<StgValue><ssdm name="v10_23"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:527 %v8_24 = fmul i32 %v6, i32 %buf1_load_25

]]></Node>
<StgValue><ssdm name="v8_24"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
.preheader:531 %buf1_load_26 = load i12 %buf1_addr_26

]]></Node>
<StgValue><ssdm name="buf1_load_26"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:532 %v8_25 = fmul i32 %v6, i32 %buf1_load_26

]]></Node>
<StgValue><ssdm name="v8_25"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
.preheader:536 %buf1_load_27 = load i12 %buf1_addr_27

]]></Node>
<StgValue><ssdm name="buf1_load_27"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="12">
<![CDATA[
.preheader:663 %C_load_52 = load i12 %C_addr_52

]]></Node>
<StgValue><ssdm name="C_load_52"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="12">
<![CDATA[
.preheader:668 %C_load_53 = load i12 %C_addr_53

]]></Node>
<StgValue><ssdm name="C_load_53"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="12">
<![CDATA[
.preheader:673 %C_load_54 = load i12 %C_addr_54

]]></Node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="12">
<![CDATA[
.preheader:678 %C_load_55 = load i12 %C_addr_55

]]></Node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:178 %or_ln32_55 = or i13 %tmp_5, i13 56

]]></Node>
<StgValue><ssdm name="or_ln32_55"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:179 %tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:180 %C_addr_56 = getelementptr i32 %C, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="C_addr_56"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:181 %or_ln32_56 = or i13 %tmp_5, i13 57

]]></Node>
<StgValue><ssdm name="or_ln32_56"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:182 %tmp_58 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_56

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:183 %C_addr_57 = getelementptr i32 %C, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="C_addr_57"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:291 %or_ln30_27 = or i13 %tmp_65, i13 28

]]></Node>
<StgValue><ssdm name="or_ln30_27"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:292 %tmp_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_27

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:293 %buf1_addr_28 = getelementptr i32 %buf1, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="buf1_addr_28"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:519 %v10_22 = fadd i32 %C_load_23, i32 %v8_22

]]></Node>
<StgValue><ssdm name="v10_22"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524 %v10_23 = fadd i32 %C_load_24, i32 %v8_23

]]></Node>
<StgValue><ssdm name="v10_23"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529 %v10_24 = fadd i32 %C_load_25, i32 %v8_24

]]></Node>
<StgValue><ssdm name="v10_24"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:532 %v8_25 = fmul i32 %v6, i32 %buf1_load_26

]]></Node>
<StgValue><ssdm name="v8_25"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="12">
<![CDATA[
.preheader:536 %buf1_load_27 = load i12 %buf1_addr_27

]]></Node>
<StgValue><ssdm name="buf1_load_27"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:537 %v8_26 = fmul i32 %v6, i32 %buf1_load_27

]]></Node>
<StgValue><ssdm name="v8_26"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
.preheader:541 %buf1_load_28 = load i12 %buf1_addr_28

]]></Node>
<StgValue><ssdm name="buf1_load_28"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="12">
<![CDATA[
.preheader:673 %C_load_54 = load i12 %C_addr_54

]]></Node>
<StgValue><ssdm name="C_load_54"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="12">
<![CDATA[
.preheader:678 %C_load_55 = load i12 %C_addr_55

]]></Node>
<StgValue><ssdm name="C_load_55"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="12">
<![CDATA[
.preheader:683 %C_load_56 = load i12 %C_addr_56

]]></Node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="12">
<![CDATA[
.preheader:688 %C_load_57 = load i12 %C_addr_57

]]></Node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:184 %or_ln32_57 = or i13 %tmp_5, i13 58

]]></Node>
<StgValue><ssdm name="or_ln32_57"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:185 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_57

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:186 %C_addr_58 = getelementptr i32 %C, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="C_addr_58"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:187 %or_ln32_58 = or i13 %tmp_5, i13 59

]]></Node>
<StgValue><ssdm name="or_ln32_58"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:188 %tmp_60 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_58

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:189 %C_addr_59 = getelementptr i32 %C, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="C_addr_59"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:294 %or_ln30_28 = or i13 %tmp_65, i13 29

]]></Node>
<StgValue><ssdm name="or_ln30_28"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:295 %tmp_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_28

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:296 %buf1_addr_29 = getelementptr i32 %buf1, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="buf1_addr_29"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524 %v10_23 = fadd i32 %C_load_24, i32 %v8_23

]]></Node>
<StgValue><ssdm name="v10_23"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529 %v10_24 = fadd i32 %C_load_25, i32 %v8_24

]]></Node>
<StgValue><ssdm name="v10_24"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:534 %v10_25 = fadd i32 %C_load_26, i32 %v8_25

]]></Node>
<StgValue><ssdm name="v10_25"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:537 %v8_26 = fmul i32 %v6, i32 %buf1_load_27

]]></Node>
<StgValue><ssdm name="v8_26"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="12">
<![CDATA[
.preheader:541 %buf1_load_28 = load i12 %buf1_addr_28

]]></Node>
<StgValue><ssdm name="buf1_load_28"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542 %v8_27 = fmul i32 %v6, i32 %buf1_load_28

]]></Node>
<StgValue><ssdm name="v8_27"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.preheader:546 %buf1_load_29 = load i12 %buf1_addr_29

]]></Node>
<StgValue><ssdm name="buf1_load_29"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="12">
<![CDATA[
.preheader:683 %C_load_56 = load i12 %C_addr_56

]]></Node>
<StgValue><ssdm name="C_load_56"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="12">
<![CDATA[
.preheader:688 %C_load_57 = load i12 %C_addr_57

]]></Node>
<StgValue><ssdm name="C_load_57"/></StgValue>
</operation>

<operation id="683" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="12">
<![CDATA[
.preheader:693 %C_load_58 = load i12 %C_addr_58

]]></Node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>

<operation id="684" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="12">
<![CDATA[
.preheader:698 %C_load_59 = load i12 %C_addr_59

]]></Node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="685" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:190 %or_ln32_59 = or i13 %tmp_5, i13 60

]]></Node>
<StgValue><ssdm name="or_ln32_59"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:191 %tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_59

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:192 %C_addr_60 = getelementptr i32 %C, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="C_addr_60"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:193 %or_ln32_60 = or i13 %tmp_5, i13 61

]]></Node>
<StgValue><ssdm name="or_ln32_60"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:194 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_60

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:195 %C_addr_61 = getelementptr i32 %C, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="C_addr_61"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:297 %or_ln30_29 = or i13 %tmp_65, i13 30

]]></Node>
<StgValue><ssdm name="or_ln30_29"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:298 %tmp_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_29

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:299 %buf1_addr_30 = getelementptr i32 %buf1, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="buf1_addr_30"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529 %v10_24 = fadd i32 %C_load_25, i32 %v8_24

]]></Node>
<StgValue><ssdm name="v10_24"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:534 %v10_25 = fadd i32 %C_load_26, i32 %v8_25

]]></Node>
<StgValue><ssdm name="v10_25"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:539 %v10_26 = fadd i32 %C_load_27, i32 %v8_26

]]></Node>
<StgValue><ssdm name="v10_26"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542 %v8_27 = fmul i32 %v6, i32 %buf1_load_28

]]></Node>
<StgValue><ssdm name="v8_27"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="12">
<![CDATA[
.preheader:546 %buf1_load_29 = load i12 %buf1_addr_29

]]></Node>
<StgValue><ssdm name="buf1_load_29"/></StgValue>
</operation>

<operation id="699" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:547 %v8_28 = fmul i32 %v6, i32 %buf1_load_29

]]></Node>
<StgValue><ssdm name="v8_28"/></StgValue>
</operation>

<operation id="700" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
.preheader:551 %buf1_load_30 = load i12 %buf1_addr_30

]]></Node>
<StgValue><ssdm name="buf1_load_30"/></StgValue>
</operation>

<operation id="701" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="12">
<![CDATA[
.preheader:693 %C_load_58 = load i12 %C_addr_58

]]></Node>
<StgValue><ssdm name="C_load_58"/></StgValue>
</operation>

<operation id="702" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="12">
<![CDATA[
.preheader:698 %C_load_59 = load i12 %C_addr_59

]]></Node>
<StgValue><ssdm name="C_load_59"/></StgValue>
</operation>

<operation id="703" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="12">
<![CDATA[
.preheader:703 %C_load_60 = load i12 %C_addr_60

]]></Node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>

<operation id="704" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="12">
<![CDATA[
.preheader:708 %C_load_61 = load i12 %C_addr_61

]]></Node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="705" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:196 %or_ln32_61 = or i13 %tmp_5, i13 62

]]></Node>
<StgValue><ssdm name="or_ln32_61"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:197 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_61

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="707" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:198 %C_addr_62 = getelementptr i32 %C, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="C_addr_62"/></StgValue>
</operation>

<operation id="708" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:199 %or_ln32_62 = or i13 %tmp_5, i13 63

]]></Node>
<StgValue><ssdm name="or_ln32_62"/></StgValue>
</operation>

<operation id="709" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:200 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln32_62

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="710" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:201 %C_addr_63 = getelementptr i32 %C, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="C_addr_63"/></StgValue>
</operation>

<operation id="711" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:300 %or_ln30_30 = or i13 %tmp_65, i13 31

]]></Node>
<StgValue><ssdm name="or_ln30_30"/></StgValue>
</operation>

<operation id="712" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:301 %tmp_96 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_30

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="713" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:302 %buf1_addr_31 = getelementptr i32 %buf1, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="buf1_addr_31"/></StgValue>
</operation>

<operation id="714" st_id="32" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:534 %v10_25 = fadd i32 %C_load_26, i32 %v8_25

]]></Node>
<StgValue><ssdm name="v10_25"/></StgValue>
</operation>

<operation id="715" st_id="32" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:539 %v10_26 = fadd i32 %C_load_27, i32 %v8_26

]]></Node>
<StgValue><ssdm name="v10_26"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:544 %v10_27 = fadd i32 %C_load_28, i32 %v8_27

]]></Node>
<StgValue><ssdm name="v10_27"/></StgValue>
</operation>

<operation id="717" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:547 %v8_28 = fmul i32 %v6, i32 %buf1_load_29

]]></Node>
<StgValue><ssdm name="v8_28"/></StgValue>
</operation>

<operation id="718" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="12">
<![CDATA[
.preheader:551 %buf1_load_30 = load i12 %buf1_addr_30

]]></Node>
<StgValue><ssdm name="buf1_load_30"/></StgValue>
</operation>

<operation id="719" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:552 %v8_29 = fmul i32 %v6, i32 %buf1_load_30

]]></Node>
<StgValue><ssdm name="v8_29"/></StgValue>
</operation>

<operation id="720" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="12">
<![CDATA[
.preheader:556 %buf1_load_31 = load i12 %buf1_addr_31

]]></Node>
<StgValue><ssdm name="buf1_load_31"/></StgValue>
</operation>

<operation id="721" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="12">
<![CDATA[
.preheader:703 %C_load_60 = load i12 %C_addr_60

]]></Node>
<StgValue><ssdm name="C_load_60"/></StgValue>
</operation>

<operation id="722" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="12">
<![CDATA[
.preheader:708 %C_load_61 = load i12 %C_addr_61

]]></Node>
<StgValue><ssdm name="C_load_61"/></StgValue>
</operation>

<operation id="723" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="12">
<![CDATA[
.preheader:713 %C_load_62 = load i12 %C_addr_62

]]></Node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="12">
<![CDATA[
.preheader:718 %C_load_63 = load i12 %C_addr_63

]]></Node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="725" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:303 %or_ln30_31 = or i13 %tmp_65, i13 32

]]></Node>
<StgValue><ssdm name="or_ln30_31"/></StgValue>
</operation>

<operation id="726" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:304 %tmp_97 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_31

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="727" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:305 %buf1_addr_32 = getelementptr i32 %buf1, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="buf1_addr_32"/></StgValue>
</operation>

<operation id="728" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:405 %store_ln34 = store i32 %v, i12 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="729" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:410 %store_ln34 = store i32 %v10_1, i12 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:539 %v10_26 = fadd i32 %C_load_27, i32 %v8_26

]]></Node>
<StgValue><ssdm name="v10_26"/></StgValue>
</operation>

<operation id="731" st_id="33" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:544 %v10_27 = fadd i32 %C_load_28, i32 %v8_27

]]></Node>
<StgValue><ssdm name="v10_27"/></StgValue>
</operation>

<operation id="732" st_id="33" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:549 %v10_28 = fadd i32 %C_load_29, i32 %v8_28

]]></Node>
<StgValue><ssdm name="v10_28"/></StgValue>
</operation>

<operation id="733" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:552 %v8_29 = fmul i32 %v6, i32 %buf1_load_30

]]></Node>
<StgValue><ssdm name="v8_29"/></StgValue>
</operation>

<operation id="734" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="12">
<![CDATA[
.preheader:556 %buf1_load_31 = load i12 %buf1_addr_31

]]></Node>
<StgValue><ssdm name="buf1_load_31"/></StgValue>
</operation>

<operation id="735" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:557 %v8_30 = fmul i32 %v6, i32 %buf1_load_31

]]></Node>
<StgValue><ssdm name="v8_30"/></StgValue>
</operation>

<operation id="736" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
.preheader:561 %buf1_load_32 = load i12 %buf1_addr_32

]]></Node>
<StgValue><ssdm name="buf1_load_32"/></StgValue>
</operation>

<operation id="737" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="12">
<![CDATA[
.preheader:713 %C_load_62 = load i12 %C_addr_62

]]></Node>
<StgValue><ssdm name="C_load_62"/></StgValue>
</operation>

<operation id="738" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="12">
<![CDATA[
.preheader:718 %C_load_63 = load i12 %C_addr_63

]]></Node>
<StgValue><ssdm name="C_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:306 %or_ln30_32 = or i13 %tmp_65, i13 33

]]></Node>
<StgValue><ssdm name="or_ln30_32"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:307 %tmp_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_32

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:308 %buf1_addr_33 = getelementptr i32 %buf1, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="buf1_addr_33"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:415 %store_ln34 = store i32 %v10_2, i12 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:420 %store_ln34 = store i32 %v10_3, i12 %C_addr_3

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:544 %v10_27 = fadd i32 %C_load_28, i32 %v8_27

]]></Node>
<StgValue><ssdm name="v10_27"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:549 %v10_28 = fadd i32 %C_load_29, i32 %v8_28

]]></Node>
<StgValue><ssdm name="v10_28"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:554 %v10_29 = fadd i32 %C_load_30, i32 %v8_29

]]></Node>
<StgValue><ssdm name="v10_29"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:557 %v8_30 = fmul i32 %v6, i32 %buf1_load_31

]]></Node>
<StgValue><ssdm name="v8_30"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="12">
<![CDATA[
.preheader:561 %buf1_load_32 = load i12 %buf1_addr_32

]]></Node>
<StgValue><ssdm name="buf1_load_32"/></StgValue>
</operation>

<operation id="749" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:562 %v8_31 = fmul i32 %v6, i32 %buf1_load_32

]]></Node>
<StgValue><ssdm name="v8_31"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
.preheader:566 %buf1_load_33 = load i12 %buf1_addr_33

]]></Node>
<StgValue><ssdm name="buf1_load_33"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:309 %or_ln30_33 = or i13 %tmp_65, i13 34

]]></Node>
<StgValue><ssdm name="or_ln30_33"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:310 %tmp_99 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_33

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:311 %buf1_addr_34 = getelementptr i32 %buf1, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="buf1_addr_34"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:425 %store_ln34 = store i32 %v10_4, i12 %C_addr_4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:430 %store_ln34 = store i32 %v10_5, i12 %C_addr_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="756" st_id="35" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:549 %v10_28 = fadd i32 %C_load_29, i32 %v8_28

]]></Node>
<StgValue><ssdm name="v10_28"/></StgValue>
</operation>

<operation id="757" st_id="35" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:554 %v10_29 = fadd i32 %C_load_30, i32 %v8_29

]]></Node>
<StgValue><ssdm name="v10_29"/></StgValue>
</operation>

<operation id="758" st_id="35" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:559 %v10_30 = fadd i32 %C_load_31, i32 %v8_30

]]></Node>
<StgValue><ssdm name="v10_30"/></StgValue>
</operation>

<operation id="759" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:562 %v8_31 = fmul i32 %v6, i32 %buf1_load_32

]]></Node>
<StgValue><ssdm name="v8_31"/></StgValue>
</operation>

<operation id="760" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="12">
<![CDATA[
.preheader:566 %buf1_load_33 = load i12 %buf1_addr_33

]]></Node>
<StgValue><ssdm name="buf1_load_33"/></StgValue>
</operation>

<operation id="761" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:567 %v8_32 = fmul i32 %v6, i32 %buf1_load_33

]]></Node>
<StgValue><ssdm name="v8_32"/></StgValue>
</operation>

<operation id="762" st_id="35" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="12">
<![CDATA[
.preheader:571 %buf1_load_34 = load i12 %buf1_addr_34

]]></Node>
<StgValue><ssdm name="buf1_load_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="763" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:312 %or_ln30_34 = or i13 %tmp_65, i13 35

]]></Node>
<StgValue><ssdm name="or_ln30_34"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:313 %tmp_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_34

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:314 %buf1_addr_35 = getelementptr i32 %buf1, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="buf1_addr_35"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:435 %store_ln34 = store i32 %v10_6, i12 %C_addr_6

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:440 %store_ln34 = store i32 %v10_7, i12 %C_addr_7

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:554 %v10_29 = fadd i32 %C_load_30, i32 %v8_29

]]></Node>
<StgValue><ssdm name="v10_29"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:559 %v10_30 = fadd i32 %C_load_31, i32 %v8_30

]]></Node>
<StgValue><ssdm name="v10_30"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:564 %v10_31 = fadd i32 %C_load_32, i32 %v8_31

]]></Node>
<StgValue><ssdm name="v10_31"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:567 %v8_32 = fmul i32 %v6, i32 %buf1_load_33

]]></Node>
<StgValue><ssdm name="v8_32"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="12">
<![CDATA[
.preheader:571 %buf1_load_34 = load i12 %buf1_addr_34

]]></Node>
<StgValue><ssdm name="buf1_load_34"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:572 %v8_33 = fmul i32 %v6, i32 %buf1_load_34

]]></Node>
<StgValue><ssdm name="v8_33"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="12">
<![CDATA[
.preheader:576 %buf1_load_35 = load i12 %buf1_addr_35

]]></Node>
<StgValue><ssdm name="buf1_load_35"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="775" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:315 %or_ln30_35 = or i13 %tmp_65, i13 36

]]></Node>
<StgValue><ssdm name="or_ln30_35"/></StgValue>
</operation>

<operation id="776" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:316 %tmp_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_35

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="777" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:317 %buf1_addr_36 = getelementptr i32 %buf1, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="buf1_addr_36"/></StgValue>
</operation>

<operation id="778" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:445 %store_ln34 = store i32 %v10_8, i12 %C_addr_8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="779" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:450 %store_ln34 = store i32 %v10_9, i12 %C_addr_9

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="780" st_id="37" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:559 %v10_30 = fadd i32 %C_load_31, i32 %v8_30

]]></Node>
<StgValue><ssdm name="v10_30"/></StgValue>
</operation>

<operation id="781" st_id="37" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:564 %v10_31 = fadd i32 %C_load_32, i32 %v8_31

]]></Node>
<StgValue><ssdm name="v10_31"/></StgValue>
</operation>

<operation id="782" st_id="37" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569 %v10_32 = fadd i32 %C_load_33, i32 %v8_32

]]></Node>
<StgValue><ssdm name="v10_32"/></StgValue>
</operation>

<operation id="783" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:572 %v8_33 = fmul i32 %v6, i32 %buf1_load_34

]]></Node>
<StgValue><ssdm name="v8_33"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="12">
<![CDATA[
.preheader:576 %buf1_load_35 = load i12 %buf1_addr_35

]]></Node>
<StgValue><ssdm name="buf1_load_35"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:577 %v8_34 = fmul i32 %v6, i32 %buf1_load_35

]]></Node>
<StgValue><ssdm name="v8_34"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="12">
<![CDATA[
.preheader:581 %buf1_load_36 = load i12 %buf1_addr_36

]]></Node>
<StgValue><ssdm name="buf1_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="787" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:318 %or_ln30_36 = or i13 %tmp_65, i13 37

]]></Node>
<StgValue><ssdm name="or_ln30_36"/></StgValue>
</operation>

<operation id="788" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:319 %tmp_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_36

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="789" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:320 %buf1_addr_37 = getelementptr i32 %buf1, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="buf1_addr_37"/></StgValue>
</operation>

<operation id="790" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:455 %store_ln34 = store i32 %v10_s, i12 %C_addr_10

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="791" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:460 %store_ln34 = store i32 %v10_10, i12 %C_addr_11

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="792" st_id="38" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:564 %v10_31 = fadd i32 %C_load_32, i32 %v8_31

]]></Node>
<StgValue><ssdm name="v10_31"/></StgValue>
</operation>

<operation id="793" st_id="38" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569 %v10_32 = fadd i32 %C_load_33, i32 %v8_32

]]></Node>
<StgValue><ssdm name="v10_32"/></StgValue>
</operation>

<operation id="794" st_id="38" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574 %v10_33 = fadd i32 %C_load_34, i32 %v8_33

]]></Node>
<StgValue><ssdm name="v10_33"/></StgValue>
</operation>

<operation id="795" st_id="38" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:577 %v8_34 = fmul i32 %v6, i32 %buf1_load_35

]]></Node>
<StgValue><ssdm name="v8_34"/></StgValue>
</operation>

<operation id="796" st_id="38" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="12">
<![CDATA[
.preheader:581 %buf1_load_36 = load i12 %buf1_addr_36

]]></Node>
<StgValue><ssdm name="buf1_load_36"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:582 %v8_35 = fmul i32 %v6, i32 %buf1_load_36

]]></Node>
<StgValue><ssdm name="v8_35"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="12">
<![CDATA[
.preheader:586 %buf1_load_37 = load i12 %buf1_addr_37

]]></Node>
<StgValue><ssdm name="buf1_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="799" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:321 %or_ln30_37 = or i13 %tmp_65, i13 38

]]></Node>
<StgValue><ssdm name="or_ln30_37"/></StgValue>
</operation>

<operation id="800" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:322 %tmp_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_37

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:323 %buf1_addr_38 = getelementptr i32 %buf1, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="buf1_addr_38"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:465 %store_ln34 = store i32 %v10_11, i12 %C_addr_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:470 %store_ln34 = store i32 %v10_12, i12 %C_addr_13

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569 %v10_32 = fadd i32 %C_load_33, i32 %v8_32

]]></Node>
<StgValue><ssdm name="v10_32"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574 %v10_33 = fadd i32 %C_load_34, i32 %v8_33

]]></Node>
<StgValue><ssdm name="v10_33"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:579 %v10_34 = fadd i32 %C_load_35, i32 %v8_34

]]></Node>
<StgValue><ssdm name="v10_34"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:582 %v8_35 = fmul i32 %v6, i32 %buf1_load_36

]]></Node>
<StgValue><ssdm name="v8_35"/></StgValue>
</operation>

<operation id="808" st_id="39" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="12">
<![CDATA[
.preheader:586 %buf1_load_37 = load i12 %buf1_addr_37

]]></Node>
<StgValue><ssdm name="buf1_load_37"/></StgValue>
</operation>

<operation id="809" st_id="39" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587 %v8_36 = fmul i32 %v6, i32 %buf1_load_37

]]></Node>
<StgValue><ssdm name="v8_36"/></StgValue>
</operation>

<operation id="810" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
.preheader:591 %buf1_load_38 = load i12 %buf1_addr_38

]]></Node>
<StgValue><ssdm name="buf1_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="811" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:324 %or_ln30_38 = or i13 %tmp_65, i13 39

]]></Node>
<StgValue><ssdm name="or_ln30_38"/></StgValue>
</operation>

<operation id="812" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:325 %tmp_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_38

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="813" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:326 %buf1_addr_39 = getelementptr i32 %buf1, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="buf1_addr_39"/></StgValue>
</operation>

<operation id="814" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:475 %store_ln34 = store i32 %v10_13, i12 %C_addr_14

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="815" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:480 %store_ln34 = store i32 %v10_14, i12 %C_addr_15

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="816" st_id="40" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574 %v10_33 = fadd i32 %C_load_34, i32 %v8_33

]]></Node>
<StgValue><ssdm name="v10_33"/></StgValue>
</operation>

<operation id="817" st_id="40" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:579 %v10_34 = fadd i32 %C_load_35, i32 %v8_34

]]></Node>
<StgValue><ssdm name="v10_34"/></StgValue>
</operation>

<operation id="818" st_id="40" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:584 %v10_35 = fadd i32 %C_load_36, i32 %v8_35

]]></Node>
<StgValue><ssdm name="v10_35"/></StgValue>
</operation>

<operation id="819" st_id="40" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587 %v8_36 = fmul i32 %v6, i32 %buf1_load_37

]]></Node>
<StgValue><ssdm name="v8_36"/></StgValue>
</operation>

<operation id="820" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="12">
<![CDATA[
.preheader:591 %buf1_load_38 = load i12 %buf1_addr_38

]]></Node>
<StgValue><ssdm name="buf1_load_38"/></StgValue>
</operation>

<operation id="821" st_id="40" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:592 %v8_37 = fmul i32 %v6, i32 %buf1_load_38

]]></Node>
<StgValue><ssdm name="v8_37"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="12">
<![CDATA[
.preheader:596 %buf1_load_39 = load i12 %buf1_addr_39

]]></Node>
<StgValue><ssdm name="buf1_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="823" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:327 %or_ln30_39 = or i13 %tmp_65, i13 40

]]></Node>
<StgValue><ssdm name="or_ln30_39"/></StgValue>
</operation>

<operation id="824" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:328 %tmp_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_39

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="825" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:329 %buf1_addr_40 = getelementptr i32 %buf1, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="buf1_addr_40"/></StgValue>
</operation>

<operation id="826" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:485 %store_ln34 = store i32 %v10_15, i12 %C_addr_16

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="827" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:490 %store_ln34 = store i32 %v10_16, i12 %C_addr_17

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="828" st_id="41" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:579 %v10_34 = fadd i32 %C_load_35, i32 %v8_34

]]></Node>
<StgValue><ssdm name="v10_34"/></StgValue>
</operation>

<operation id="829" st_id="41" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:584 %v10_35 = fadd i32 %C_load_36, i32 %v8_35

]]></Node>
<StgValue><ssdm name="v10_35"/></StgValue>
</operation>

<operation id="830" st_id="41" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:589 %v10_36 = fadd i32 %C_load_37, i32 %v8_36

]]></Node>
<StgValue><ssdm name="v10_36"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:592 %v8_37 = fmul i32 %v6, i32 %buf1_load_38

]]></Node>
<StgValue><ssdm name="v8_37"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="12">
<![CDATA[
.preheader:596 %buf1_load_39 = load i12 %buf1_addr_39

]]></Node>
<StgValue><ssdm name="buf1_load_39"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:597 %v8_38 = fmul i32 %v6, i32 %buf1_load_39

]]></Node>
<StgValue><ssdm name="v8_38"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="12">
<![CDATA[
.preheader:601 %buf1_load_40 = load i12 %buf1_addr_40

]]></Node>
<StgValue><ssdm name="buf1_load_40"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="835" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:330 %or_ln30_40 = or i13 %tmp_65, i13 41

]]></Node>
<StgValue><ssdm name="or_ln30_40"/></StgValue>
</operation>

<operation id="836" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:331 %tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_40

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="837" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:332 %buf1_addr_41 = getelementptr i32 %buf1, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="buf1_addr_41"/></StgValue>
</operation>

<operation id="838" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:495 %store_ln34 = store i32 %v10_17, i12 %C_addr_18

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="839" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:500 %store_ln34 = store i32 %v10_18, i12 %C_addr_19

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="840" st_id="42" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:584 %v10_35 = fadd i32 %C_load_36, i32 %v8_35

]]></Node>
<StgValue><ssdm name="v10_35"/></StgValue>
</operation>

<operation id="841" st_id="42" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:589 %v10_36 = fadd i32 %C_load_37, i32 %v8_36

]]></Node>
<StgValue><ssdm name="v10_36"/></StgValue>
</operation>

<operation id="842" st_id="42" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:594 %v10_37 = fadd i32 %C_load_38, i32 %v8_37

]]></Node>
<StgValue><ssdm name="v10_37"/></StgValue>
</operation>

<operation id="843" st_id="42" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:597 %v8_38 = fmul i32 %v6, i32 %buf1_load_39

]]></Node>
<StgValue><ssdm name="v8_38"/></StgValue>
</operation>

<operation id="844" st_id="42" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="12">
<![CDATA[
.preheader:601 %buf1_load_40 = load i12 %buf1_addr_40

]]></Node>
<StgValue><ssdm name="buf1_load_40"/></StgValue>
</operation>

<operation id="845" st_id="42" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:602 %v8_39 = fmul i32 %v6, i32 %buf1_load_40

]]></Node>
<StgValue><ssdm name="v8_39"/></StgValue>
</operation>

<operation id="846" st_id="42" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
.preheader:606 %buf1_load_41 = load i12 %buf1_addr_41

]]></Node>
<StgValue><ssdm name="buf1_load_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="847" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:333 %or_ln30_41 = or i13 %tmp_65, i13 42

]]></Node>
<StgValue><ssdm name="or_ln30_41"/></StgValue>
</operation>

<operation id="848" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:334 %tmp_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_41

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="849" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:335 %buf1_addr_42 = getelementptr i32 %buf1, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="buf1_addr_42"/></StgValue>
</operation>

<operation id="850" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:505 %store_ln34 = store i32 %v10_19, i12 %C_addr_20

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="851" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:510 %store_ln34 = store i32 %v10_20, i12 %C_addr_21

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="852" st_id="43" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:589 %v10_36 = fadd i32 %C_load_37, i32 %v8_36

]]></Node>
<StgValue><ssdm name="v10_36"/></StgValue>
</operation>

<operation id="853" st_id="43" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:594 %v10_37 = fadd i32 %C_load_38, i32 %v8_37

]]></Node>
<StgValue><ssdm name="v10_37"/></StgValue>
</operation>

<operation id="854" st_id="43" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:599 %v10_38 = fadd i32 %C_load_39, i32 %v8_38

]]></Node>
<StgValue><ssdm name="v10_38"/></StgValue>
</operation>

<operation id="855" st_id="43" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:602 %v8_39 = fmul i32 %v6, i32 %buf1_load_40

]]></Node>
<StgValue><ssdm name="v8_39"/></StgValue>
</operation>

<operation id="856" st_id="43" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="12">
<![CDATA[
.preheader:606 %buf1_load_41 = load i12 %buf1_addr_41

]]></Node>
<StgValue><ssdm name="buf1_load_41"/></StgValue>
</operation>

<operation id="857" st_id="43" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:607 %v8_40 = fmul i32 %v6, i32 %buf1_load_41

]]></Node>
<StgValue><ssdm name="v8_40"/></StgValue>
</operation>

<operation id="858" st_id="43" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="12">
<![CDATA[
.preheader:611 %buf1_load_42 = load i12 %buf1_addr_42

]]></Node>
<StgValue><ssdm name="buf1_load_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="859" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:336 %or_ln30_42 = or i13 %tmp_65, i13 43

]]></Node>
<StgValue><ssdm name="or_ln30_42"/></StgValue>
</operation>

<operation id="860" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:337 %tmp_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_42

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="861" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:338 %buf1_addr_43 = getelementptr i32 %buf1, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="buf1_addr_43"/></StgValue>
</operation>

<operation id="862" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:515 %store_ln34 = store i32 %v10_21, i12 %C_addr_22

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="863" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:520 %store_ln34 = store i32 %v10_22, i12 %C_addr_23

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="864" st_id="44" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:594 %v10_37 = fadd i32 %C_load_38, i32 %v8_37

]]></Node>
<StgValue><ssdm name="v10_37"/></StgValue>
</operation>

<operation id="865" st_id="44" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:599 %v10_38 = fadd i32 %C_load_39, i32 %v8_38

]]></Node>
<StgValue><ssdm name="v10_38"/></StgValue>
</operation>

<operation id="866" st_id="44" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:604 %v10_39 = fadd i32 %C_load_40, i32 %v8_39

]]></Node>
<StgValue><ssdm name="v10_39"/></StgValue>
</operation>

<operation id="867" st_id="44" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:607 %v8_40 = fmul i32 %v6, i32 %buf1_load_41

]]></Node>
<StgValue><ssdm name="v8_40"/></StgValue>
</operation>

<operation id="868" st_id="44" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="12">
<![CDATA[
.preheader:611 %buf1_load_42 = load i12 %buf1_addr_42

]]></Node>
<StgValue><ssdm name="buf1_load_42"/></StgValue>
</operation>

<operation id="869" st_id="44" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:612 %v8_41 = fmul i32 %v6, i32 %buf1_load_42

]]></Node>
<StgValue><ssdm name="v8_41"/></StgValue>
</operation>

<operation id="870" st_id="44" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="12">
<![CDATA[
.preheader:616 %buf1_load_43 = load i12 %buf1_addr_43

]]></Node>
<StgValue><ssdm name="buf1_load_43"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="871" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:339 %or_ln30_43 = or i13 %tmp_65, i13 44

]]></Node>
<StgValue><ssdm name="or_ln30_43"/></StgValue>
</operation>

<operation id="872" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:340 %tmp_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_43

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="873" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:341 %buf1_addr_44 = getelementptr i32 %buf1, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="buf1_addr_44"/></StgValue>
</operation>

<operation id="874" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:525 %store_ln34 = store i32 %v10_23, i12 %C_addr_24

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="875" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:530 %store_ln34 = store i32 %v10_24, i12 %C_addr_25

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="876" st_id="45" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:599 %v10_38 = fadd i32 %C_load_39, i32 %v8_38

]]></Node>
<StgValue><ssdm name="v10_38"/></StgValue>
</operation>

<operation id="877" st_id="45" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:604 %v10_39 = fadd i32 %C_load_40, i32 %v8_39

]]></Node>
<StgValue><ssdm name="v10_39"/></StgValue>
</operation>

<operation id="878" st_id="45" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:609 %v10_40 = fadd i32 %C_load_41, i32 %v8_40

]]></Node>
<StgValue><ssdm name="v10_40"/></StgValue>
</operation>

<operation id="879" st_id="45" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:612 %v8_41 = fmul i32 %v6, i32 %buf1_load_42

]]></Node>
<StgValue><ssdm name="v8_41"/></StgValue>
</operation>

<operation id="880" st_id="45" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="12">
<![CDATA[
.preheader:616 %buf1_load_43 = load i12 %buf1_addr_43

]]></Node>
<StgValue><ssdm name="buf1_load_43"/></StgValue>
</operation>

<operation id="881" st_id="45" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:617 %v8_42 = fmul i32 %v6, i32 %buf1_load_43

]]></Node>
<StgValue><ssdm name="v8_42"/></StgValue>
</operation>

<operation id="882" st_id="45" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="12">
<![CDATA[
.preheader:621 %buf1_load_44 = load i12 %buf1_addr_44

]]></Node>
<StgValue><ssdm name="buf1_load_44"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="883" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:342 %or_ln30_44 = or i13 %tmp_65, i13 45

]]></Node>
<StgValue><ssdm name="or_ln30_44"/></StgValue>
</operation>

<operation id="884" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:343 %tmp_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_44

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="885" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:344 %buf1_addr_45 = getelementptr i32 %buf1, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="buf1_addr_45"/></StgValue>
</operation>

<operation id="886" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:535 %store_ln34 = store i32 %v10_25, i12 %C_addr_26

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="887" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:540 %store_ln34 = store i32 %v10_26, i12 %C_addr_27

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="888" st_id="46" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:604 %v10_39 = fadd i32 %C_load_40, i32 %v8_39

]]></Node>
<StgValue><ssdm name="v10_39"/></StgValue>
</operation>

<operation id="889" st_id="46" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:609 %v10_40 = fadd i32 %C_load_41, i32 %v8_40

]]></Node>
<StgValue><ssdm name="v10_40"/></StgValue>
</operation>

<operation id="890" st_id="46" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614 %v10_41 = fadd i32 %C_load_42, i32 %v8_41

]]></Node>
<StgValue><ssdm name="v10_41"/></StgValue>
</operation>

<operation id="891" st_id="46" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:617 %v8_42 = fmul i32 %v6, i32 %buf1_load_43

]]></Node>
<StgValue><ssdm name="v8_42"/></StgValue>
</operation>

<operation id="892" st_id="46" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="12">
<![CDATA[
.preheader:621 %buf1_load_44 = load i12 %buf1_addr_44

]]></Node>
<StgValue><ssdm name="buf1_load_44"/></StgValue>
</operation>

<operation id="893" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:622 %v8_43 = fmul i32 %v6, i32 %buf1_load_44

]]></Node>
<StgValue><ssdm name="v8_43"/></StgValue>
</operation>

<operation id="894" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="12">
<![CDATA[
.preheader:626 %buf1_load_45 = load i12 %buf1_addr_45

]]></Node>
<StgValue><ssdm name="buf1_load_45"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="895" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:345 %or_ln30_45 = or i13 %tmp_65, i13 46

]]></Node>
<StgValue><ssdm name="or_ln30_45"/></StgValue>
</operation>

<operation id="896" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:346 %tmp_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_45

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="897" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:347 %buf1_addr_46 = getelementptr i32 %buf1, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="buf1_addr_46"/></StgValue>
</operation>

<operation id="898" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:545 %store_ln34 = store i32 %v10_27, i12 %C_addr_28

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="899" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:550 %store_ln34 = store i32 %v10_28, i12 %C_addr_29

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="900" st_id="47" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:609 %v10_40 = fadd i32 %C_load_41, i32 %v8_40

]]></Node>
<StgValue><ssdm name="v10_40"/></StgValue>
</operation>

<operation id="901" st_id="47" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614 %v10_41 = fadd i32 %C_load_42, i32 %v8_41

]]></Node>
<StgValue><ssdm name="v10_41"/></StgValue>
</operation>

<operation id="902" st_id="47" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619 %v10_42 = fadd i32 %C_load_43, i32 %v8_42

]]></Node>
<StgValue><ssdm name="v10_42"/></StgValue>
</operation>

<operation id="903" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:622 %v8_43 = fmul i32 %v6, i32 %buf1_load_44

]]></Node>
<StgValue><ssdm name="v8_43"/></StgValue>
</operation>

<operation id="904" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="12">
<![CDATA[
.preheader:626 %buf1_load_45 = load i12 %buf1_addr_45

]]></Node>
<StgValue><ssdm name="buf1_load_45"/></StgValue>
</operation>

<operation id="905" st_id="47" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:627 %v8_44 = fmul i32 %v6, i32 %buf1_load_45

]]></Node>
<StgValue><ssdm name="v8_44"/></StgValue>
</operation>

<operation id="906" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="12">
<![CDATA[
.preheader:631 %buf1_load_46 = load i12 %buf1_addr_46

]]></Node>
<StgValue><ssdm name="buf1_load_46"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="907" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:348 %or_ln30_46 = or i13 %tmp_65, i13 47

]]></Node>
<StgValue><ssdm name="or_ln30_46"/></StgValue>
</operation>

<operation id="908" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:349 %tmp_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_46

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="909" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:350 %buf1_addr_47 = getelementptr i32 %buf1, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="buf1_addr_47"/></StgValue>
</operation>

<operation id="910" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:555 %store_ln34 = store i32 %v10_29, i12 %C_addr_30

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="911" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:560 %store_ln34 = store i32 %v10_30, i12 %C_addr_31

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="912" st_id="48" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614 %v10_41 = fadd i32 %C_load_42, i32 %v8_41

]]></Node>
<StgValue><ssdm name="v10_41"/></StgValue>
</operation>

<operation id="913" st_id="48" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619 %v10_42 = fadd i32 %C_load_43, i32 %v8_42

]]></Node>
<StgValue><ssdm name="v10_42"/></StgValue>
</operation>

<operation id="914" st_id="48" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:624 %v10_43 = fadd i32 %C_load_44, i32 %v8_43

]]></Node>
<StgValue><ssdm name="v10_43"/></StgValue>
</operation>

<operation id="915" st_id="48" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:627 %v8_44 = fmul i32 %v6, i32 %buf1_load_45

]]></Node>
<StgValue><ssdm name="v8_44"/></StgValue>
</operation>

<operation id="916" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="12">
<![CDATA[
.preheader:631 %buf1_load_46 = load i12 %buf1_addr_46

]]></Node>
<StgValue><ssdm name="buf1_load_46"/></StgValue>
</operation>

<operation id="917" st_id="48" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632 %v8_45 = fmul i32 %v6, i32 %buf1_load_46

]]></Node>
<StgValue><ssdm name="v8_45"/></StgValue>
</operation>

<operation id="918" st_id="48" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="12">
<![CDATA[
.preheader:636 %buf1_load_47 = load i12 %buf1_addr_47

]]></Node>
<StgValue><ssdm name="buf1_load_47"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="919" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:351 %or_ln30_47 = or i13 %tmp_65, i13 48

]]></Node>
<StgValue><ssdm name="or_ln30_47"/></StgValue>
</operation>

<operation id="920" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:352 %tmp_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_47

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="921" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:353 %buf1_addr_48 = getelementptr i32 %buf1, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="buf1_addr_48"/></StgValue>
</operation>

<operation id="922" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:565 %store_ln34 = store i32 %v10_31, i12 %C_addr_32

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="923" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:570 %store_ln34 = store i32 %v10_32, i12 %C_addr_33

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="924" st_id="49" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619 %v10_42 = fadd i32 %C_load_43, i32 %v8_42

]]></Node>
<StgValue><ssdm name="v10_42"/></StgValue>
</operation>

<operation id="925" st_id="49" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:624 %v10_43 = fadd i32 %C_load_44, i32 %v8_43

]]></Node>
<StgValue><ssdm name="v10_43"/></StgValue>
</operation>

<operation id="926" st_id="49" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:629 %v10_44 = fadd i32 %C_load_45, i32 %v8_44

]]></Node>
<StgValue><ssdm name="v10_44"/></StgValue>
</operation>

<operation id="927" st_id="49" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632 %v8_45 = fmul i32 %v6, i32 %buf1_load_46

]]></Node>
<StgValue><ssdm name="v8_45"/></StgValue>
</operation>

<operation id="928" st_id="49" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="12">
<![CDATA[
.preheader:636 %buf1_load_47 = load i12 %buf1_addr_47

]]></Node>
<StgValue><ssdm name="buf1_load_47"/></StgValue>
</operation>

<operation id="929" st_id="49" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:637 %v8_46 = fmul i32 %v6, i32 %buf1_load_47

]]></Node>
<StgValue><ssdm name="v8_46"/></StgValue>
</operation>

<operation id="930" st_id="49" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="12">
<![CDATA[
.preheader:641 %buf1_load_48 = load i12 %buf1_addr_48

]]></Node>
<StgValue><ssdm name="buf1_load_48"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="931" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:354 %or_ln30_48 = or i13 %tmp_65, i13 49

]]></Node>
<StgValue><ssdm name="or_ln30_48"/></StgValue>
</operation>

<operation id="932" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:355 %tmp_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_48

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="933" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:356 %buf1_addr_49 = getelementptr i32 %buf1, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="buf1_addr_49"/></StgValue>
</operation>

<operation id="934" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:575 %store_ln34 = store i32 %v10_33, i12 %C_addr_34

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="935" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:580 %store_ln34 = store i32 %v10_34, i12 %C_addr_35

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="936" st_id="50" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:624 %v10_43 = fadd i32 %C_load_44, i32 %v8_43

]]></Node>
<StgValue><ssdm name="v10_43"/></StgValue>
</operation>

<operation id="937" st_id="50" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:629 %v10_44 = fadd i32 %C_load_45, i32 %v8_44

]]></Node>
<StgValue><ssdm name="v10_44"/></StgValue>
</operation>

<operation id="938" st_id="50" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:634 %v10_45 = fadd i32 %C_load_46, i32 %v8_45

]]></Node>
<StgValue><ssdm name="v10_45"/></StgValue>
</operation>

<operation id="939" st_id="50" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:637 %v8_46 = fmul i32 %v6, i32 %buf1_load_47

]]></Node>
<StgValue><ssdm name="v8_46"/></StgValue>
</operation>

<operation id="940" st_id="50" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="12">
<![CDATA[
.preheader:641 %buf1_load_48 = load i12 %buf1_addr_48

]]></Node>
<StgValue><ssdm name="buf1_load_48"/></StgValue>
</operation>

<operation id="941" st_id="50" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:642 %v8_47 = fmul i32 %v6, i32 %buf1_load_48

]]></Node>
<StgValue><ssdm name="v8_47"/></StgValue>
</operation>

<operation id="942" st_id="50" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="12">
<![CDATA[
.preheader:646 %buf1_load_49 = load i12 %buf1_addr_49

]]></Node>
<StgValue><ssdm name="buf1_load_49"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="943" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:357 %or_ln30_49 = or i13 %tmp_65, i13 50

]]></Node>
<StgValue><ssdm name="or_ln30_49"/></StgValue>
</operation>

<operation id="944" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:358 %tmp_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_49

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="945" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:359 %buf1_addr_50 = getelementptr i32 %buf1, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="buf1_addr_50"/></StgValue>
</operation>

<operation id="946" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:585 %store_ln34 = store i32 %v10_35, i12 %C_addr_36

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="947" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:590 %store_ln34 = store i32 %v10_36, i12 %C_addr_37

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="948" st_id="51" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:629 %v10_44 = fadd i32 %C_load_45, i32 %v8_44

]]></Node>
<StgValue><ssdm name="v10_44"/></StgValue>
</operation>

<operation id="949" st_id="51" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:634 %v10_45 = fadd i32 %C_load_46, i32 %v8_45

]]></Node>
<StgValue><ssdm name="v10_45"/></StgValue>
</operation>

<operation id="950" st_id="51" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:639 %v10_46 = fadd i32 %C_load_47, i32 %v8_46

]]></Node>
<StgValue><ssdm name="v10_46"/></StgValue>
</operation>

<operation id="951" st_id="51" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:642 %v8_47 = fmul i32 %v6, i32 %buf1_load_48

]]></Node>
<StgValue><ssdm name="v8_47"/></StgValue>
</operation>

<operation id="952" st_id="51" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="12">
<![CDATA[
.preheader:646 %buf1_load_49 = load i12 %buf1_addr_49

]]></Node>
<StgValue><ssdm name="buf1_load_49"/></StgValue>
</operation>

<operation id="953" st_id="51" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:647 %v8_48 = fmul i32 %v6, i32 %buf1_load_49

]]></Node>
<StgValue><ssdm name="v8_48"/></StgValue>
</operation>

<operation id="954" st_id="51" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="12">
<![CDATA[
.preheader:651 %buf1_load_50 = load i12 %buf1_addr_50

]]></Node>
<StgValue><ssdm name="buf1_load_50"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="955" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:360 %or_ln30_50 = or i13 %tmp_65, i13 51

]]></Node>
<StgValue><ssdm name="or_ln30_50"/></StgValue>
</operation>

<operation id="956" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:361 %tmp_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_50

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="957" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:362 %buf1_addr_51 = getelementptr i32 %buf1, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="buf1_addr_51"/></StgValue>
</operation>

<operation id="958" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:595 %store_ln34 = store i32 %v10_37, i12 %C_addr_38

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="959" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:600 %store_ln34 = store i32 %v10_38, i12 %C_addr_39

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="960" st_id="52" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:634 %v10_45 = fadd i32 %C_load_46, i32 %v8_45

]]></Node>
<StgValue><ssdm name="v10_45"/></StgValue>
</operation>

<operation id="961" st_id="52" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:639 %v10_46 = fadd i32 %C_load_47, i32 %v8_46

]]></Node>
<StgValue><ssdm name="v10_46"/></StgValue>
</operation>

<operation id="962" st_id="52" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:644 %v10_47 = fadd i32 %C_load_48, i32 %v8_47

]]></Node>
<StgValue><ssdm name="v10_47"/></StgValue>
</operation>

<operation id="963" st_id="52" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:647 %v8_48 = fmul i32 %v6, i32 %buf1_load_49

]]></Node>
<StgValue><ssdm name="v8_48"/></StgValue>
</operation>

<operation id="964" st_id="52" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="12">
<![CDATA[
.preheader:651 %buf1_load_50 = load i12 %buf1_addr_50

]]></Node>
<StgValue><ssdm name="buf1_load_50"/></StgValue>
</operation>

<operation id="965" st_id="52" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:652 %v8_49 = fmul i32 %v6, i32 %buf1_load_50

]]></Node>
<StgValue><ssdm name="v8_49"/></StgValue>
</operation>

<operation id="966" st_id="52" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="12">
<![CDATA[
.preheader:656 %buf1_load_51 = load i12 %buf1_addr_51

]]></Node>
<StgValue><ssdm name="buf1_load_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="967" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:363 %or_ln30_51 = or i13 %tmp_65, i13 52

]]></Node>
<StgValue><ssdm name="or_ln30_51"/></StgValue>
</operation>

<operation id="968" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:364 %tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_51

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="969" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:365 %buf1_addr_52 = getelementptr i32 %buf1, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="buf1_addr_52"/></StgValue>
</operation>

<operation id="970" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:605 %store_ln34 = store i32 %v10_39, i12 %C_addr_40

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="971" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:610 %store_ln34 = store i32 %v10_40, i12 %C_addr_41

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="972" st_id="53" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:639 %v10_46 = fadd i32 %C_load_47, i32 %v8_46

]]></Node>
<StgValue><ssdm name="v10_46"/></StgValue>
</operation>

<operation id="973" st_id="53" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:644 %v10_47 = fadd i32 %C_load_48, i32 %v8_47

]]></Node>
<StgValue><ssdm name="v10_47"/></StgValue>
</operation>

<operation id="974" st_id="53" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:649 %v10_48 = fadd i32 %C_load_49, i32 %v8_48

]]></Node>
<StgValue><ssdm name="v10_48"/></StgValue>
</operation>

<operation id="975" st_id="53" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:652 %v8_49 = fmul i32 %v6, i32 %buf1_load_50

]]></Node>
<StgValue><ssdm name="v8_49"/></StgValue>
</operation>

<operation id="976" st_id="53" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="12">
<![CDATA[
.preheader:656 %buf1_load_51 = load i12 %buf1_addr_51

]]></Node>
<StgValue><ssdm name="buf1_load_51"/></StgValue>
</operation>

<operation id="977" st_id="53" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:657 %v8_50 = fmul i32 %v6, i32 %buf1_load_51

]]></Node>
<StgValue><ssdm name="v8_50"/></StgValue>
</operation>

<operation id="978" st_id="53" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="12">
<![CDATA[
.preheader:661 %buf1_load_52 = load i12 %buf1_addr_52

]]></Node>
<StgValue><ssdm name="buf1_load_52"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="979" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:366 %or_ln30_52 = or i13 %tmp_65, i13 53

]]></Node>
<StgValue><ssdm name="or_ln30_52"/></StgValue>
</operation>

<operation id="980" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:367 %tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_52

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="981" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:368 %buf1_addr_53 = getelementptr i32 %buf1, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="buf1_addr_53"/></StgValue>
</operation>

<operation id="982" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:615 %store_ln34 = store i32 %v10_41, i12 %C_addr_42

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="983" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:620 %store_ln34 = store i32 %v10_42, i12 %C_addr_43

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="984" st_id="54" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:644 %v10_47 = fadd i32 %C_load_48, i32 %v8_47

]]></Node>
<StgValue><ssdm name="v10_47"/></StgValue>
</operation>

<operation id="985" st_id="54" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:649 %v10_48 = fadd i32 %C_load_49, i32 %v8_48

]]></Node>
<StgValue><ssdm name="v10_48"/></StgValue>
</operation>

<operation id="986" st_id="54" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:654 %v10_49 = fadd i32 %C_load_50, i32 %v8_49

]]></Node>
<StgValue><ssdm name="v10_49"/></StgValue>
</operation>

<operation id="987" st_id="54" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:657 %v8_50 = fmul i32 %v6, i32 %buf1_load_51

]]></Node>
<StgValue><ssdm name="v8_50"/></StgValue>
</operation>

<operation id="988" st_id="54" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="12">
<![CDATA[
.preheader:661 %buf1_load_52 = load i12 %buf1_addr_52

]]></Node>
<StgValue><ssdm name="buf1_load_52"/></StgValue>
</operation>

<operation id="989" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:662 %v8_51 = fmul i32 %v6, i32 %buf1_load_52

]]></Node>
<StgValue><ssdm name="v8_51"/></StgValue>
</operation>

<operation id="990" st_id="54" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="12">
<![CDATA[
.preheader:666 %buf1_load_53 = load i12 %buf1_addr_53

]]></Node>
<StgValue><ssdm name="buf1_load_53"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="991" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:369 %or_ln30_53 = or i13 %tmp_65, i13 54

]]></Node>
<StgValue><ssdm name="or_ln30_53"/></StgValue>
</operation>

<operation id="992" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:370 %tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_53

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="993" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:371 %buf1_addr_54 = getelementptr i32 %buf1, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="buf1_addr_54"/></StgValue>
</operation>

<operation id="994" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:625 %store_ln34 = store i32 %v10_43, i12 %C_addr_44

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="995" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:630 %store_ln34 = store i32 %v10_44, i12 %C_addr_45

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="996" st_id="55" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:649 %v10_48 = fadd i32 %C_load_49, i32 %v8_48

]]></Node>
<StgValue><ssdm name="v10_48"/></StgValue>
</operation>

<operation id="997" st_id="55" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:654 %v10_49 = fadd i32 %C_load_50, i32 %v8_49

]]></Node>
<StgValue><ssdm name="v10_49"/></StgValue>
</operation>

<operation id="998" st_id="55" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659 %v10_50 = fadd i32 %C_load_51, i32 %v8_50

]]></Node>
<StgValue><ssdm name="v10_50"/></StgValue>
</operation>

<operation id="999" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:662 %v8_51 = fmul i32 %v6, i32 %buf1_load_52

]]></Node>
<StgValue><ssdm name="v8_51"/></StgValue>
</operation>

<operation id="1000" st_id="55" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="12">
<![CDATA[
.preheader:666 %buf1_load_53 = load i12 %buf1_addr_53

]]></Node>
<StgValue><ssdm name="buf1_load_53"/></StgValue>
</operation>

<operation id="1001" st_id="55" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:667 %v8_52 = fmul i32 %v6, i32 %buf1_load_53

]]></Node>
<StgValue><ssdm name="v8_52"/></StgValue>
</operation>

<operation id="1002" st_id="55" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="12">
<![CDATA[
.preheader:671 %buf1_load_54 = load i12 %buf1_addr_54

]]></Node>
<StgValue><ssdm name="buf1_load_54"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1003" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:372 %or_ln30_54 = or i13 %tmp_65, i13 55

]]></Node>
<StgValue><ssdm name="or_ln30_54"/></StgValue>
</operation>

<operation id="1004" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:373 %tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_54

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1005" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:374 %buf1_addr_55 = getelementptr i32 %buf1, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buf1_addr_55"/></StgValue>
</operation>

<operation id="1006" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:635 %store_ln34 = store i32 %v10_45, i12 %C_addr_46

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1007" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:640 %store_ln34 = store i32 %v10_46, i12 %C_addr_47

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1008" st_id="56" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:654 %v10_49 = fadd i32 %C_load_50, i32 %v8_49

]]></Node>
<StgValue><ssdm name="v10_49"/></StgValue>
</operation>

<operation id="1009" st_id="56" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659 %v10_50 = fadd i32 %C_load_51, i32 %v8_50

]]></Node>
<StgValue><ssdm name="v10_50"/></StgValue>
</operation>

<operation id="1010" st_id="56" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664 %v10_51 = fadd i32 %C_load_52, i32 %v8_51

]]></Node>
<StgValue><ssdm name="v10_51"/></StgValue>
</operation>

<operation id="1011" st_id="56" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:667 %v8_52 = fmul i32 %v6, i32 %buf1_load_53

]]></Node>
<StgValue><ssdm name="v8_52"/></StgValue>
</operation>

<operation id="1012" st_id="56" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="12">
<![CDATA[
.preheader:671 %buf1_load_54 = load i12 %buf1_addr_54

]]></Node>
<StgValue><ssdm name="buf1_load_54"/></StgValue>
</operation>

<operation id="1013" st_id="56" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:672 %v8_53 = fmul i32 %v6, i32 %buf1_load_54

]]></Node>
<StgValue><ssdm name="v8_53"/></StgValue>
</operation>

<operation id="1014" st_id="56" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="12">
<![CDATA[
.preheader:676 %buf1_load_55 = load i12 %buf1_addr_55

]]></Node>
<StgValue><ssdm name="buf1_load_55"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1015" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:375 %or_ln30_55 = or i13 %tmp_65, i13 56

]]></Node>
<StgValue><ssdm name="or_ln30_55"/></StgValue>
</operation>

<operation id="1016" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:376 %tmp_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_55

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1017" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:377 %buf1_addr_56 = getelementptr i32 %buf1, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="buf1_addr_56"/></StgValue>
</operation>

<operation id="1018" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:645 %store_ln34 = store i32 %v10_47, i12 %C_addr_48

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1019" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:650 %store_ln34 = store i32 %v10_48, i12 %C_addr_49

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1020" st_id="57" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659 %v10_50 = fadd i32 %C_load_51, i32 %v8_50

]]></Node>
<StgValue><ssdm name="v10_50"/></StgValue>
</operation>

<operation id="1021" st_id="57" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664 %v10_51 = fadd i32 %C_load_52, i32 %v8_51

]]></Node>
<StgValue><ssdm name="v10_51"/></StgValue>
</operation>

<operation id="1022" st_id="57" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:669 %v10_52 = fadd i32 %C_load_53, i32 %v8_52

]]></Node>
<StgValue><ssdm name="v10_52"/></StgValue>
</operation>

<operation id="1023" st_id="57" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:672 %v8_53 = fmul i32 %v6, i32 %buf1_load_54

]]></Node>
<StgValue><ssdm name="v8_53"/></StgValue>
</operation>

<operation id="1024" st_id="57" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="12">
<![CDATA[
.preheader:676 %buf1_load_55 = load i12 %buf1_addr_55

]]></Node>
<StgValue><ssdm name="buf1_load_55"/></StgValue>
</operation>

<operation id="1025" st_id="57" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677 %v8_54 = fmul i32 %v6, i32 %buf1_load_55

]]></Node>
<StgValue><ssdm name="v8_54"/></StgValue>
</operation>

<operation id="1026" st_id="57" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="12">
<![CDATA[
.preheader:681 %buf1_load_56 = load i12 %buf1_addr_56

]]></Node>
<StgValue><ssdm name="buf1_load_56"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1027" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:378 %or_ln30_56 = or i13 %tmp_65, i13 57

]]></Node>
<StgValue><ssdm name="or_ln30_56"/></StgValue>
</operation>

<operation id="1028" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:379 %tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_56

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1029" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:380 %buf1_addr_57 = getelementptr i32 %buf1, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="buf1_addr_57"/></StgValue>
</operation>

<operation id="1030" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:655 %store_ln34 = store i32 %v10_49, i12 %C_addr_50

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1031" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:660 %store_ln34 = store i32 %v10_50, i12 %C_addr_51

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1032" st_id="58" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664 %v10_51 = fadd i32 %C_load_52, i32 %v8_51

]]></Node>
<StgValue><ssdm name="v10_51"/></StgValue>
</operation>

<operation id="1033" st_id="58" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:669 %v10_52 = fadd i32 %C_load_53, i32 %v8_52

]]></Node>
<StgValue><ssdm name="v10_52"/></StgValue>
</operation>

<operation id="1034" st_id="58" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:674 %v10_53 = fadd i32 %C_load_54, i32 %v8_53

]]></Node>
<StgValue><ssdm name="v10_53"/></StgValue>
</operation>

<operation id="1035" st_id="58" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677 %v8_54 = fmul i32 %v6, i32 %buf1_load_55

]]></Node>
<StgValue><ssdm name="v8_54"/></StgValue>
</operation>

<operation id="1036" st_id="58" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="12">
<![CDATA[
.preheader:681 %buf1_load_56 = load i12 %buf1_addr_56

]]></Node>
<StgValue><ssdm name="buf1_load_56"/></StgValue>
</operation>

<operation id="1037" st_id="58" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:682 %v8_55 = fmul i32 %v6, i32 %buf1_load_56

]]></Node>
<StgValue><ssdm name="v8_55"/></StgValue>
</operation>

<operation id="1038" st_id="58" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="12">
<![CDATA[
.preheader:686 %buf1_load_57 = load i12 %buf1_addr_57

]]></Node>
<StgValue><ssdm name="buf1_load_57"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1039" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:381 %or_ln30_57 = or i13 %tmp_65, i13 58

]]></Node>
<StgValue><ssdm name="or_ln30_57"/></StgValue>
</operation>

<operation id="1040" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:382 %tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_57

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1041" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:383 %buf1_addr_58 = getelementptr i32 %buf1, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="buf1_addr_58"/></StgValue>
</operation>

<operation id="1042" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:665 %store_ln34 = store i32 %v10_51, i12 %C_addr_52

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1043" st_id="59" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:669 %v10_52 = fadd i32 %C_load_53, i32 %v8_52

]]></Node>
<StgValue><ssdm name="v10_52"/></StgValue>
</operation>

<operation id="1044" st_id="59" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:674 %v10_53 = fadd i32 %C_load_54, i32 %v8_53

]]></Node>
<StgValue><ssdm name="v10_53"/></StgValue>
</operation>

<operation id="1045" st_id="59" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:679 %v10_54 = fadd i32 %C_load_55, i32 %v8_54

]]></Node>
<StgValue><ssdm name="v10_54"/></StgValue>
</operation>

<operation id="1046" st_id="59" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:682 %v8_55 = fmul i32 %v6, i32 %buf1_load_56

]]></Node>
<StgValue><ssdm name="v8_55"/></StgValue>
</operation>

<operation id="1047" st_id="59" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="12">
<![CDATA[
.preheader:686 %buf1_load_57 = load i12 %buf1_addr_57

]]></Node>
<StgValue><ssdm name="buf1_load_57"/></StgValue>
</operation>

<operation id="1048" st_id="59" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:687 %v8_56 = fmul i32 %v6, i32 %buf1_load_57

]]></Node>
<StgValue><ssdm name="v8_56"/></StgValue>
</operation>

<operation id="1049" st_id="59" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="12">
<![CDATA[
.preheader:691 %buf1_load_58 = load i12 %buf1_addr_58

]]></Node>
<StgValue><ssdm name="buf1_load_58"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1050" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:384 %or_ln30_58 = or i13 %tmp_65, i13 59

]]></Node>
<StgValue><ssdm name="or_ln30_58"/></StgValue>
</operation>

<operation id="1051" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:385 %tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_58

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1052" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:386 %buf1_addr_59 = getelementptr i32 %buf1, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="buf1_addr_59"/></StgValue>
</operation>

<operation id="1053" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:670 %store_ln34 = store i32 %v10_52, i12 %C_addr_53

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1054" st_id="60" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:674 %v10_53 = fadd i32 %C_load_54, i32 %v8_53

]]></Node>
<StgValue><ssdm name="v10_53"/></StgValue>
</operation>

<operation id="1055" st_id="60" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:679 %v10_54 = fadd i32 %C_load_55, i32 %v8_54

]]></Node>
<StgValue><ssdm name="v10_54"/></StgValue>
</operation>

<operation id="1056" st_id="60" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:684 %v10_55 = fadd i32 %C_load_56, i32 %v8_55

]]></Node>
<StgValue><ssdm name="v10_55"/></StgValue>
</operation>

<operation id="1057" st_id="60" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:687 %v8_56 = fmul i32 %v6, i32 %buf1_load_57

]]></Node>
<StgValue><ssdm name="v8_56"/></StgValue>
</operation>

<operation id="1058" st_id="60" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="12">
<![CDATA[
.preheader:691 %buf1_load_58 = load i12 %buf1_addr_58

]]></Node>
<StgValue><ssdm name="buf1_load_58"/></StgValue>
</operation>

<operation id="1059" st_id="60" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:692 %v8_57 = fmul i32 %v6, i32 %buf1_load_58

]]></Node>
<StgValue><ssdm name="v8_57"/></StgValue>
</operation>

<operation id="1060" st_id="60" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="12">
<![CDATA[
.preheader:696 %buf1_load_59 = load i12 %buf1_addr_59

]]></Node>
<StgValue><ssdm name="buf1_load_59"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1061" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:387 %or_ln30_59 = or i13 %tmp_65, i13 60

]]></Node>
<StgValue><ssdm name="or_ln30_59"/></StgValue>
</operation>

<operation id="1062" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:388 %tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_59

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1063" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:389 %buf1_addr_60 = getelementptr i32 %buf1, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="buf1_addr_60"/></StgValue>
</operation>

<operation id="1064" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:675 %store_ln34 = store i32 %v10_53, i12 %C_addr_54

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1065" st_id="61" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:679 %v10_54 = fadd i32 %C_load_55, i32 %v8_54

]]></Node>
<StgValue><ssdm name="v10_54"/></StgValue>
</operation>

<operation id="1066" st_id="61" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:684 %v10_55 = fadd i32 %C_load_56, i32 %v8_55

]]></Node>
<StgValue><ssdm name="v10_55"/></StgValue>
</operation>

<operation id="1067" st_id="61" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:689 %v10_56 = fadd i32 %C_load_57, i32 %v8_56

]]></Node>
<StgValue><ssdm name="v10_56"/></StgValue>
</operation>

<operation id="1068" st_id="61" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:692 %v8_57 = fmul i32 %v6, i32 %buf1_load_58

]]></Node>
<StgValue><ssdm name="v8_57"/></StgValue>
</operation>

<operation id="1069" st_id="61" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="12">
<![CDATA[
.preheader:696 %buf1_load_59 = load i12 %buf1_addr_59

]]></Node>
<StgValue><ssdm name="buf1_load_59"/></StgValue>
</operation>

<operation id="1070" st_id="61" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:697 %v8_58 = fmul i32 %v6, i32 %buf1_load_59

]]></Node>
<StgValue><ssdm name="v8_58"/></StgValue>
</operation>

<operation id="1071" st_id="61" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="12">
<![CDATA[
.preheader:701 %buf1_load_60 = load i12 %buf1_addr_60

]]></Node>
<StgValue><ssdm name="buf1_load_60"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1072" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:390 %or_ln30_60 = or i13 %tmp_65, i13 61

]]></Node>
<StgValue><ssdm name="or_ln30_60"/></StgValue>
</operation>

<operation id="1073" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:391 %tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_60

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1074" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:392 %buf1_addr_61 = getelementptr i32 %buf1, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="buf1_addr_61"/></StgValue>
</operation>

<operation id="1075" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:680 %store_ln34 = store i32 %v10_54, i12 %C_addr_55

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1076" st_id="62" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:684 %v10_55 = fadd i32 %C_load_56, i32 %v8_55

]]></Node>
<StgValue><ssdm name="v10_55"/></StgValue>
</operation>

<operation id="1077" st_id="62" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:689 %v10_56 = fadd i32 %C_load_57, i32 %v8_56

]]></Node>
<StgValue><ssdm name="v10_56"/></StgValue>
</operation>

<operation id="1078" st_id="62" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:694 %v10_57 = fadd i32 %C_load_58, i32 %v8_57

]]></Node>
<StgValue><ssdm name="v10_57"/></StgValue>
</operation>

<operation id="1079" st_id="62" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:697 %v8_58 = fmul i32 %v6, i32 %buf1_load_59

]]></Node>
<StgValue><ssdm name="v8_58"/></StgValue>
</operation>

<operation id="1080" st_id="62" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="12">
<![CDATA[
.preheader:701 %buf1_load_60 = load i12 %buf1_addr_60

]]></Node>
<StgValue><ssdm name="buf1_load_60"/></StgValue>
</operation>

<operation id="1081" st_id="62" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:702 %v8_59 = fmul i32 %v6, i32 %buf1_load_60

]]></Node>
<StgValue><ssdm name="v8_59"/></StgValue>
</operation>

<operation id="1082" st_id="62" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="12">
<![CDATA[
.preheader:706 %buf1_load_61 = load i12 %buf1_addr_61

]]></Node>
<StgValue><ssdm name="buf1_load_61"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1083" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:393 %or_ln30_61 = or i13 %tmp_65, i13 62

]]></Node>
<StgValue><ssdm name="or_ln30_61"/></StgValue>
</operation>

<operation id="1084" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:394 %tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_61

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1085" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:395 %buf1_addr_62 = getelementptr i32 %buf1, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="buf1_addr_62"/></StgValue>
</operation>

<operation id="1086" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:685 %store_ln34 = store i32 %v10_55, i12 %C_addr_56

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1087" st_id="63" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:689 %v10_56 = fadd i32 %C_load_57, i32 %v8_56

]]></Node>
<StgValue><ssdm name="v10_56"/></StgValue>
</operation>

<operation id="1088" st_id="63" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:694 %v10_57 = fadd i32 %C_load_58, i32 %v8_57

]]></Node>
<StgValue><ssdm name="v10_57"/></StgValue>
</operation>

<operation id="1089" st_id="63" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:699 %v10_58 = fadd i32 %C_load_59, i32 %v8_58

]]></Node>
<StgValue><ssdm name="v10_58"/></StgValue>
</operation>

<operation id="1090" st_id="63" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:702 %v8_59 = fmul i32 %v6, i32 %buf1_load_60

]]></Node>
<StgValue><ssdm name="v8_59"/></StgValue>
</operation>

<operation id="1091" st_id="63" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="12">
<![CDATA[
.preheader:706 %buf1_load_61 = load i12 %buf1_addr_61

]]></Node>
<StgValue><ssdm name="buf1_load_61"/></StgValue>
</operation>

<operation id="1092" st_id="63" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:707 %v8_60 = fmul i32 %v6, i32 %buf1_load_61

]]></Node>
<StgValue><ssdm name="v8_60"/></StgValue>
</operation>

<operation id="1093" st_id="63" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="12">
<![CDATA[
.preheader:711 %buf1_load_62 = load i12 %buf1_addr_62

]]></Node>
<StgValue><ssdm name="buf1_load_62"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1094" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:396 %or_ln30_62 = or i13 %tmp_65, i13 63

]]></Node>
<StgValue><ssdm name="or_ln30_62"/></StgValue>
</operation>

<operation id="1095" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.preheader:397 %tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln30_62

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1096" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:398 %buf1_addr_63 = getelementptr i32 %buf1, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="buf1_addr_63"/></StgValue>
</operation>

<operation id="1097" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:690 %store_ln34 = store i32 %v10_56, i12 %C_addr_57

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1098" st_id="64" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:694 %v10_57 = fadd i32 %C_load_58, i32 %v8_57

]]></Node>
<StgValue><ssdm name="v10_57"/></StgValue>
</operation>

<operation id="1099" st_id="64" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:699 %v10_58 = fadd i32 %C_load_59, i32 %v8_58

]]></Node>
<StgValue><ssdm name="v10_58"/></StgValue>
</operation>

<operation id="1100" st_id="64" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:704 %v10_59 = fadd i32 %C_load_60, i32 %v8_59

]]></Node>
<StgValue><ssdm name="v10_59"/></StgValue>
</operation>

<operation id="1101" st_id="64" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:707 %v8_60 = fmul i32 %v6, i32 %buf1_load_61

]]></Node>
<StgValue><ssdm name="v8_60"/></StgValue>
</operation>

<operation id="1102" st_id="64" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="12">
<![CDATA[
.preheader:711 %buf1_load_62 = load i12 %buf1_addr_62

]]></Node>
<StgValue><ssdm name="buf1_load_62"/></StgValue>
</operation>

<operation id="1103" st_id="64" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:712 %v8_61 = fmul i32 %v6, i32 %buf1_load_62

]]></Node>
<StgValue><ssdm name="v8_61"/></StgValue>
</operation>

<operation id="1104" st_id="64" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="12">
<![CDATA[
.preheader:716 %buf1_load_63 = load i12 %buf1_addr_63

]]></Node>
<StgValue><ssdm name="buf1_load_63"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1105" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:695 %store_ln34 = store i32 %v10_57, i12 %C_addr_58

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1106" st_id="65" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:699 %v10_58 = fadd i32 %C_load_59, i32 %v8_58

]]></Node>
<StgValue><ssdm name="v10_58"/></StgValue>
</operation>

<operation id="1107" st_id="65" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:704 %v10_59 = fadd i32 %C_load_60, i32 %v8_59

]]></Node>
<StgValue><ssdm name="v10_59"/></StgValue>
</operation>

<operation id="1108" st_id="65" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:709 %v10_60 = fadd i32 %C_load_61, i32 %v8_60

]]></Node>
<StgValue><ssdm name="v10_60"/></StgValue>
</operation>

<operation id="1109" st_id="65" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:712 %v8_61 = fmul i32 %v6, i32 %buf1_load_62

]]></Node>
<StgValue><ssdm name="v8_61"/></StgValue>
</operation>

<operation id="1110" st_id="65" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="12">
<![CDATA[
.preheader:716 %buf1_load_63 = load i12 %buf1_addr_63

]]></Node>
<StgValue><ssdm name="buf1_load_63"/></StgValue>
</operation>

<operation id="1111" st_id="65" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:717 %v8_62 = fmul i32 %v6, i32 %buf1_load_63

]]></Node>
<StgValue><ssdm name="v8_62"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1112" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:700 %store_ln34 = store i32 %v10_58, i12 %C_addr_59

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1113" st_id="66" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:704 %v10_59 = fadd i32 %C_load_60, i32 %v8_59

]]></Node>
<StgValue><ssdm name="v10_59"/></StgValue>
</operation>

<operation id="1114" st_id="66" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:709 %v10_60 = fadd i32 %C_load_61, i32 %v8_60

]]></Node>
<StgValue><ssdm name="v10_60"/></StgValue>
</operation>

<operation id="1115" st_id="66" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:714 %v10_61 = fadd i32 %C_load_62, i32 %v8_61

]]></Node>
<StgValue><ssdm name="v10_61"/></StgValue>
</operation>

<operation id="1116" st_id="66" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:717 %v8_62 = fmul i32 %v6, i32 %buf1_load_63

]]></Node>
<StgValue><ssdm name="v8_62"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1117" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:705 %store_ln34 = store i32 %v10_59, i12 %C_addr_60

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1118" st_id="67" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:709 %v10_60 = fadd i32 %C_load_61, i32 %v8_60

]]></Node>
<StgValue><ssdm name="v10_60"/></StgValue>
</operation>

<operation id="1119" st_id="67" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:714 %v10_61 = fadd i32 %C_load_62, i32 %v8_61

]]></Node>
<StgValue><ssdm name="v10_61"/></StgValue>
</operation>

<operation id="1120" st_id="67" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:719 %v10_62 = fadd i32 %C_load_63, i32 %v8_62

]]></Node>
<StgValue><ssdm name="v10_62"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1121" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:710 %store_ln34 = store i32 %v10_60, i12 %C_addr_61

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1122" st_id="68" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:714 %v10_61 = fadd i32 %C_load_62, i32 %v8_61

]]></Node>
<StgValue><ssdm name="v10_61"/></StgValue>
</operation>

<operation id="1123" st_id="68" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:719 %v10_62 = fadd i32 %C_load_63, i32 %v8_62

]]></Node>
<StgValue><ssdm name="v10_62"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1124" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:715 %store_ln34 = store i32 %v10_61, i12 %C_addr_62

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1125" st_id="69" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:719 %v10_62 = fadd i32 %C_load_63, i32 %v8_62

]]></Node>
<StgValue><ssdm name="v10_62"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="1126" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_k_0_i_l_k_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1128" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:202 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:399 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="1130" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader:720 %store_ln34 = store i32 %v10_62, i12 %C_addr_63

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1131" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
.preheader:725 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
