// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qcom-ipq8064-v2.0-smb208.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

/ {
	model = "Xiaomi Mi Router HD (R3D)";
	compatible = "xiaomi,mi-router-hd", "qcom,ipq8064";

	memory@0 {
		device_type = "memory";
		reg = <0x42000000 0x1e000000>;
	};

	reserved-memory {
		ramoops@42100000 {
			compatible = "ramoops";
			reg = <0x42100000 0x40000>;
			record-size = <0x4000>;
			console-size = <0x4000>;
			ftrace-size = <0x4000>;
			pmsg-size = <0x4000>;
		};
	};

	aliases {
		label-mac-device = &gmac1;

		mdio-gpio0 = &mdio0;

		led-boot = &led_status_yellow;
		led-failsafe = &led_status_red;
		led-running = &led_status_blue;
		led-upgrade = &led_status_yellow;
	};

	chosen {
		bootargs = "rootfstype=squashfs noinitrd";
	};

	keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		reset {
			label = "reset";
			gpios = <&qcom_pinmux 16 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
			debounce-interval = <60>;
			wakeup-source;
		};

		power {
			label = "power";
			gpios = <&qcom_pinmux 68 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_POWER>;
			debounce-interval = <60>;
			wakeup-source;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&led_pins>;
		pinctrl-names = "default";

		led_status_red: led_status_red {
			function = LED_FUNCTION_STATUS;
			color = <LED_COLOR_ID_RED>;
			gpios = <&qcom_pinmux 7 GPIO_ACTIVE_HIGH>;
		};

		led_status_blue: led_status_blue {
			function = LED_FUNCTION_STATUS;
			color = <LED_COLOR_ID_BLUE>;
			gpios = <&qcom_pinmux 8 GPIO_ACTIVE_HIGH>;
		};

		led_status_yellow: led_status_yellow {
			function = LED_FUNCTION_STATUS;
			color = <LED_COLOR_ID_YELLOW>;
			gpios = <&qcom_pinmux 9 GPIO_ACTIVE_HIGH>;
		};
	};

	i2c_gpio_0 {  /* GSBI1 */
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-0 = <&i2c1_pins>;
		pinctrl-names = "default";
		sda-gpios = <&qcom_pinmux 53 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&qcom_pinmux 54 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <5>;

		fan@2f {
			compatible = "microchip,emc2305";
			reg = <0x2f>;
			emc2305,pwm-channel = <0>;
			emc2305,pwm-min = <0>;
			emc2305,pwm-max = <255>;
		};
	};

	i2c_gpio_1 {  /* GSBI2 */
		compatible = "i2c-gpio";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-0 = <&i2c2_pins>;
		pinctrl-names = "default";
		sda-gpios = <&qcom_pinmux 24 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&qcom_pinmux 25 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <5>;

		temp-sensor@48 {
			compatible = "ti,tmp75";
			reg = <0x48>;
			#thermal-sensor-cells = <0>;
			status = "okay";
		};
	};
};

&CPU_SPC {
	status = "disabled";
};

&adm_dma {
	status = "okay";
};

&qcom_pinmux {
	i2c1_pins: i2c1_pins {  /* GSBI1 - EMC2301 */
		mux {
			pins = "gpio53", "gpio54";
			function = "gsbi1";
			drive-strength = <12>;
			bias-none;
			input;
		};
	};

	i2c2_pins: i2c2_pins {  /* GSBI2 - TMP75 */
		mux {
			pins = "gpio24", "gpio25";
			function = "gsbi2";
			drive-strength = <12>;
			bias-none;
			input;
		};
	};

	button_pins: button_pins {
		mux {
			pins = "gpio16", "gpio68";
			function = "gpio";
			drive-strength = <2>;
			bias-pull-up;
		};
	};

	led_pins: led_pins {
		mux {
			pins = "gpio7", "gpio8", "gpio9";
			function = "gpio";
			drive-strength = <2>;
			bias-pull-up;
		};
	};

	usb_pwr_en_pins: usb_pwr_en_pins {
		mux {
			pins = "gpio56";
			function = "gpio";
			drive-strength = <12>;
			bias-pull-up;
			output-high;
		};
	};
};

&sata_phy {
	status = "okay";
};

&sata {
	status = "okay";
};

&hs_phy_0 {
	status = "okay";
};

&ss_phy_0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&hs_phy_1 {
	status = "okay";
};

&ss_phy_1 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
	pinctrl-0 = <&usb_pwr_en_pins>;
	pinctrl-names = "default";
};

&pcie0 {
	status = "okay";
	reset-gpios = <&qcom_pinmux 3 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&pcie0_pins>;
	pinctrl-names = "default";

	bridge@0,0 {
		reg = <0x00000000 0 0 0 0>;
		#address-cells = <3>;
		#size-cells = <2>;
		ranges;

		wifi@1,0 {
			compatible = "pci168c,0046";
			reg = <0x00010000 0 0 0 0>;

			nvmem-cells = <&precal_art_1000>, <&macaddr_art_1006>;
			nvmem-cell-names = "pre-calibration", "mac-address";
		};
	};
};

&pcie1 {
	status = "okay";
	reset-gpios = <&qcom_pinmux 48 GPIO_ACTIVE_LOW>;
	pinctrl-0 = <&pcie1_pins>;
	pinctrl-names = "default";
	max-link-speed = <1>;

	bridge@0,0 {
		reg = <0x00000000 0 0 0 0>;
		#address-cells = <3>;
		#size-cells = <2>;
		ranges;

		wifi@1,0 {
			compatible = "pci168c,0040";
			reg = <0x00010000 0 0 0 0>;

			nvmem-cells = <&precal_art_5000>, <&macaddr_art_5006>;
			nvmem-cell-names = "pre-calibration", "mac-address";
		};
	};  
};

&nand {
	status = "okay";

	nand@0 {
		reg = <0>;
		compatible = "qcom,nandcs";

		nand-bus-width = <8>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;

		nand-is-boot-medium;
		qcom,boot-partitions = <0 0xf0000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "SBL1";
				reg = <0x0 0x40000>;
				read-only;
			};

			partition@40000 {
				label = "MIBIB";
				reg = <0x40000 0x80000>;
				read-only;
			};

			partition@c0000 {
				label = "SBL2";
				reg = <0xc0000 0x80000>;
				read-only;
			};

			partition@140000 {
				label = "SBL3";
				reg = <0x140000 0x80000>;
				read-only;
			};

			partition@1c0000 {
				label = "DDRCONFIG";
				reg = <0x1c0000 0x80000>;
				read-only;
			};

			partition@240000 {
				label = "SSD";
				reg = <0x240000 0x80000>;
				read-only;
			};

			partition@2c0000 {
				label = "TZ";
				reg = <0x2c0000 0x80000>;
				read-only;
			};

			partition@340000 {
				label = "RPM";
				reg = <0x340000 0x80000>;
				read-only;
			};

			partition@3c0000 {
				label = "APPSBL";
				reg = <0x3c0000 0x100000>;
				read-only;
			};

			partition@4c0000 {
				label = "APPSBLENV";
				reg = <0x4c0000 0x80000>;
			};

			art: partition@540000 {
				label = "ART";
				reg = <0x540000 0x80000>;
				read-only;

				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;

					macaddr_art_0: macaddr@0 {  /* WAN (label) */
						compatible = "mac-base";
						reg = <0x0 0x6>;
						#nvmem-cell-cells = <1>;
					};

					macaddr_art_6: macaddr@6 {  /* LAN */
						reg = <0x6 0x6>;
					};

					macaddr_art_1006: macaddr@1006 {  /* WiFi 2g */
						reg = <0x1006 0x6>;
					};

					macaddr_art_5006: macaddr@5006 {  /* WiFi 5g */
						reg = <0x5006 0x6>;
					};

					precal_art_1000: precal@1000 {
						reg = <0x1000 0x2f20>;
					};

					precal_art_5000: precal@5000 {
						reg = <0x5000 0x2f20>;
					};
				};
			};

			partition@5c0000 {
				label = "BOOTCONFIG";
				reg = <0x5c0000 0x40000>;
				read-only;
			};

			partition@600000 {
				label = "bdata";
				reg = <0x600000 0x80000>;
			};

			partition@680000 {
				label = "crash";
				reg = <0x680000 0x80000>;
				read-only;
			};

			partition@700000 {
				label = "crash_syslog";
				reg = <0x700000 0x80000>;
				read-only;
			};

			partition@780000 {
				label = "rsvd";
				reg = <0x780000 0x80000>;
				read-only;
			};

			partition@800000 {
				label = "kernel_dup";
				reg = <0x800000 0x400000>;
			};

			partition@c00000 {
				label = "kernel";
				reg = <0xc00000 0x400000>;
			};

			partition@1000000 {
				label = "ubi";
				reg = <0x1000000 0xf000000>;
			};
		};
	};
};

&mdio0 {
	status = "okay";

	pinctrl-0 = <&mdio0_pins>;
	pinctrl-names = "default";

	switch@10 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x10>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "cpu";
				ethernet = <&gmac1>;
				phy-mode = "rgmii";
				tx-internal-delay-ps = <1000>;
				rx-internal-delay-ps = <1000>;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@1 {
				reg = <1>;
				label = "lan3";
				phy-mode = "internal";
				phy-handle = <&phy_port1>;
			};

			port@2 {
				reg = <2>;
				label = "lan2";
				phy-mode = "internal";
				phy-handle = <&phy_port2>;
			};

			port@3 {
				reg = <3>;
				label = "lan1";
				phy-mode = "internal";
				phy-handle = <&phy_port3>;
			};

			port@5 {
				reg = <5>;
				label = "wan";
				phy-mode = "internal";
				phy-handle = <&phy_port5>;
			};

			port@6 {
				reg = <6>;
				label = "cpu";
				ethernet = <&gmac2>;
				phy-mode = "sgmii";
				qca,sgmii-enable-pll;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			phy_port1: phy@0 {
				reg = <0>;
			};

			phy_port2: phy@1 {
				reg = <1>;
			};

			phy_port3: phy@2 {
				reg = <2>;
			};

			phy_port4: phy@3 {
				reg = <3>;
			};

			phy_port5: phy@4 {
				reg = <4>;
			};
		};
	};
};

&gmac1 {
	status = "okay";
	phy-mode = "rgmii";
	qcom,id = <1>;

	pinctrl-0 = <&rgmii2_pins>;
	pinctrl-names = "default";

	nvmem-cells = <&macaddr_art_0 0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&gmac2 {
	status = "okay";
	phy-mode = "sgmii";
	qcom,id = <2>;

	nvmem-cells = <&macaddr_art_6 0>;
	nvmem-cell-names = "mac-address";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};
