// Seed: 1296861047
module module_0 ();
  wire id_1;
endmodule
module module_0 #(
    parameter id_11 = 32'd54,
    parameter id_6  = 32'd61
) (
    input tri id_0,
    input supply0 module_1
    , id_14,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 _id_6,
    output tri0 id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    input supply1 _id_11,
    input tri1 id_12
);
  wire id_15;
  ;
  wire id_16[id_11 : 1];
  logic [-1 : id_6] id_17, id_18;
  module_0 modCall_1 ();
  assign id_18 = 1;
endmodule
