Warning (10268): Verilog HDL information at fourBitReg.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/hw4/Part3/fourBitReg.sv Line: 18
