{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 18:31:33 2023 " "Info: Processing started: Wed Mar 08 18:31:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pressure_sensor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pressure_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pressure_sensor-behav " "Info: Found design unit 1: pressure_sensor-behav" {  } { { "pressure_sensor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/pressure_sensor.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pressure_sensor " "Info: Found entity 1: pressure_sensor" {  } { { "pressure_sensor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/pressure_sensor.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencies_5us.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequencies_5us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequencies_5us-behav " "Info: Found design unit 1: frequencies_5us-behav" {  } { { "frequencies_5us.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_5us.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequencies_5us " "Info: Found entity 1: frequencies_5us" {  } { { "frequencies_5us.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_5us.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block1 " "Info: Found entity 1: block1" {  } { { "block1.bdf" "" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor-behav " "Info: Found design unit 1: motor-behav" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 motor " "Info: Found entity 1: motor" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencies_2ms.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequencies_2ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequencies_2ms-behav " "Info: Found design unit 1: frequencies_2ms-behav" {  } { { "frequencies_2ms.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_2ms.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequencies_2ms " "Info: Found entity 1: frequencies_2ms" {  } { { "frequencies_2ms.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_2ms.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-behav " "Info: Found design unit 1: logic-behav" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-Behav " "Info: Found design unit 1: keyboard-Behav" {  } { { "keyboard.vhd" "" { Text "D:/数字系统设计开发资料/20221226/keyboard.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "D:/数字系统设计开发资料/20221226/keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behav " "Info: Found design unit 1: display-behav" {  } { { "display.vhd" "" { Text "D:/数字系统设计开发资料/20221226/display.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/数字系统设计开发资料/20221226/display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speaker.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file speaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speaker-behav " "Info: Found design unit 1: speaker-behav" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 speaker " "Info: Found entity 1: speaker" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "block1 " "Info: Elaborating entity \"block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pressure_sensor pressure_sensor:inst16 " "Info: Elaborating entity \"pressure_sensor\" for hierarchy \"pressure_sensor:inst16\"" {  } { { "block1.bdf" "inst16" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 176 592 720 304 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencies_5us frequencies_5us:inst " "Info: Elaborating entity \"frequencies_5us\" for hierarchy \"frequencies_5us:inst\"" {  } { { "block1.bdf" "inst" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 176 304 400 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic logic:inst4 " "Info: Elaborating entity \"logic\" for hierarchy \"logic:inst4\"" {  } { { "block1.bdf" "inst4" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 320 592 784 448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor motor:inst1 " "Info: Elaborating entity \"motor\" for hierarchy \"motor:inst1\"" {  } { { "block1.bdf" "inst1" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { -8 760 904 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "door motor.vhd(90) " "Warning (10492): VHDL Process Statement warning at motor.vhd(90): signal \"door\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(107) " "Warning (10492): VHDL Process Statement warning at motor.vhd(107): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(109) " "Warning (10492): VHDL Process Statement warning at motor.vhd(109): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(116) " "Warning (10492): VHDL Process Statement warning at motor.vhd(116): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(118) " "Warning (10492): VHDL Process Statement warning at motor.vhd(118): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(125) " "Warning (10492): VHDL Process Statement warning at motor.vhd(125): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(127) " "Warning (10492): VHDL Process Statement warning at motor.vhd(127): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(134) " "Warning (10492): VHDL Process Statement warning at motor.vhd(134): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(136) " "Warning (10492): VHDL Process Statement warning at motor.vhd(136): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(143) " "Warning (10492): VHDL Process Statement warning at motor.vhd(143): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(145) " "Warning (10492): VHDL Process Statement warning at motor.vhd(145): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(152) " "Warning (10492): VHDL Process Statement warning at motor.vhd(152): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(154) " "Warning (10492): VHDL Process Statement warning at motor.vhd(154): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(161) " "Warning (10492): VHDL Process Statement warning at motor.vhd(161): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(163) " "Warning (10492): VHDL Process Statement warning at motor.vhd(163): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(170) " "Warning (10492): VHDL Process Statement warning at motor.vhd(170): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(172) " "Warning (10492): VHDL Process Statement warning at motor.vhd(172): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(179) " "Warning (10492): VHDL Process Statement warning at motor.vhd(179): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction motor.vhd(181) " "Warning (10492): VHDL Process Statement warning at motor.vhd(181): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencies_2ms frequencies_2ms:inst17 " "Info: Elaborating entity \"frequencies_2ms\" for hierarchy \"frequencies_2ms:inst17\"" {  } { { "block1.bdf" "inst17" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 8 344 440 104 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst3 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst3\"" {  } { { "block1.bdf" "inst3" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 56 1152 1248 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst5 " "Info: Elaborating entity \"display\" for hierarchy \"display:inst5\"" {  } { { "block1.bdf" "inst5" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 336 840 992 464 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speaker speaker:inst7 " "Info: Elaborating entity \"speaker\" for hierarchy \"speaker:inst7\"" {  } { { "block1.bdf" "inst7" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 392 328 448 552 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "head speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"head\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "len_h speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"len_h\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "len_l speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"len_l\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "com_word speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"com_word\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "com_par speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"com_par\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "list1 speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"list1\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "list2 speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"list2\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "list3 speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"list3\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "list_s speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"list_s\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "list_f speaker.vhd(34) " "Warning (10631): VHDL Process Statement warning at speaker.vhd(34): inferring latch(es) for signal or variable \"list_f\", which holds its previous value in one or more paths through the process" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[10\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[10\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[11\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[11\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[12\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[12\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[13\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[13\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[14\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[14\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[15\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[15\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[16\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[16\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[17\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[17\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[18\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[18\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[19\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[19\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[20\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[20\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[21\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[21\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[22\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[22\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[23\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[23\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[24\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[24\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[25\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[25\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[26\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[26\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[27\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[27\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[28\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[28\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[29\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[29\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[30\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[30\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[31\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[31\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[32\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[32\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[33\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[33\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[34\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[34\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[35\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[35\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[36\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[36\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[37\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[37\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[38\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[38\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list3\[39\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list3\[39\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[10\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[10\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[11\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[11\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[12\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[12\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[13\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[13\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[14\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[14\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[15\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[15\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[16\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[16\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[17\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[17\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[18\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[18\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[19\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[19\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[20\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[20\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[21\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[21\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[22\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[22\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[23\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[23\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[24\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[24\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[25\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[25\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[26\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[26\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[27\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[27\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[28\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[28\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[29\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[29\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[30\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[30\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[31\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[31\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[32\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[32\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[33\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[33\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[34\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[34\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[35\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[35\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[36\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[36\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[37\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[37\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[38\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[38\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list2\[39\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list2\[39\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[10\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[10\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[11\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[11\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[12\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[12\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[13\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[13\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[14\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[14\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[15\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[15\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[16\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[16\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[17\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[17\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[18\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[18\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[19\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[19\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[20\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[20\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[21\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[21\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[22\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[22\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[23\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[23\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[24\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[24\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[25\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[25\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[26\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[26\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[27\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[27\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[28\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[28\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[29\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[29\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[30\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[30\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[31\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[31\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[32\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[32\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[33\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[33\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[34\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[34\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[35\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[35\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[36\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[36\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[37\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[37\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[38\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[38\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "list1\[39\] speaker.vhd(52) " "Info (10041): Inferred latch for \"list1\[39\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_par\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_par\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "com_word\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"com_word\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_l\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_l\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_h\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"len_h\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[0\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[0\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[1\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[1\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[2\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[2\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[3\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[3\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[4\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[4\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[5\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[5\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[6\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[6\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[7\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[7\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[8\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[8\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[9\] speaker.vhd(52) " "Info (10041): Inferred latch for \"head\[9\]\" at speaker.vhd(52)" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "pressure_sensor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/pressure_sensor.vhd" 10 -1 0 } } { "display.vhd" "" { Text "D:/数字系统设计开发资料/20221226/display.vhd" 11 -1 0 } } { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 12 -1 0 } } { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 13 -1 0 } } { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 -1 0 } } { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } } { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 88 -1 0 } } { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 35 -1 0 } } { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 14 -1 0 } } { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 58 -1 0 } } { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 19 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "speaker:inst7\|cnt\[6\] High " "Critical Warning (18010): Register speaker:inst7\|cnt\[6\] will power up to High" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "speaker:inst7\|cnt\[2\] High " "Critical Warning (18010): Register speaker:inst7\|cnt\[2\] will power up to High" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "speaker:inst7\|cnt\[5\] High " "Critical Warning (18010): Register speaker:inst7\|cnt\[5\] will power up to High" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:inst1\|target\[0\] High " "Critical Warning (18010): Register motor:inst1\|target\[0\] will power up to High" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:inst1\|target\[10\] High " "Critical Warning (18010): Register motor:inst1\|target\[10\] will power up to High" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:inst1\|mark\[1\] High " "Critical Warning (18010): Register motor:inst1\|mark\[1\] will power up to High" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:inst1\|mark\[10\] High " "Critical Warning (18010): Register motor:inst1\|mark\[10\] will power up to High" {  } { { "motor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/motor.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[24\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[24\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[23\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[23\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[22\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[22\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[21\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[21\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[20\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[20\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[18\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[18\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[16\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[16\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[15\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[15\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[14\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[14\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[13\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[13\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[26\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[26\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "logic:inst4\|cnt\[8\] High " "Critical Warning (18010): Register logic:inst4\|cnt\[8\] will power up to High" {  } { { "logic.vhd" "" { Text "D:/数字系统设计开发资料/20221226/logic.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pressure_sensor:inst16\|count\[3\] High " "Critical Warning (18010): Register pressure_sensor:inst16\|count\[3\] will power up to High" {  } { { "pressure_sensor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/pressure_sensor.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pressure_sensor:inst16\|count\[4\] High " "Critical Warning (18010): Register pressure_sensor:inst16\|count\[4\] will power up to High" {  } { { "pressure_sensor.vhd" "" { Text "D:/数字系统设计开发资料/20221226/pressure_sensor.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd " "Warning (15610): No output dependent on input pin \"rxd\"" {  } { { "block1.bdf" "" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 496 40 208 512 "rxd" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "969 " "Info: Implemented 969 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "938 " "Info: Implemented 938 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4453 " "Info: Peak virtual memory: 4453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 18:31:37 2023 " "Info: Processing ended: Wed Mar 08 18:31:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 18:31:38 2023 " "Info: Processing started: Wed Mar 08 18:31:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE10F17C8L " "Info: Selected device EP4CE10F17C8L for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Info: Core supply voltage is 1.0V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Info: Device EP4CE10F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Info: Device EP4CE6F17C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I8L " "Info: Device EP4CE6F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Info: Device EP4CE15F17C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Info: Device EP4CE15F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8L " "Info: Device EP4CE22F17C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Info: Device EP4CE22F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1984 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "block1.bdf" "" { Schematic "D:/数字系统设计开发资料/20221226/block1.bdf" { { 200 40 208 216 "clk" "" } } } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1963 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencies_5us:inst\|y  " "Info: Automatically promoted node frequencies_5us:inst\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencies_5us:inst\|y~0 " "Info: Destination node frequencies_5us:inst\|y~0" {  } { { "frequencies_5us.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_5us.vhd" 9 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencies_5us:inst|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "frequencies_5us.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_5us.vhd" 9 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencies_5us:inst|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequencies_2ms:inst17\|y  " "Info: Automatically promoted node frequencies_2ms:inst17\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequencies_2ms:inst17\|y~0 " "Info: Destination node frequencies_2ms:inst17\|y~0" {  } { { "frequencies_2ms.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_2ms.vhd" 9 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencies_2ms:inst17|y~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 1051 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "frequencies_2ms.vhd" "" { Text "D:/数字系统设计开发资料/20221226/frequencies_2ms.vhd" 9 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { frequencies_2ms:inst17|y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "speaker:inst7\|clk_s  " "Info: Automatically promoted node speaker:inst7\|clk_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speaker:inst7\|clk_s~0 " "Info: Destination node speaker:inst7\|clk_s~0" {  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 17 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speaker:inst7|clk_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 963 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "speaker.vhd" "" { Text "D:/数字系统设计开发资料/20221226/speaker.vhd" 17 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speaker:inst7|clk_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:inst5\|clk2  " "Info: Automatically promoted node display:inst5\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display:inst5\|clk2~0 " "Info: Destination node display:inst5\|clk2~0" {  } { { "display.vhd" "" { Text "D:/数字系统设计开发资料/20221226/display.vhd" 16 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:inst5|clk2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "display.vhd" "" { Text "D:/数字系统设计开发资料/20221226/display.vhd" 16 -1 0 } } { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display:inst5|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/数字系统设计开发资料/20221226/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "door " "Warning: Node \"door\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii9.1/install/quartusii9.1_install_destination_folder/quartus/bin64/Assignment Editor.qase" 1 { { 0 "door" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE10F17C8L " "Warning: Timing characteristics of device EP4CE10F17C8L are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/数字系统设计开发资料/20221226/test.fit.smsg " "Info: Generated suppressed messages file D:/数字系统设计开发资料/20221226/test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Info: Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 18:31:43 2023 " "Info: Processing ended: Wed Mar 08 18:31:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 18:31:43 2023 " "Info: Processing started: Wed Mar 08 18:31:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 18:31:43 2023 " "Info: Processing started: Wed Mar 08 18:31:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Info: Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Info: Core supply voltage is 1.0V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencies_5us:inst\|y frequencies_5us:inst\|y " "Info: create_clock -period 1.000 -name frequencies_5us:inst\|y frequencies_5us:inst\|y" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencies_2ms:inst17\|y frequencies_2ms:inst17\|y " "Info: create_clock -period 1.000 -name frequencies_2ms:inst17\|y frequencies_2ms:inst17\|y" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speaker:inst7\|clk_s speaker:inst7\|clk_s " "Info: create_clock -period 1.000 -name speaker:inst7\|clk_s speaker:inst7\|clk_s" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display:inst5\|clk2 display:inst5\|clk2 " "Info: create_clock -period 1.000 -name display:inst5\|clk2 display:inst5\|clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.080 " "Info: Worst-case setup slack is -6.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.080      -255.358 frequencies_2ms:inst17\|y  " "Info:    -6.080      -255.358 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.646      -772.882 clk  " "Info:    -5.646      -772.882 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323       -39.202 speaker:inst7\|clk_s  " "Info:    -3.323       -39.202 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.994      -152.105 frequencies_5us:inst\|y  " "Info:    -2.994      -152.105 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506       -10.015 display:inst5\|clk2  " "Info:    -1.506       -10.015 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.434 " "Info: Worst-case hold slack is -0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434        -1.513 clk  " "Info:    -0.434        -1.513 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505         0.000 frequencies_5us:inst\|y  " "Info:     0.505         0.000 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511         0.000 speaker:inst7\|clk_s  " "Info:     0.511         0.000 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 frequencies_2ms:inst17\|y  " "Info:     0.512         0.000 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 display:inst5\|clk2  " "Info:     0.518         0.000 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -537.189 clk  " "Info:    -3.000      -537.189 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763      -105.780 frequencies_5us:inst\|y  " "Info:    -1.763      -105.780 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -84.624 frequencies_2ms:inst17\|y  " "Info:    -1.763       -84.624 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -31.734 speaker:inst7\|clk_s  " "Info:    -1.763       -31.734 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -17.630 display:inst5\|clk2  " "Info:    -1.763       -17.630 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4389 " "Info: Peak virtual memory: 4389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 18:31:44 2023 " "Info: Processing ended: Wed Mar 08 18:31:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE10F17C8L " "Warning: Timing characteristics of device EP4CE10F17C8L are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.840 " "Info: Worst-case setup slack is -5.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.840      -244.543 frequencies_2ms:inst17\|y  " "Info:    -5.840      -244.543 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.427      -732.646 clk  " "Info:    -5.427      -732.646 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.177       -37.417 speaker:inst7\|clk_s  " "Info:    -3.177       -37.417 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915      -147.535 frequencies_5us:inst\|y  " "Info:    -2.915      -147.535 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443        -9.626 display:inst5\|clk2  " "Info:    -1.443        -9.626 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.440 " "Info: Worst-case hold slack is -0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440        -1.542 clk  " "Info:    -0.440        -1.542 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 frequencies_5us:inst\|y  " "Info:     0.494         0.000 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 speaker:inst7\|clk_s  " "Info:     0.494         0.000 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495         0.000 frequencies_2ms:inst17\|y  " "Info:     0.495         0.000 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508         0.000 display:inst5\|clk2  " "Info:     0.508         0.000 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -537.189 clk  " "Info:    -3.000      -537.189 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763      -105.780 frequencies_5us:inst\|y  " "Info:    -1.763      -105.780 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -84.624 frequencies_2ms:inst17\|y  " "Info:    -1.763       -84.624 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -31.734 speaker:inst7\|clk_s  " "Info:    -1.763       -31.734 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -17.630 display:inst5\|clk2  " "Info:    -1.763       -17.630 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE10F17C8L " "Warning: Timing characteristics of device EP4CE10F17C8L are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{speaker:inst7\|clk_s\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_5us:inst\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{frequencies_2ms:inst17\|y\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display:inst5\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{speaker:inst7\|clk_s\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_5us:inst\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{frequencies_2ms:inst17\|y\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{display:inst5\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.910 " "Info: Worst-case setup slack is -2.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.910      -120.666 frequencies_2ms:inst17\|y  " "Info:    -2.910      -120.666 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.884      -305.845 clk  " "Info:    -2.884      -305.845 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410       -14.555 speaker:inst7\|clk_s  " "Info:    -1.410       -14.555 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157       -57.121 frequencies_5us:inst\|y  " "Info:    -1.157       -57.121 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357        -1.523 display:inst5\|clk2  " "Info:    -0.357        -1.523 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.260 " "Info: Worst-case hold slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -0.902 clk  " "Info:    -0.260        -0.902 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260         0.000 frequencies_5us:inst\|y  " "Info:     0.260         0.000 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267         0.000 frequencies_2ms:inst17\|y  " "Info:     0.267         0.000 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267         0.000 speaker:inst7\|clk_s  " "Info:     0.267         0.000 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270         0.000 display:inst5\|clk2  " "Info:     0.270         0.000 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -552.361 clk  " "Info:    -3.000      -552.361 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763      -105.780 frequencies_5us:inst\|y  " "Info:    -1.763      -105.780 frequencies_5us:inst\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -84.624 frequencies_2ms:inst17\|y  " "Info:    -1.763       -84.624 frequencies_2ms:inst17\|y " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -31.734 speaker:inst7\|clk_s  " "Info:    -1.763       -31.734 speaker:inst7\|clk_s " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -17.630 display:inst5\|clk2  " "Info:    -1.763       -17.630 display:inst5\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4497 " "Info: Peak virtual memory: 4497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 18:31:46 2023 " "Info: Processing ended: Wed Mar 08 18:31:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 18:31:47 2023 " "Info: Processing started: Wed Mar 08 18:31:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8l_1000mv_85c_slow.vho D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_8l_1000mv_85c_slow.vho in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8l_1000mv_0c_slow.vho D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_8l_1000mv_0c_slow.vho in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1000mv_0c_fast.vho D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_min_1000mv_0c_fast.vho in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vho D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test.vho in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8l_1000mv_85c_vhd_slow.sdo D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_8l_1000mv_85c_vhd_slow.sdo in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_8l_1000mv_0c_vhd_slow.sdo D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_8l_1000mv_0c_vhd_slow.sdo in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1000mv_0c_vhd_fast.sdo D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_min_1000mv_0c_vhd_fast.sdo in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_vhd.sdo D:/数字系统设计开发资料/20221226/simulation/modelsim/ simulation " "Info: Generated file test_vhd.sdo in folder \"D:/数字系统设计开发资料/20221226/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4377 " "Info: Peak virtual memory: 4377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 18:31:49 2023 " "Info: Processing ended: Wed Mar 08 18:31:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Info: Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
