{"vcs1":{"timestamp_begin":1684261975.281777671, "rt":1.29, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684261976.658908098, "rt":1.20, "ut":0.41, "st":0.18}}
{"link":{"timestamp_begin":1684261977.931585946, "rt":0.46, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261974.634694952}
{"VCS_COMP_START_TIME": 1684261974.634694952}
{"VCS_COMP_END_TIME": 1684261979.961577575}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211888}}
