INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/ENEL373/Labs/Project/PWM_Project/PWM_Project.srcs/sources_1/imports/new/counter_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/ENEL373/Labs/Project/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/ENEL373/Labs/Project/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_pwm
