
---------- Begin Simulation Statistics ----------
final_tick                                 7986260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96042                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683180                       # Number of bytes of host memory used
host_op_rate                                   168099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   104.12                       # Real time elapsed on the host
host_tick_rate                               76701261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17502718                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007986                       # Number of seconds simulated
sim_ticks                                  7986260000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3608771                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              39440                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            231056                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3160297                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2521878                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3608771                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1086893                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4583984                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  573666                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        57314                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8830230                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5523398                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            231082                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1880059                       # Number of branches committed
system.cpu.commit.bw_lim_events               1053206                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16388549                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               17502718                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13629077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.284219                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.420385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9402933     68.99%     68.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       735566      5.40%     74.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       761213      5.59%     79.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       926358      6.80%     86.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       270030      1.98%     88.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        74308      0.55%     89.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       249897      1.83%     91.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       155566      1.14%     92.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1053206      7.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13629077                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3648                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               288157                       # Number of function calls committed.
system.cpu.commit.int_insts                  17272485                       # Number of committed integer instructions.
system.cpu.commit.loads                       3612948                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1246      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12211622     69.77%     69.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46487      0.27%     70.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1145      0.01%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             55      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             316      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             469      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3612102     20.64%     90.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1626524      9.29%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          846      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          448      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17502718                       # Class of committed instruction
system.cpu.commit.refs                        5239920                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17502718                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.597252                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.597252                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               7827450                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               36463619                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2509648                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4431840                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 231498                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                865880                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4978873                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         26468                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2676408                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         23676                       # TLB misses on write requests
system.cpu.fetch.Branches                     4583984                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3916519                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      11417972                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 46222                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          176                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       23928219                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles         5458                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           174                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  462996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.286992                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4210978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3095544                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.498087                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15866316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.621420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.287999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8929012     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   244351      1.54%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291034      1.83%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   769038      4.85%     64.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   174461      1.10%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1082057      6.82%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1102469      6.95%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   455346      2.87%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2818548     17.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15866316                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     11235                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4941                       # number of floating regfile writes
system.cpu.idleCycles                          106205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               322027                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2763789                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.732184                       # Inst execution rate
system.cpu.iew.exec_refs                      7673526                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2676407                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2305079                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7575271                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21607                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3303128                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            33765211                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4997119                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            398634                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              27667344                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  52747                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                892521                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 231498                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                936243                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3684                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1803836                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1310                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3962300                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1676146                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            570                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       186474                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         135553                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31756068                       # num instructions consuming a value
system.cpu.iew.wb_count                      27440100                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.624990                       # average fanout of values written-back
system.cpu.iew.wb_producers                  19847219                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.717957                       # insts written-back per cycle
system.cpu.iew.wb_sent                       27545549                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41006434                       # number of integer regfile reads
system.cpu.int_regfile_writes                21746278                       # number of integer regfile writes
system.cpu.ipc                               0.626075                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.626075                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7202      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20147446     71.79%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46545      0.17%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1220      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 284      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 164      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  474      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1016      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1189      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 709      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                284      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5136480     18.30%     90.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2718076      9.68%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1942      0.01%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2951      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28065982                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9752                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               19537                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8119                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              23236                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      468949                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016709                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111044     23.68%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     28      0.01%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 293625     62.61%     86.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 63618     13.57%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                28      0.01%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              577      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               28517977                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           72513011                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27431981                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          50004896                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   33734334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  28065982                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               30877                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16262363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             65323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          30806                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     21716471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15866316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.768904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.088037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7275738     45.86%     45.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1393950      8.79%     54.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2169167     13.67%     68.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1645622     10.37%     78.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1255898      7.92%     86.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              978533      6.17%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              714421      4.50%     97.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              269847      1.70%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              163140      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15866316                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.757142                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3916555                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           128                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           3061892                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           926560                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7575271                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3303128                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13934878                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                         15972521                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3748859                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              17849069                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1700297                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2912447                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2706713                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 91457                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              88206038                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               35047947                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            34859875                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4820314                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 163169                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 231498                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3761335                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 17010652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             20333                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         55744104                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         391863                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              17036                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4542704                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          17654                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     46467138                       # The number of ROB reads
system.cpu.rob.rob_writes                    70022979                       # The number of ROB writes
system.cpu.timesIdled                            1961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       360308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       720744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            436                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12805                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9532                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10167                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9000                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12805                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        63309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        63309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2005568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2005568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2005568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21805                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21805                       # Request fanout histogram
system.membus.reqLayer2.occupancy            39816000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58678250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            300297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       308092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7426                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7490                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       292807                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1058774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1081179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       954560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41696384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42650944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20136                       # Total snoops (count)
system.tol2bus.snoopTraffic                    610112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           380571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 380118     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    453      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             380571                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          666358000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         529420996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11273922                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 5843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               332787                       # number of demand (read+write) hits
system.l2.demand_hits::total                   338630                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5843                       # number of overall hits
system.l2.overall_hits::.cpu.data              332787                       # number of overall hits
system.l2.overall_hits::total                  338630                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              20159                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21805                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1646                       # number of overall misses
system.l2.overall_misses::.cpu.data             20159                       # number of overall misses
system.l2.overall_misses::total                 21805                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    126927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1488595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1615522000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    126927000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1488595000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1615522000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           352946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               360435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          352946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              360435                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.219789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.057116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060496                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.219789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.057116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060496                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77112.393682                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73842.700531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74089.520752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77112.393682                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73842.700531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74089.520752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9532                       # number of writebacks
system.l2.writebacks::total                      9532                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         20159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21805                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        20159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110467000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1287005000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1397472000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110467000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1287005000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1397472000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.219789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.057116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060496                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.219789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.057116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060496                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67112.393682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63842.700531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64089.520752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67112.393682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63842.700531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64089.520752                       # average overall mshr miss latency
system.l2.replacements                          20135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       298560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           298560                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       298560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       298560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7423                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7423                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7423                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7423                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             51139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51139                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9000                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    647091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     647091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         60139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.149653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.149653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71899.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71899.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    557091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    557091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.149653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.149653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61899.055556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61899.055556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    126927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    126927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.219789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.219789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77112.393682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77112.393682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110467000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110467000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.219789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.219789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67112.393682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67112.393682                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        281648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            281648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    841503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    841503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       292807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        292807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75410.296622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75410.296622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    729913500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    729913500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.038110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65410.296622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65410.296622                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2032.985202                       # Cycle average of tags in use
system.l2.tags.total_refs                      720726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.490015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.658672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        93.430800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1914.895730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.935008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2905087                       # Number of tag accesses
system.l2.tags.data_accesses                  2905087                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         105344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1290176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1395520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       105344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       610048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          610048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           20159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13190655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         161549461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174740116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13190655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13190655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76387195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76387195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76387195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13190655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        161549461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251127311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     19744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001158213500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          542                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               53830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9532                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    222250250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  106950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               623312750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10390.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29140.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7646                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.790585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.765759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.963682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2667     34.12%     34.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2002     25.61%     59.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1085     13.88%     73.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          792     10.13%     83.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          649      8.30%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          272      3.48%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          102      1.30%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      0.69%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7817                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.422509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.470214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.710900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            482     88.93%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           45      8.30%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      1.85%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.37%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           542                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.549815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.523826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.944049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              134     24.72%     24.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.48%     26.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              373     68.82%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      4.43%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.37%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           542                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1368960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  608768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1395520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               610048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7986160000                       # Total gap between requests
system.mem_ctrls.avgGap                     254847.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       105344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1263616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       608768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 13190654.949876412749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 158223749.289404541254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76226919.734644249082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        20159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51680250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    571632500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 185414867500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31397.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28356.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19451832.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             30751980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             16341270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            83745060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           27608580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2779326840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        726238080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4294017810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.675684                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1863150750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5856609250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             25104240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13324245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            68979540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           22044060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     630006000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2434943100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1016245440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4210646625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.236357                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2621118750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5098641250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3908316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3908316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3908316                       # number of overall hits
system.cpu.icache.overall_hits::total         3908316                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8202                       # number of overall misses
system.cpu.icache.overall_misses::total          8202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    237225495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237225495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    237225495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237225495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3916518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3916518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3916518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3916518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28922.884053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28922.884053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28922.884053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28922.884053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1086                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.028571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7426                       # number of writebacks
system.cpu.icache.writebacks::total              7426                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7490                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7490                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7490                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7490                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200296997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200296997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200296997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200296997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001912                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001912                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001912                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001912                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26741.922163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26741.922163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26741.922163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26741.922163                       # average overall mshr miss latency
system.cpu.icache.replacements                   7426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3908316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3908316                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    237225495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237225495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3916518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3916518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28922.884053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28922.884053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200296997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200296997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26741.922163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26741.922163                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.978555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3915806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            522.804539                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.978555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7840526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7840526                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3963660                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3963660                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3963660                       # number of overall hits
system.cpu.dcache.overall_hits::total         3963660                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       811876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         811876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       811876                       # number of overall misses
system.cpu.dcache.overall_misses::total        811876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13630516995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13630516995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13630516995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13630516995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4775536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4775536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4775536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4775536                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.170007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.170007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16788.914803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16788.914803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16788.914803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16788.914803                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          514                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4542                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.886834                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    32.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       298560                       # number of writebacks
system.cpu.dcache.writebacks::total            298560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       458930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       458930                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       458930                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       458930                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       352946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       352946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       352946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       352946                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5592641996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5592641996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5592641996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5592641996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.073907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.073907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.073907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15845.602432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15845.602432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15845.602432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15845.602432                       # average overall mshr miss latency
system.cpu.dcache.replacements                 352882                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2397080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2397080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       751494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        751494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12276976500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12276976500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3148574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3148574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.238678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.238678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16336.759176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16336.759176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       458683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       458683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       292811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       292811                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4301633500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4301633500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.092998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14690.819334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14690.819334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1566580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1566580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        60382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        60382                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1353540495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1353540495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1626962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1626962                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22416.291196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22416.291196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        60135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1291008496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1291008496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21468.504132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21468.504132                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7986260000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.981569                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4316606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.230217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.981569                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9904018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9904018                       # Number of data accesses

---------- End Simulation Statistics   ----------
