
---------- Begin Simulation Statistics ----------
simSeconds                                   1.128837                       # Number of seconds simulated (Second)
simTicks                                 1128837142002                       # Number of ticks simulated (Tick)
finalTick                                1128837142002                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   8183.51                       # Real time elapsed on the host (Second)
hostTickRate                                137940500                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2257284                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1084388561                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   122197                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     132509                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       4060565260                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.060565                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.246271                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1420327845                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  3802795                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1447408006                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               12362549                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            339742013                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         797946200                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               13355                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          4051476253                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.357254                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.136996                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                3539859406     87.37%     87.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 162646911      4.01%     91.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 103715913      2.56%     93.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  74898531      1.85%     95.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  78110191      1.93%     97.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  43708586      1.08%     98.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  26955108      0.67%     99.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  12733522      0.31%     99.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   8848085      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            4051476253                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2120798      3.95%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               40414445     75.31%     79.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite              11131943     20.74%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     827709526     57.19%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      2714897      0.19%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            3      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    488583548     33.76%     91.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    128400019      8.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1447408006                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.356455                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            53667186                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037078                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               7012322000                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1764742373                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1238776404                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1501075179                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  12877108                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          845709                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         9089007                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      350264920                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     140114203                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     47658471                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     32880150                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               356589976                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         302787484                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          10340551                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            152783484                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              6591908                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               149266599                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.976981                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                10126484                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 62                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         2551111                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1337711                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          1213400                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         9087                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       340779147                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         3789440                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           8280835                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   4002011379                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.270961                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.161539                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      3646138803     91.11%     91.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       160231657      4.00%     95.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        60557594      1.51%     96.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        21509975      0.54%     97.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        20410868      0.51%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        19516276      0.49%     98.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         8792600      0.22%     98.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        12297508      0.31%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        52556098      1.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   4002011379                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                     2526011                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               6817153                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    710093880     65.48%     65.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      2700418      0.25%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            3      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     65.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    257232840     23.72%     89.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    114361421     10.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1084388562                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      52556098                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           1000000001                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1084388562                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1000000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1084388561                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.060565                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.246271                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          371594261                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         857333723                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        257232840                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       114361421                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    710093880     65.48%     65.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2700418      0.25%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            3      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    257232840     23.72%     89.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    114361421     10.55%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1084388562                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    234516987                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    226392412                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      8124575                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    195761840                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     38755147                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      6817153                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      6817154                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      332169513                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         332169513                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     332389557                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        332389557                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     68677995                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        68677995                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     68679480                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       68679480                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 3595604259027                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3595604259027                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 3595604259027                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3595604259027                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    400847508                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     400847508                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    401069037                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    401069037                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.171332                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.171332                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.171241                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.171241                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52354.531594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52354.531594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52353.399575                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52353.399575                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    866569224                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       158992                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     17727295                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         3922                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      48.883331                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    40.538501                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8514643                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8514643                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     35447832                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      35447832                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     35447832                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     35447832                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     33230163                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     33230163                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     33230447                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     33230447                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1810442078455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1810442078455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1810446468703                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1810446468703                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.082900                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.082900                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.082855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.082855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54481.889796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54481.889796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54481.556288                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54481.556288                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               33229962                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data      1262967                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total      1262967                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           38                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           38                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1149252                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1149252                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data      1263005                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total      1263005                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.000030                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.000030                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 30243.473684                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 30243.473684                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           38                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           38                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1123142                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1123142                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000030                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000030                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 29556.368421                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 29556.368421                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    224563101                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       224563101                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     65925372                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      65925372                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 3491948473906                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3491948473906                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    290488473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    290488473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.226947                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.226947                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52968.202802                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52968.202802                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     33618379                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     33618379                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     32306993                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     32306993                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1775132537380                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1775132537380                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.111216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.111216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 54945.767852                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 54945.767852                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data       220044                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total        220044                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         1485                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         1485                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data       221529                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total       221529                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.006703                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.006703                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          284                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          284                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      4390248                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      4390248                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.001282                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.001282                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 15458.619718                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 15458.619718                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data      1263005                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total      1263005                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data      1263005                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total      1263005                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    107606412                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      107606412                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2752623                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2752623                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 103655785121                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 103655785121                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    110359035                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    110359035                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.024942                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.024942                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 37657.094750                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37657.094750                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1829453                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1829453                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       923170                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       923170                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  35309541075                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  35309541075                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008365                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008365                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 38248.146143                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 38248.146143                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.980776                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            368146093                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           33230474                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.078569                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick               97500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.980776                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          148                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          363                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          840420568                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         840420568                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                168910733                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            3625816983                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 200879103                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              46721769                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                9147665                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            140583651                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred               2063934                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1512141114                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               3619709                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          1434530898                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                    29                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        269620991                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       483944343                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      126259317                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.353284                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     5126390437                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     839083519                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1460074944                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    651142621                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         610203660                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    427624978                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      5052022                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            32                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          160730794                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    3817645465                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                22414780                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            76                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 183797961                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               3656691                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         4051476253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.408524                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.559148                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               3731165311     92.09%     92.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 18839210      0.46%     92.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 48964863      1.21%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 40149020      0.99%     94.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 29825985      0.74%     95.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 22508196      0.56%     96.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 39733794      0.98%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 14657276      0.36%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                105632598      2.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           4051476253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1540980887                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.379499                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          356589976                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.087818                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    222623249                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      182115715                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         182115715                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     182115715                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        182115715                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      1682246                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1682246                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      1682246                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1682246                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  18931690019                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  18931690019                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  18931690019                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  18931690019                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    183797961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     183797961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    183797961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    183797961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009153                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009153                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009153                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009153                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 11253.817824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 11253.817824                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 11253.817824                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 11253.817824                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2072                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            148                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst       628003                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        628003                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       628003                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       628003                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      1054243                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1054243                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      1054243                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1054243                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  13018299861                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  13018299861                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  13018299861                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  13018299861                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005736                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005736                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005736                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005736                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12348.481196                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12348.481196                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12348.481196                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12348.481196                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                1053829                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    182115715                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       182115715                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      1682246                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1682246                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  18931690019                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  18931690019                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    183797961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    183797961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009153                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009153                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 11253.817824                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 11253.817824                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       628003                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       628003                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      1054243                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1054243                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  13018299861                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  13018299861                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005736                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005736                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12348.481196                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12348.481196                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           398.153064                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            183169958                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1054243                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             173.745482                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   398.153064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.777643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.777643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          404                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          404                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.789062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          368650165                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         368650165                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   9147665                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 2816347240                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                262996906                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1424130669                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              2076929                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                350264920                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               140114203                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts               1269510                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  12500941                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                242582387                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         870533                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        4293369                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      5073928                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              9367297                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1242963417                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1238776404                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 683924341                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1197359461                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.305075                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.571194                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    12878285                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                93032055                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               261429                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              870533                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               25752779                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              4963481                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               17508266                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          257022172                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             54.929328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           135.728822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              192533509     74.91%     74.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              3281589      1.28%     76.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3094639      1.20%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              1593650      0.62%     78.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49              7880875      3.07%     81.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              5723462      2.23%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              1025514      0.40%     83.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               914876      0.36%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1399077      0.54%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              1011987      0.39%     85.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             606375      0.24%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             543846      0.21%     85.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             559476      0.22%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             716727      0.28%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             520753      0.20%     86.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             406973      0.16%     86.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             393039      0.15%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             393892      0.15%     86.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             346097      0.13%     86.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             323060      0.13%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             311361      0.12%     86.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             299159      0.12%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             278624      0.11%     87.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239            7271139      2.83%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249            8345841      3.25%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             549078      0.21%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             244070      0.09%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             236825      0.09%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289            1201477      0.47%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299            1360665      0.53%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         13654517      5.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3288                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            257022172                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                9147665                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                187665691                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              3162638691                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles      103242461                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 220946831                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             367834914                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1476204257                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1127616                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              150646107                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              264658864                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               17024459                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1827597824                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  6427470886                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1524678809                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       32                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps            1306103159                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                521494584                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 1482654                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing             1482472                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 269765840                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       5374576904                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2899891324                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1084388561                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   423                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       278                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.l2bus.transDist::ReadResp             33358460                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       14476304                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           38904449                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 10                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                10                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              926257                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             926257                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        33358460                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      3162304                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     99690930                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                102853234                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     67470848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   2671687488                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                2739158336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                          19096973                       # Total snoops (Count)
system.l2bus.snoopTraffic                   381547008                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            53381689                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000920                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.030429                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  53332775     99.91%     99.91% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     48728      0.09%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                       186      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              53381689                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          57974665582                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          1581370924                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         49845724483                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        68568518                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     34283791                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests        46474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              2440                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         2254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops          186                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst           1053687                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          14130788                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             15184475                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst          1053687                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         14130788                       # number of overall hits (Count)
system.l2cache.overallHits::total            15184475                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             545                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data        19099686                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total           19100231                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            545                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data       19099686                       # number of overall misses (Count)
system.l2cache.overallMisses::total          19100231                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     40292426                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 1610235305118                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  1610275597544                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     40292426                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 1610235305118                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 1610275597544                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst       1054232                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      33230474                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         34284706                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst      1054232                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     33230474                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        34284706                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.000517                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.574764                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.557106                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.000517                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.574764                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.557106                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 73931.056881                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 84306.899345                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 84306.603284                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 73931.056881                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 84306.899345                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 84306.603284                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         5961661                       # number of writebacks (Count)
system.l2cache.writebacks::total              5961661                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             1                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data             5                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total                6                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            5                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total               6                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          544                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data     19099681                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total       19100225                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          544                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data     19099681                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total      19100225                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     34789426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 1419238186732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 1419272976158                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     34789426                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 1419238186732                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 1419272976158                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.000516                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.574764                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.557106                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.000516                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.574764                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.557106                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 63951.150735                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 74306.905269                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 74306.610323                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 63951.150735                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 74306.905269                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 74306.610323                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                  19096962                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          353                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          353                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data        599476                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           599476                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       326781                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         326781                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  27630580564                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  27630580564                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       926257                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       926257                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.352797                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.352797                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 84553.816054                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 84553.816054                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       326781                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       326781                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  24362770564                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  24362770564                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.352797                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.352797                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 74553.816054                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 74553.816054                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst      1053687                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data     13531312                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     14584999                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          545                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data     18772905                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total     18773450                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     40292426                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 1582604724554                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 1582645016980                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst      1054232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     32304217                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     33358449                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.000517                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.581129                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.562779                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 73931.056881                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 84302.601252                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 84302.300162                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          544                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data     18772900                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total     18773444                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     34789426                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 1394875416168                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 1394910205594                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.000516                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.581128                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.562779                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 63951.150735                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 74302.607278                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 74302.307323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               3                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data            7                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total             7                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.700000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.700000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data            7                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total            7                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       111608                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       111608                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.700000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.700000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        15944                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        15944                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      8514643                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      8514643                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      8514643                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      8514643                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.018340                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                68521703                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs              19101058                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.587325                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.193902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     1.101703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4092.722735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.999200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             148                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            1299                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            2649                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             567277610                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            567277610                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   5959803.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       544.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  19068684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001439198812                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        369792                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        369792                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             43063744                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             5593771                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     19100225                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     5961661                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   19100225                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   5961661                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   30997                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   1858                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.50                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       57.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               19100225                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               5961661                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 10993542                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  4451532                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  2860936                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   763197                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                   17827                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                   19115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                  340149                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  358687                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  365443                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  371363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  371916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  374187                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  372842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  372378                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  377373                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  382245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  379736                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  372814                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  370808                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  371064                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  371345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  369948                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                     384                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                     101                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                      31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       369792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       51.567395                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      29.874740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     141.692304                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         351262     94.99%     94.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         6034      1.63%     96.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383         3977      1.08%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511         3278      0.89%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639         1809      0.49%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767          803      0.22%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895          359      0.10%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023          240      0.06%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151          254      0.07%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279          250      0.07%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407          298      0.08%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535          272      0.07%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663          238      0.06%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791          210      0.06%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919          162      0.04%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047          120      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175           93      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303           50      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431           29      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559           22      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687            7      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-2943            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2944-3071            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3199            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3200-3327            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4479            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4736-4863            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-5759            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         369792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       369792                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.116484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.108859                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.519516                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            350628     94.82%     94.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1176      0.32%     95.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             12896      3.49%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              4384      1.19%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               632      0.17%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                53      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                11      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         369792                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1983808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1222414400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             381546304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1082897040.25156379                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               337999424.18914843                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1128837073830                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       45041.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        34816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data   1220395776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    381423808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 30842.358657913752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1081108807.100039482117                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 337890908.978723347187                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          544                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     19099681                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      5961661                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15018260                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 730587416064                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 63768252241152                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27607.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     38251.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  10696390.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        34816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data   1222379584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1222414400                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        34816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        34816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    381546304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    381546304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      19099681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         19100225                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      5961661                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         5961661                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           30842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data      1082866198                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1082897040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        30842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          30842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    337999424                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         337999424                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    337999424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          30842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data     1082866198                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1420896464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              19069228                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              5959747                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        615209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        600260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        621156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        610987                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        613114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        601682                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        602227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        599013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        602385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        618660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       597884                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       601873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       573985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       594041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       592065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       592239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       583427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       593416                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       556093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       577135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       566463                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       588227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       583895                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       601151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       601885                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       588578                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       591276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       593133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28       602376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       599707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       620200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       585486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        190513                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        183772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        192035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        182414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        188953                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        182723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        191517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        181512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        188925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        190667                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       182717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       189693                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       182530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       189190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       187435                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       188714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16       185542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17       188772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18       173790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19       190075                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20       172326                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21       190906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22       183171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23       190268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24       182642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25       190390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26       182994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27       191152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       190948                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29       182018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30       188842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31       182601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             397043498148                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            63538667696                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        730602434324                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 20821.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            38313.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              8300377                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             4363428                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             43.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     12365157                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   129.545473                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    85.334453                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   202.838460                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      9947563     80.45%     80.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1281184     10.36%     90.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       244921      1.98%     92.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       156143      1.26%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       113105      0.91%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        76274      0.62%     95.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        64701      0.52%     96.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        55321      0.45%     96.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       425945      3.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     12365157                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead             1220430592                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           381423808                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1081.139649                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               337.890909                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     7.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     19405738838.302238                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     25799647823.273209                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    40535349611.902786                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   11250343661.761204                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 200858975279.272156                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 891646183273.650635                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 51798214918.943260                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1241294453408.017334                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower   1099.622264                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  74737811706                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  50744750000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1003354580296                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     19158159829.534691                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     25470507144.229095                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    39675864487.526627                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   11149341598.752998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 200858975279.272156                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 888926873472.844482                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 53887628099.232552                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1239127349912.290771                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower   1097.702497                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  78162027824                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  50744750000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 999930364178                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            18773444                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5961661                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13133216                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 7                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             326781                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            326781                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       18773444                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     57295334                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                57295334                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port   1603960704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1603960704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           19100232                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 19100232    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             19100232                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1128837142002                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         33093031382                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        50425355770                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       38195109                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     19095732                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
