// Seed: 3470683218
module module_0;
  assign id_1 = -1;
  wire id_2;
  assign module_1.id_3 = 0;
  genvar id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output tri0 id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri id_5,
    output wor id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign id_5 = id_5;
endmodule
