#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a50d025cf0 .scope module, "ASyncFifoController_tb" "ASyncFifoController_tb" 2 8;
 .timescale -9 -12;
P_0x55a50d025e80 .param/l "lpBCLKCycle" 1 2 14, +C4<00000000000000000000000000010000>;
P_0x55a50d025ec0 .param/l "lpFifoBitWidth" 1 2 53, +C4<00000000000000000000000000001000>;
P_0x55a50d025f00 .param/l "lpFifoDepth" 1 2 52, +C4<00000000000000000000000000010000>;
P_0x55a50d025f40 .param/l "lpSCLKCycle" 1 2 13, +C4<00000000000000000000000000000010>;
P_0x55a50d025f80 .param/l "lpSimlationTime" 1 2 15, +C4<00000000000000000000011111010000>;
v0x55a50d0d2d60_0 .var "qRe", 0 0;
v0x55a50d0d2e30_0 .var "qWe", 0 0;
v0x55a50d0d2f00_0 .var "rBCLK", 0 0;
v0x55a50d0d3020_0 .var "rRd", 7 0;
v0x55a50d0d30c0_0 .var "rSCLK", 0 0;
v0x55a50d0d31b0_0 .var "rSRST", 0 0;
v0x55a50d0d3250_0 .var "rWd", 7 0;
v0x55a50d0d3340_0 .var "rnSRST", 0 0;
v0x55a50d0d33e0_0 .net "wEmp", 0 0, L_0x55a50d0a32a0;  1 drivers
v0x55a50d0d3480_0 .net "wFull", 0 0, L_0x55a50d0a2b40;  1 drivers
v0x55a50d0d3550_0 .net "wRd", 7 0, L_0x55a50d0a0e10;  1 drivers
v0x55a50d0d35f0_0 .net "wRvd", 0 0, L_0x55a50d09ff10;  1 drivers
v0x55a50d0d3690_0 .net "wTimingGen", 0 0, L_0x55a50d0a1a10;  1 drivers
E_0x55a50d074f90 .event edge, v0x55a50d0d08b0_0, v0x55a50d0d2610_0, v0x55a50d0d0810_0;
S_0x55a50d093a00 .scope module, "ASyncFifoController" "ASyncFifoController" 2 64, 3 8 0, S_0x55a50d025cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iWCLK";
    .port_info 9 /INPUT 1 "iRCLK";
P_0x55a50d0a2380 .param/l "pAddrWidth" 1 3 30, C4<00000100>;
P_0x55a50d0a23c0 .param/l "pFifoBitWidth" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x55a50d0a2400 .param/str "pFifoBlockRam" 0 3 11, "yes";
P_0x55a50d0a2440 .param/l "pFifoDepth" 0 3 9, +C4<00000000000000000000000000010000>;
L_0x55a50d0a2b40 .functor BUFZ 1, v0x55a50d0d0b90_0, C4<0>, C4<0>, C4<0>;
L_0x55a50d0a32a0 .functor BUFZ 1, v0x55a50d0d0ad0_0, C4<0>, C4<0>, C4<0>;
L_0x55a50d09ff10 .functor BUFZ 1, v0x55a50d0d12c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f843cad0018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55a50d0d02e0_0 .net/2u *"_ivl_0", 3 0, L_0x7f843cad0018;  1 drivers
v0x55a50d0d03e0_0 .net "iRCLK", 0 0, v0x55a50d0d2f00_0;  1 drivers
v0x55a50d0d04a0_0 .net "iRe", 0 0, v0x55a50d0d2d60_0;  1 drivers
v0x55a50d0d0540_0 .net "iWCLK", 0 0, v0x55a50d0d30c0_0;  1 drivers
v0x55a50d0d05e0_0 .net "iWd", 7 0, v0x55a50d0d3250_0;  1 drivers
v0x55a50d0d06d0_0 .net "iWe", 0 0, v0x55a50d0d2e30_0;  1 drivers
v0x55a50d0d0770_0 .net "inARST", 0 0, v0x55a50d0d3340_0;  1 drivers
v0x55a50d0d0810_0 .net "oEmp", 0 0, L_0x55a50d0a32a0;  alias, 1 drivers
v0x55a50d0d08b0_0 .net "oFull", 0 0, L_0x55a50d0a2b40;  alias, 1 drivers
v0x55a50d0d0970_0 .net "oRd", 7 0, L_0x55a50d0a0e10;  alias, 1 drivers
v0x55a50d0d0a30_0 .net "oRvd", 0 0, L_0x55a50d09ff10;  alias, 1 drivers
v0x55a50d0d0ad0_0 .var "qEmp", 0 0;
v0x55a50d0d0b90_0 .var "qFull", 0 0;
v0x55a50d0d0c50_0 .var "qRbin", 3 0;
v0x55a50d0d0d30_0 .var "qRe", 0 0;
v0x55a50d0d0df0_0 .var "qWbin", 3 0;
v0x55a50d0d0ed0_0 .var "qWe", 0 0;
v0x55a50d0d10b0 .array "rRGa", 0 2, 3 0;
v0x55a50d0d11d0_0 .var "rRa", 3 0;
v0x55a50d0d12c0_0 .var "rRe", 0 0;
v0x55a50d0d1360 .array "rWGa", 0 2, 3 0;
v0x55a50d0d14a0_0 .var "rWa", 3 0;
v0x55a50d0d1590_0 .net "wWa", 3 0, L_0x55a50d0d3790;  1 drivers
v0x55a50d0d1650_0 .var/i "x", 31 0;
E_0x55a50d074480/0 .event edge, v0x55a50d0d1590_0, v0x55a50d0d0c50_0, v0x55a50d0d0df0_0, v0x55a50d0a1b30_0;
E_0x55a50d074480/1 .event edge, v0x55a50d0d06d0_0, v0x55a50d0d0b90_0, v0x55a50d0d04a0_0, v0x55a50d0d0ad0_0;
E_0x55a50d074480 .event/or E_0x55a50d074480/0, E_0x55a50d074480/1;
v0x55a50d0d10b0_0 .array/port v0x55a50d0d10b0, 0;
v0x55a50d0d10b0_1 .array/port v0x55a50d0d10b0, 1;
v0x55a50d0d10b0_2 .array/port v0x55a50d0d10b0, 2;
E_0x55a50d049b10 .event edge, v0x55a50d0d10b0_0, v0x55a50d0d10b0_1, v0x55a50d0d10b0_2, v0x55a50d0d0c50_0;
E_0x55a50d0a4330/0 .event negedge, v0x55a50d0d0770_0;
E_0x55a50d0a4330/1 .event posedge, v0x55a50d05a1e0_0;
E_0x55a50d0a4330 .event/or E_0x55a50d0a4330/0, E_0x55a50d0a4330/1;
E_0x55a50d0a4450/0 .event negedge, v0x55a50d0d0770_0;
E_0x55a50d0a4450/1 .event posedge, v0x55a50d0a0f30_0;
E_0x55a50d0a4450 .event/or E_0x55a50d0a4450/0, E_0x55a50d0a4450/1;
v0x55a50d0d1360_0 .array/port v0x55a50d0d1360, 0;
v0x55a50d0d1360_1 .array/port v0x55a50d0d1360, 1;
v0x55a50d0d1360_2 .array/port v0x55a50d0d1360, 2;
E_0x55a50d0a4490 .event edge, v0x55a50d0d1360_0, v0x55a50d0d1360_1, v0x55a50d0d1360_2, v0x55a50d0d0df0_0;
L_0x55a50d0d3790 .arith/sum 4, v0x55a50d0d14a0_0, L_0x7f843cad0018;
S_0x55a50d0766d0 .scope module, "ASyncDualPortBramTrion" "ASyncDualPortBramTrion" 3 124, 4 8 0, S_0x55a50d093a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 4 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 4 "iRa";
    .port_info 5 /INPUT 1 "iWCLK";
    .port_info 6 /INPUT 1 "iRCLK";
P_0x55a50d0568f0 .param/l "pAddrWidth" 0 4 11, C4<00000100>;
P_0x55a50d056930 .param/l "pBitWidth" 0 4 10, +C4<00000000000000000000000000001000>;
P_0x55a50d056970 .param/l "pBuffDepth" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x55a50d0569b0 .param/str "pFifoBlockRam" 0 4 12, "yes";
L_0x55a50d0a0e10 .functor BUFZ 8, v0x55a50d0cfcf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55a50d0a00b0 .array "bram", 15 0, 7 0;
v0x55a50d0a0f30_0 .net "iRCLK", 0 0, v0x55a50d0d2f00_0;  alias, 1 drivers
v0x55a50d0a1b30_0 .net "iRa", 3 0, v0x55a50d0d11d0_0;  1 drivers
v0x55a50d05a1e0_0 .net "iWCLK", 0 0, v0x55a50d0d30c0_0;  alias, 1 drivers
v0x55a50d05a280_0 .net "iWa", 3 0, v0x55a50d0d14a0_0;  1 drivers
v0x55a50d05aed0_0 .net "iWd", 7 0, v0x55a50d0d3250_0;  alias, 1 drivers
v0x55a50d05af70_0 .net "iWe", 0 0, v0x55a50d0d0ed0_0;  1 drivers
v0x55a50d0cfc10_0 .net "oRd", 7 0, L_0x55a50d0a0e10;  alias, 1 drivers
v0x55a50d0cfcf0_0 .var "rRd", 7 0;
E_0x55a50d08cd30 .event posedge, v0x55a50d0a0f30_0;
E_0x55a50d089730 .event posedge, v0x55a50d05a1e0_0;
S_0x55a50d0cfeb0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 3 138, 3 138 0, S_0x55a50d093a00;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a50d0cfeb0
v0x55a50d0d0140_0 .var/i "i", 31 0;
v0x55a50d0d0220_0 .var "iVAL", 31 0;
TD_ASyncFifoController_tb.ASyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a50d0d0140_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a50d0d0140_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55a50d0d0220_0;
    %load/vec4 v0x55a50d0d0140_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a50d0d0140_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x55a50d0d0140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a50d0d0140_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.4 ;
    %end;
S_0x55a50d0d18d0 .scope module, "PulseGenerator" "PulseGenerator" 2 93, 5 7 0, S_0x55a50d025cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oPulse";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCLK";
P_0x55a50d0d1a80 .param/l "lpCtuCNTBits" 1 5 21, C4<00000010>;
P_0x55a50d0d1ac0 .param/l "lpRstCnt" 1 5 23, C4<00>;
P_0x55a50d0d1b00 .param/l "lpSysCnt" 1 5 22, C4<01>;
P_0x55a50d0d1b40 .param/l "pStartPulse" 0 5 10, C4<0>;
P_0x55a50d0d1b80 .param/l "pSysClk" 0 5 8, +C4<00000000000000000000000000000010>;
P_0x55a50d0d1bc0 .param/l "pTimeCke" 0 5 9, C4<00000010>;
L_0x55a50d0a1a10 .functor BUFZ 1, v0x55a50d0d2880_0, C4<0>, C4<0>, C4<0>;
v0x55a50d0d2440_0 .net "iCLK", 0 0, v0x55a50d0d30c0_0;  alias, 1 drivers
v0x55a50d0d2550_0 .net "iRST", 0 0, v0x55a50d0d31b0_0;  1 drivers
v0x55a50d0d2610_0 .net "oPulse", 0 0, L_0x55a50d0a1a10;  alias, 1 drivers
v0x55a50d0d26b0_0 .var "qCke", 0 0;
v0x55a50d0d2770_0 .var "qTimeCke", 0 0;
v0x55a50d0d2880_0 .var "rPulse", 0 0;
v0x55a50d0d2940_0 .var "rTimeCkeCnt", 7 0;
v0x55a50d0d2a20_0 .var "rTmpCount", 1 0;
E_0x55a50d058170 .event edge, v0x55a50d0d2940_0;
E_0x55a50d09f100 .event edge, v0x55a50d0d2a20_0;
S_0x55a50d0d1fa0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 5 79, 5 79 0, S_0x55a50d0d18d0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a50d0d1fa0
v0x55a50d0d22a0_0 .var/i "i", 31 0;
v0x55a50d0d2380_0 .var "iVAL", 31 0;
TD_ASyncFifoController_tb.PulseGenerator.fBitWidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a50d0d22a0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55a50d0d22a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x55a50d0d2380_0;
    %load/vec4 v0x55a50d0d22a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55a50d0d22a0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.8 ;
    %load/vec4 v0x55a50d0d22a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a50d0d22a0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %end;
S_0x55a50d0d2b80 .scope task, "reset_init" "reset_init" 2 40, 2 40 0, S_0x55a50d025cf0;
 .timescale -9 -12;
TD_ASyncFifoController_tb.reset_init ;
    %delay 10000, 0;
    %load/vec4 v0x55a50d0d3340_0;
    %inv;
    %store/vec4 v0x55a50d0d3340_0, 0, 1;
    %load/vec4 v0x55a50d0d31b0_0;
    %inv;
    %store/vec4 v0x55a50d0d31b0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x55a50d0766d0;
T_3 ;
    %wait E_0x55a50d089730;
    %load/vec4 v0x55a50d05af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55a50d05aed0_0;
    %load/vec4 v0x55a50d05a280_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0a00b0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a50d0766d0;
T_4 ;
    %wait E_0x55a50d08cd30;
    %load/vec4 v0x55a50d0a1b30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55a50d0a00b0, 4;
    %assign/vec4 v0x55a50d0cfcf0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a50d093a00;
T_5 ;
    %wait E_0x55a50d0a4330;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a50d0d14a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55a50d0d0ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55a50d0d1590_0;
    %assign/vec4 v0x55a50d0d14a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55a50d0d14a0_0;
    %assign/vec4 v0x55a50d0d14a0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d1360, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55a50d0d14a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55a50d0d14a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x55a50d0d14a0_0;
    %parti/s 3, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d1360, 0, 4;
T_5.5 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a50d093a00;
T_6 ;
    %wait E_0x55a50d0a4450;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d1360, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d1360, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d1360, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d1360, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d1360, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d1360, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a50d093a00;
T_7 ;
    %wait E_0x55a50d0a4490;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55a50d0d1650_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55a50d0d1650_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x55a50d0d1650_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d1360, 4;
    %load/vec4 v0x55a50d0d1650_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55a50d0d1650_0;
    %assign/vec4/off/d v0x55a50d0d0df0_0, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d1360, 4;
    %load/vec4 v0x55a50d0d1650_0;
    %part/s 1;
    %load/vec4 v0x55a50d0d0df0_0;
    %load/vec4 v0x55a50d0d1650_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55a50d0d1650_0;
    %assign/vec4/off/d v0x55a50d0d0df0_0, 4, 5;
T_7.3 ;
    %load/vec4 v0x55a50d0d1650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a50d0d1650_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a50d093a00;
T_8 ;
    %wait E_0x55a50d0a4450;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a50d0d11d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a50d0d0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55a50d0d11d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55a50d0d11d0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55a50d0d11d0_0;
    %assign/vec4 v0x55a50d0d11d0_0, 0;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d10b0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55a50d0d11d0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55a50d0d11d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x55a50d0d11d0_0;
    %parti/s 3, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d10b0, 0, 4;
T_8.5 ;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a50d0d12c0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55a50d0d0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a50d0d12c0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a50d0d12c0_0, 0;
T_8.9 ;
T_8.7 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a50d093a00;
T_9 ;
    %wait E_0x55a50d0a4330;
    %load/vec4 v0x55a50d0d0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d10b0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d10b0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d10b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d10b0, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d10b0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a50d0d10b0, 0, 4;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a50d093a00;
T_10 ;
    %wait E_0x55a50d049b10;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55a50d0d1650_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55a50d0d1650_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x55a50d0d1650_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d10b0, 4;
    %load/vec4 v0x55a50d0d1650_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55a50d0d1650_0;
    %assign/vec4/off/d v0x55a50d0d0c50_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a50d0d10b0, 4;
    %load/vec4 v0x55a50d0d1650_0;
    %part/s 1;
    %load/vec4 v0x55a50d0d0c50_0;
    %load/vec4 v0x55a50d0d1650_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55a50d0d1650_0;
    %assign/vec4/off/d v0x55a50d0d0c50_0, 4, 5;
T_10.3 ;
    %load/vec4 v0x55a50d0d1650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a50d0d1650_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a50d093a00;
T_11 ;
    %wait E_0x55a50d074480;
    %load/vec4 v0x55a50d0d1590_0;
    %load/vec4 v0x55a50d0d0c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a50d0d0b90_0, 0;
    %load/vec4 v0x55a50d0d0df0_0;
    %load/vec4 v0x55a50d0d11d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a50d0d0ad0_0, 0;
    %load/vec4 v0x55a50d0d06d0_0;
    %load/vec4 v0x55a50d0d0b90_0;
    %inv;
    %and;
    %assign/vec4 v0x55a50d0d0ed0_0, 0;
    %load/vec4 v0x55a50d0d04a0_0;
    %load/vec4 v0x55a50d0d0ad0_0;
    %inv;
    %and;
    %assign/vec4 v0x55a50d0d0d30_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a50d0d18d0;
T_12 ;
    %wait E_0x55a50d089730;
    %load/vec4 v0x55a50d0d2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a50d0d2a20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a50d0d26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a50d0d2a20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55a50d0d2a20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55a50d0d2a20_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a50d0d18d0;
T_13 ;
    %wait E_0x55a50d09f100;
    %load/vec4 v0x55a50d0d2a20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55a50d0d26b0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a50d0d18d0;
T_14 ;
    %wait E_0x55a50d089730;
    %load/vec4 v0x55a50d0d2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a50d0d2940_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a50d0d2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a50d0d2940_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55a50d0d26b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55a50d0d2940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a50d0d2940_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55a50d0d2940_0;
    %assign/vec4 v0x55a50d0d2940_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a50d0d18d0;
T_15 ;
    %wait E_0x55a50d058170;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x55a50d0d2940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a50d0d2770_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55a50d0d18d0;
T_16 ;
    %wait E_0x55a50d089730;
    %load/vec4 v0x55a50d0d2550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a50d0d2880_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55a50d0d2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55a50d0d2880_0;
    %inv;
    %assign/vec4 v0x55a50d0d2880_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55a50d0d2880_0;
    %assign/vec4 v0x55a50d0d2880_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55a50d025cf0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a50d0d2f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a50d0d30c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a50d0d31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a50d0d3340_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55a50d025cf0;
T_18 ;
    %delay 2000, 0;
    %load/vec4 v0x55a50d0d30c0_0;
    %inv;
    %store/vec4 v0x55a50d0d30c0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55a50d025cf0;
T_19 ;
    %delay 16000, 0;
    %load/vec4 v0x55a50d0d2f00_0;
    %inv;
    %store/vec4 v0x55a50d0d2f00_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55a50d025cf0;
T_20 ;
    %wait E_0x55a50d08cd30;
    %load/vec4 v0x55a50d0d35f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55a50d0d3550_0;
    %assign/vec4 v0x55a50d0d3020_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55a50d0d3020_0;
    %assign/vec4 v0x55a50d0d3020_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55a50d025cf0;
T_21 ;
    %wait E_0x55a50d089730;
    %load/vec4 v0x55a50d0d31b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a50d0d3250_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55a50d0d2e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55a50d0d3250_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a50d0d3250_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55a50d0d3250_0;
    %assign/vec4 v0x55a50d0d3250_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55a50d025cf0;
T_22 ;
    %wait E_0x55a50d074f90;
    %load/vec4 v0x55a50d0d3480_0;
    %inv;
    %load/vec4 v0x55a50d0d3690_0;
    %and;
    %assign/vec4 v0x55a50d0d2e30_0, 0;
    %load/vec4 v0x55a50d0d33e0_0;
    %inv;
    %assign/vec4 v0x55a50d0d2d60_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55a50d025cf0;
T_23 ;
    %vpi_call 2 117 "$dumpfile", "ASyncFifoController_tb.vcd" {0 0 0};
    %vpi_call 2 118 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a50d025cf0 {0 0 0};
    %fork TD_ASyncFifoController_tb.reset_init, S_0x55a50d0d2b80;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ASyncFifoController_tb.v";
    "../ASyncFifoController.v";
    "../ASyncDualPortBramTrion.v";
    "../../pulse/PulseGenerator.v";
