// Seed: 1147443165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output tri id_2;
  output reg id_1;
  assign id_2 = 1;
  for (id_5 = 1; id_5; id_1 = -1) begin : LABEL_0
    always begin : LABEL_1
      id_1 <= -1;
    end
  end
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
