#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 10 21:31:09 2023
# Process ID: 64724
# Current directory: E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent58120 E:\pgprogram\tcd-PG-cm\5m01IntegratedSystemDesign\lab3_2\ISDlab3_2\ISDlab3_2.xpr
# Log file: E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/vivado.log
# Journal file: E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.xpr
INFO: [Project 1-313] Project file moved from 'E:/pgprogram/5m01/lab3_2/ISDlab3_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PYNQ-image_v2.5.4/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1170.414 ; gain = 458.055
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 10 21:31:56 2023] Launched impl_1...
Run output will be captured here: E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.runs/impl_1/runme.log
open_bd_design {E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.srcs/sources_1/bd/base_filter/base_filter.bd}
Adding component instance block -- xilinx.com:user:audio_codec_ctrl:1.0 - audio_codec_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_10MHz
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - inputfifo
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - outputfifo
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Successfully read diagram <base_filter> from BD file <E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.srcs/sources_1/bd/base_filter/base_filter.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.316 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-05:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.316 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3004.879 ; gain = 1192.562
set_property PROGRAM.FILE {E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.runs/impl_1/base_filter_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.runs/impl_1/base_filter_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.srcs/sources_1/bd/base_filter/base_filter.bd}
open_bd_design {E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.srcs/sources_1/bd/base_filter/base_filter.bd}
open_bd_design {E:/pgprogram/tcd-PG-cm/5m01IntegratedSystemDesign/lab3_2/ISDlab3_2/ISDlab3_2.srcs/sources_1/bd/base_filter/base_filter.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 23:37:27 2023...
