// Seed: 700323576
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  reg id_3, id_4, id_5, id_6;
  always @(id_3 or posedge 1 or(1 == 1)) begin
    id_5 <= id_6;
  end
  assign id_2[1] = 1;
endmodule
