var searchData=
[
  ['call_20addressing_20mode_0',['I2C general call addressing mode',['../group___i2_c__general__call__addressing__mode.html',1,'']]],
  ['callbacks_1',['IRQ Handler and Callbacks',['../group___i2_c___i_r_q___handler__and___callbacks.html',1,'']]],
  ['can_20aliased_20defines_20maintained_20for_20legacy_20purpose_2',['HAL CAN Aliased Defines maintained for legacy purpose',['../group___h_a_l___c_a_n___aliased___defines.html',1,'']]],
  ['can_5ffilterfifo0_3',['CAN_FilterFIFO0',['../group___h_a_l___c_a_n___aliased___defines.html#ga1b3d041dff9fed4dad75ed2a4a0e27e0',1,'stm32_hal_legacy.h']]],
  ['can_5ffilterfifo1_4',['CAN_FilterFIFO1',['../group___h_a_l___c_a_n___aliased___defines.html#gada8f9b3a9c88f36539aaeb457039e666',1,'stm32_hal_legacy.h']]],
  ['can_5fit_5frqcp0_5',['CAN_IT_RQCP0',['../group___h_a_l___c_a_n___aliased___defines.html#ga0c57058d6d14b2baa24a4895975b1371',1,'stm32_hal_legacy.h']]],
  ['can_5fit_5frqcp1_6',['CAN_IT_RQCP1',['../group___h_a_l___c_a_n___aliased___defines.html#ga42e5c8e89e0f06f3250916fcfb21dc22',1,'stm32_hal_legacy.h']]],
  ['can_5fit_5frqcp2_7',['CAN_IT_RQCP2',['../group___h_a_l___c_a_n___aliased___defines.html#gacc634c3e29cdc9622081021dcda3127b',1,'stm32_hal_legacy.h']]],
  ['can_5ftxstatus_5ffailed_8',['CAN_TXSTATUS_FAILED',['../group___h_a_l___c_a_n___aliased___defines.html#gad6f04a4437ad8e83b154523f20985796',1,'stm32_hal_legacy.h']]],
  ['can_5ftxstatus_5fok_9',['CAN_TXSTATUS_OK',['../group___h_a_l___c_a_n___aliased___defines.html#ga01cd38ecda448043ba6a7870ab62fc2b',1,'stm32_hal_legacy.h']]],
  ['can_5ftxstatus_5fpending_10',['CAN_TXSTATUS_PENDING',['../group___h_a_l___c_a_n___aliased___defines.html#gaf63b6b17ef36507122e0eaac8395aa1c',1,'stm32_hal_legacy.h']]],
  ['ccer_5fccxe_5fmask_11',['CCER_CCxE_MASK',['../group___h_a_l___t_i_m___aliased___defines.html#ga679b7f970f7ad7001de9d6f7b211d667',1,'stm32_hal_legacy.h']]],
  ['ccer_5fccxne_5fmask_12',['CCER_CCxNE_MASK',['../group___h_a_l___t_i_m___aliased___defines.html#gadf1ac288d53d93679c086f9179dea88b',1,'stm32_hal_legacy.h']]],
  ['cec_20aliased_20defines_20maintained_20for_20legacy_20purpose_13',['HAL CEC Aliased Defines maintained for legacy purpose',['../group___h_a_l___c_e_c___aliased___defines.html',1,'']]],
  ['cf_5fcard_5fhead_14',['CF_CARD_HEAD',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaceaabc796a845eb796bb2cc345f4bd04',1,'stm32_hal_legacy.h']]],
  ['cf_5fcommon_5fdata_5farea_15',['CF_COMMON_DATA_AREA',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf18f5166dd0d0152033945d9d223fda0',1,'stm32_hal_legacy.h']]],
  ['cf_5fcylinder_5fhigh_16',['CF_CYLINDER_HIGH',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga43bb6343f981ac88b0b5598c72bccd83',1,'stm32_hal_legacy.h']]],
  ['cf_5fcylinder_5flow_17',['CF_CYLINDER_LOW',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gad632388e8f6b11fcb0f25eff8d507e20',1,'stm32_hal_legacy.h']]],
  ['cf_5fdata_18',['CF_DATA',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga1e379206d5b5ca5c74846be8101d7b2f',1,'stm32_hal_legacy.h']]],
  ['cf_5ferase_5fsector_5fcmd_19',['CF_ERASE_SECTOR_CMD',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gacc942fb15ebc321378fa4c0cd2b7cdde',1,'stm32_hal_legacy.h']]],
  ['cf_5fidentify_5fcmd_20',['CF_IDENTIFY_CMD',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93bc172b08e255eb36b60a7c66ce318b',1,'stm32_hal_legacy.h']]],
  ['cf_5fread_5fsector_5fcmd_21',['CF_READ_SECTOR_CMD',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga75cde56e16d0b780d938df584abbfd99',1,'stm32_hal_legacy.h']]],
  ['cf_5fsector_5fcount_22',['CF_SECTOR_COUNT',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf937a59264a458c704f4707793810f57',1,'stm32_hal_legacy.h']]],
  ['cf_5fsector_5fnumber_23',['CF_SECTOR_NUMBER',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga7389836c216283b17320cfe74f8f12fa',1,'stm32_hal_legacy.h']]],
  ['cf_5fstatus_5fcmd_24',['CF_STATUS_CMD',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga389faeb4c87e15bd7a5534b8b983d973',1,'stm32_hal_legacy.h']]],
  ['cf_5fstatus_5fcmd_5falternate_25',['CF_STATUS_CMD_ALTERNATE',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga08ffd51015a7ea6cd10e15e664e9870e',1,'stm32_hal_legacy.h']]],
  ['cf_5fwrite_5fsector_5fcmd_26',['CF_WRITE_SECTOR_CMD',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga8d78bcf3fd4df3c59d3b58c2e9587082',1,'stm32_hal_legacy.h']]],
  ['cfgr_5fi2ssrc_5fbb_27',['CFGR_I2SSRC_BB',['../group___h_a_l___r_c_c___aliased.html#ga9076f5ddbb262fd45584702f5d280c9e',1,'stm32_hal_legacy.h']]],
  ['cfr_5fbase_28',['CFR_BASE',['../group___h_a_l___w_w_d_g___aliased___defines.html#gad6422afd041f823ff1ea65e442355783',1,'stm32_hal_legacy.h']]],
  ['channel_29',['Channel',['../struct_d_m_a___init_type_def.html#af62608eb25864208cae5d59acef282a6',1,'DMA_InitTypeDef']]],
  ['channel_20selection_30',['DMA Channel selection',['../group___d_m_a___channel__selection.html',1,'']]],
  ['check_20alternate_20function_31',['GPIO Check Alternate Function',['../group___g_p_i_o_ex___i_s___alternat__function__selection.html',1,'']]],
  ['check_20input_20parameters_32',['check input parameters',['../group___f_l_a_s_h___i_s___f_l_a_s_h___definitions.html',1,'FLASH Private macros to check input parameters'],['../group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions.html',1,'FLASH Private macros to check input parameters'],['../group___i2_c___i_s___r_t_c___definitions.html',1,'I2C Private macros to check input parameters'],['../group___p_w_r___i_s___p_w_r___definitions.html',1,'PWR Private macros to check input parameters'],['../group___p_w_r_ex___i_s___p_w_r___definitions.html',1,'PWREx Private macros to check input parameters'],['../group___r_c_c___i_s___r_c_c___definitions.html',1,'RCC Private macros to check input parameters'],['../group___r_c_c_ex___i_s___r_c_c___definitions.html',1,'RCC Private macros to check input parameters']]],
  ['cir_5fbyte1_5faddress_33',['CIR_BYTE1_ADDRESS',['../group___h_a_l___r_c_c___aliased.html#ga159aa247b8dc96a030bcb9b43ece4256',1,'stm32_hal_legacy.h']]],
  ['cir_5fbyte2_5faddress_34',['CIR_BYTE2_ADDRESS',['../group___h_a_l___r_c_c___aliased.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4',1,'stm32_hal_legacy.h']]],
  ['clock_20config_35',['RCC Extended MCOx Clock Config',['../group___r_c_c_ex___m_c_ox___clock___config.html',1,'']]],
  ['clock_20configuration_36',['RTC Clock Configuration',['../group___r_c_c___internal___r_t_c___clock___configuration.html',1,'']]],
  ['clock_20divider_37',['Clock Divider',['../group___r_c_c___p_l_l_p___clock___divider.html',1,'PLLP Clock Divider'],['../group___r_c_c_ex___p_l_l_i2_s_p___clock___divider.html',1,'RCC PLLI2SP Clock Divider'],['../group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider.html',1,'RCC PLLSAIP Clock Divider']]],
  ['clock_20enable_20disable_38',['Clock Enable Disable',['../group___r_c_c___a_h_b1___clock___enable___disable.html',1,'AHB1 Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b1___clock___enable___disable.html',1,'APB1 Peripheral Clock Enable Disable'],['../group___r_c_c___a_p_b2___clock___enable___disable.html',1,'APB2 Peripheral Clock Enable Disable']]],
  ['clock_20enable_20disable_20status_39',['Clock Enable Disable Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enable Disable Status']]],
  ['clock_20prescaler_40',['MCOx Clock Prescaler',['../group___r_c_c___m_c_ox___clock___prescaler.html',1,'']]],
  ['clock_20selection_41',['RCC Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['clock_20source_42',['Clock Source',['../group___r_c_c___a_h_b___clock___source.html',1,'AHB Clock Source'],['../group___r_c_c___a_p_b1___a_p_b2___clock___source.html',1,'APB1/APB2 Clock Source'],['../group___r_c_c___m_c_o1___clock___source.html',1,'MCO1 Clock Source'],['../group___r_c_c___p_l_l___clock___source.html',1,'PLL Clock Source'],['../group___r_c_c___r_t_c___clock___source.html',1,'RTC Clock Source'],['../group___r_c_c___system___clock___source.html',1,'System Clock Source'],['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html',1,'SYSTICK Clock Source']]],
  ['clock_20source_43',['Get Clock source',['../group___r_c_c___get___clock__source.html',1,'']]],
  ['clock_20source_44',['CORTEX _SysTick clock source',['../group___c_o_r_t_e_x___sys_tick__clock__source.html',1,'']]],
  ['clock_20source_20status_45',['System Clock Source Status',['../group___r_c_c___system___clock___source___status.html',1,'']]],
  ['clock_20type_46',['System Clock Type',['../group___r_c_c___system___clock___type.html',1,'']]],
  ['clockspeed_47',['ClockSpeed',['../struct_i2_c___init_type_def.html#a45f1209e7e43e55f055bd9ead064230a',1,'I2C_InitTypeDef']]],
  ['clockswitch_5ftimeout_5fvalue_48',['CLOCKSWITCH_TIMEOUT_VALUE',['../group___r_c_c___bit_address___alias_region.html#gab3caadc0f23d394d1033aba55d31fcdc',1,'stm32f4xx_hal_rcc.h']]],
  ['clocktype_49',['ClockType',['../struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5',1,'RCC_ClkInitTypeDef']]],
  ['cmp_5fpd_5fbit_5fnumber_50',['CMP_PD_BIT_NUMBER',['../group___h_a_l___private___constants.html#ga9e34adb28e3eed088c55766f72d53183',1,'stm32f4xx_hal.c']]],
  ['cmp_5fpd_5fbitnumber_51',['CMP_PD_BitNumber',['../group___h_a_l___aliased___macros.html#ga0ca336e48ea4840c7d1cde05a0e07e82',1,'stm32_hal_legacy.h']]],
  ['cmpcr_5fcmp_5fpd_5fbb_52',['CMPCR_CMP_PD_BB',['../group___h_a_l___private___constants.html#gae4516ed27e02d84d9d20c7d711b87437',1,'stm32f4xx_hal.c']]],
  ['cmpcr_5foffset_53',['CMPCR_OFFSET',['../group___h_a_l___private___constants.html#ga8e5fbe846e7478d522df749672b90084',1,'stm32f4xx_hal.c']]],
  ['cmsis_54',['CMSIS',['../group___c_m_s_i_s.html',1,'']]],
  ['code_55',['Code',['../group___d_m_a___error___code.html',1,'DMA Error Code'],['../group___f_l_a_s_h___error___code.html',1,'FLASH Error Code'],['../group___u_a_r_t___error___code.html',1,'UART Error Code']]],
  ['code_20definition_56',['I2C Error Code definition',['../group___i2_c___error___code__definition.html',1,'']]],
  ['comp_20aliased_20defines_20maintained_20for_20legacy_20purpose_57',['HAL COMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'']]],
  ['comp_20aliased_20macros_20maintained_20for_20legacy_20purpose_58',['HAL COMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'']]],
  ['comp_5fexti_5fline_5fcomp1_5fevent_59',['COMP_EXTI_LINE_COMP1_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#gaa53df1592afaa8d2a7d2f417273a50a7',1,'stm32_hal_legacy.h']]],
  ['comp_5fexti_5fline_5fcomp2_5fevent_60',['COMP_EXTI_LINE_COMP2_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#gae128dfe3b90b2c0e51cde7de5987f9ef',1,'stm32_hal_legacy.h']]],
  ['comp_5fexti_5fline_5fcomp3_5fevent_61',['COMP_EXTI_LINE_COMP3_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#ga30c7118ab9b9cbfa8e40870ee9e747b6',1,'stm32_hal_legacy.h']]],
  ['comp_5fexti_5fline_5fcomp4_5fevent_62',['COMP_EXTI_LINE_COMP4_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#ga7e682dbcdc2deedaa2b2854b7256b742',1,'stm32_hal_legacy.h']]],
  ['comp_5fexti_5fline_5fcomp5_5fevent_63',['COMP_EXTI_LINE_COMP5_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#gad0def6714ebe83bd131d6f62f12bf6b7',1,'stm32_hal_legacy.h']]],
  ['comp_5fexti_5fline_5fcomp6_5fevent_64',['COMP_EXTI_LINE_COMP6_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#ga92c1033ac0c380c9f879660af7c62616',1,'stm32_hal_legacy.h']]],
  ['comp_5fexti_5fline_5fcomp7_5fevent_65',['COMP_EXTI_LINE_COMP7_EVENT',['../group___h_a_l___c_o_m_p___aliased___defines.html#ga7f18b1fe252971b1976e906c2c7d4be7',1,'stm32_hal_legacy.h']]],
  ['comp_5foutput_5fcomp6tim2ocrefclr_66',['COMP_OUTPUT_COMP6TIM2OCREFCLR',['../group___h_a_l___c_o_m_p___aliased___defines.html#ga74dbd1a72efdaee104678a256383976f',1,'stm32_hal_legacy.h']]],
  ['comp_5fwindowmode_5fdisabled_67',['COMP_WINDOWMODE_DISABLED',['../group___h_a_l___c_o_m_p___aliased___defines.html#gab9e0400639ad2179b63e519e08741c05',1,'stm32_hal_legacy.h']]],
  ['comp_5fwindowmode_5fenabled_68',['COMP_WINDOWMODE_ENABLED',['../group___h_a_l___c_o_m_p___aliased___defines.html#gab481c80a4a4235ca54d2dd39db70926c',1,'stm32_hal_legacy.h']]],
  ['compatibility_20purpose_69',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['config_70',['Config',['../group___r_c_c___h_s_e___config.html',1,'HSE Config'],['../group___r_c_c___h_s_i___config.html',1,'HSI Config'],['../group___r_c_c___l_s_e___config.html',1,'LSE Config'],['../group___r_c_c___l_s_i___config.html',1,'LSI Config'],['../group___r_c_c___p_l_l___config.html',1,'PLL Config'],['../group___r_c_c_ex___m_c_ox___clock___config.html',1,'RCC Extended MCOx Clock Config']]],
  ['config_5freg_71',['CONFIG_REG',['../main_8c.html#af81594fa2c83e52e601f2e4a1d81d8bc',1,'CONFIG_REG:&#160;main.c'],['../_sucessful___reading__mpu6050__no_library_8c.html#af81594fa2c83e52e601f2e4a1d81d8bc',1,'CONFIG_REG:&#160;Sucessful_Reading_mpu6050_noLibrary.c']]],
  ['configuration_72',['Configuration',['../group___r_c_c___h_s_e___configuration.html',1,'HSE Configuration'],['../group___r_c_c___h_s_i___configuration.html',1,'HSI Configuration'],['../group___r_c_c___l_s_e___configuration.html',1,'LSE Configuration'],['../group___r_c_c___l_s_i___configuration.html',1,'LSI Configuration'],['../group___r_c_c___p_l_l___configuration.html',1,'PLL Configuration'],['../group___r_c_c___internal___r_t_c___clock___configuration.html',1,'RTC Clock Configuration']]],
  ['configuration_20definition_73',['I2C Interrupt configuration definition',['../group___i2_c___interrupt__configuration__definition.html',1,'']]],
  ['configuration_20functions_74',['Configuration functions',['../group___e_x_t_i___exported___functions___group1.html',1,'']]],
  ['configuration_20structure_20definition_75',['I2C Configuration Structure definition',['../group___i2_c___configuration___structure__definition.html',1,'']]],
  ['constants_76',['Constants',['../group___c_o_r_t_e_x___exported___constants.html',1,'CORTEX Exported Constants'],['../group___c_o_r_t_e_x___l_l___exported___constants.html',1,'CORTEX Exported Constants'],['../group___d_m_a___exported___constants.html',1,'DMA Exported Constants'],['../group___d_m_a___private___constants.html',1,'DMA Private Constants'],['../group___e_x_t_i___exported___constants.html',1,'EXTI Exported Constants'],['../group___e_x_t_i___private___constants.html',1,'EXTI Private Constants'],['../group___f_l_a_s_h___exported___constants.html',1,'FLASH Exported Constants'],['../group___f_l_a_s_h_ex___exported___constants.html',1,'FLASH Exported Constants'],['../group___f_l_a_s_h___private___constants.html',1,'FLASH Private Constants'],['../group___f_l_a_s_h_ex___private___constants.html',1,'FLASH Private Constants'],['../group___g_p_i_o___exported___constants.html',1,'GPIO Exported Constants'],['../group___g_p_i_o_ex___exported___constants.html',1,'GPIO Exported Constants'],['../group___g_p_i_o___private___constants.html',1,'GPIO Private Constants'],['../group___g_p_i_o_ex___private___constants.html',1,'GPIO Private Constants'],['../group___h_a_l___exported___constants.html',1,'HAL Exported Constants'],['../group___h_a_l___private___constants.html',1,'HAL Private Constants'],['../group___i2_c___exported___constants.html',1,'I2C Exported Constants'],['../group___i2_c___private___constants.html',1,'I2C Private Constants'],['../group___p_w_r___exported___constants.html',1,'PWR Exported Constants'],['../group___p_w_r___private___constants.html',1,'PWR Private Constants'],['../group___p_w_r_ex___exported___constants.html',1,'PWREx Exported Constants'],['../group___p_w_r_ex___private___constants.html',1,'PWREx Private Constants'],['../group___r_c_c___exported___constants.html',1,'RCC Exported Constants'],['../group___r_c_c___private___constants.html',1,'RCC Private Constants'],['../group___r_c_c_ex___exported___constants.html',1,'RCCEx Exported Constants'],['../group___r_c_c_ex___private___constants.html',1,'RCCEx Private Constants'],['../group___u_a_r_t___exported___constants.html',1,'UART Exported Constants'],['../group___u_a_r_t___private___constants.html',1,'UART Private Constants'],['../group___u_t_i_l_s___l_l___exported___constants.html',1,'UTILS Exported Constants'],['../group___u_t_i_l_s___l_l___private___constants.html',1,'UTILS Private Constants']]],
  ['control_77',['UART Hardware Flow Control',['../group___u_a_r_t___hardware___flow___control.html',1,'']]],
  ['control_20functions_78',['Control functions',['../group___h_a_l___exported___functions___group2.html',1,'HAL Control functions'],['../group___p_w_r___exported___functions___group2.html',1,'Peripheral Control functions']]],
  ['cortex_79',['CORTEX',['../group___c_o_r_t_e_x___l_l.html',1,'CORTEX'],['../group___c_o_r_t_e_x.html',1,'CORTEX']]],
  ['cortex_20_5fsystick_20clock_20source_80',['CORTEX _SysTick clock source',['../group___c_o_r_t_e_x___sys_tick__clock__source.html',1,'']]],
  ['cortex_20aliased_20defines_20maintained_20for_20legacy_20purpose_81',['HAL CORTEX Aliased Defines maintained for legacy purpose',['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'']]],
  ['cortex_20exported_20constants_82',['CORTEX Exported Constants',['../group___c_o_r_t_e_x___exported___constants.html',1,'CORTEX Exported Constants'],['../group___c_o_r_t_e_x___l_l___exported___constants.html',1,'CORTEX Exported Constants']]],
  ['cortex_20exported_20functions_83',['CORTEX Exported Functions',['../group___c_o_r_t_e_x___l_l___exported___functions.html',1,'']]],
  ['cortex_20exported_20types_84',['Cortex Exported Types',['../group___c_o_r_t_e_x___exported___types.html',1,'']]],
  ['cortex_20preemption_20priority_20group_85',['CORTEX Preemption Priority Group',['../group___c_o_r_t_e_x___preemption___priority___group.html',1,'']]],
  ['cortex_20private_20macros_86',['CORTEX Private Macros',['../group___c_o_r_t_e_x___private___macros.html',1,'']]],
  ['cortex_5fexported_5ffunctions_87',['CORTEX_Exported_Functions',['../group___c_o_r_t_e_x___exported___functions.html',1,'']]],
  ['cortex_5fexported_5ffunctions_5fgroup1_88',['CORTEX_Exported_Functions_Group1',['../group___c_o_r_t_e_x___exported___functions___group1.html',1,'']]],
  ['cortex_5fexported_5ffunctions_5fgroup2_89',['CORTEX_Exported_Functions_Group2',['../group___c_o_r_t_e_x___exported___functions___group2.html',1,'']]],
  ['cr_20register_20alias_20address_90',['PWR CR Register alias address',['../group___p_w_r___c_r__register__alias.html',1,'']]],
  ['cr_5fbyte2_5faddress_91',['CR_BYTE2_ADDRESS',['../group___h_a_l___r_c_c___aliased.html#ga0193aa09fc91ebd9a119c8d98e6184a9',1,'stm32_hal_legacy.h']]],
  ['cr_5fcsson_5fbb_92',['CR_CSSON_BB',['../group___h_a_l___r_c_c___aliased.html#gaca914aed10477ae4090fea0a9639b1ea',1,'stm32_hal_legacy.h']]],
  ['cr_5fdbp_5fbb_93',['CR_DBP_BB',['../group___p_w_r___c_r__register__alias.html#ga799ab60bdbcfc1076cf2d7f206d09b0c',1,'stm32f4xx_hal_pwr.h']]],
  ['cr_5ffpds_5fbb_94',['CR_FPDS_BB',['../group___p_w_r_ex__register__alias__address.html#ga57d7041b5d1bf0ec94fa18152a7fa208',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['cr_5fhseon_5fbb_95',['CR_HSEON_BB',['../group___h_a_l___r_c_c___aliased.html#ga08230c355dd58b92f14444c65521e248',1,'stm32_hal_legacy.h']]],
  ['cr_5fhsion_5fbb_96',['CR_HSION_BB',['../group___h_a_l___r_c_c___aliased.html#gac3290a833c0e35ec17d32c2d494e6133',1,'stm32_hal_legacy.h']]],
  ['cr_5flplvds_5fbb_97',['CR_LPLVDS_BB',['../group___p_w_r_ex__register__alias__address.html#gadf91aa0d2f93b4cc91f2f6ca82200faf',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['cr_5fmrlvds_5fbb_98',['CR_MRLVDS_BB',['../group___p_w_r_ex__register__alias__address.html#ga07027fcac2bdf595eaf9d0933fbdaeec',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['cr_5fmsion_5fbb_99',['CR_MSION_BB',['../group___h_a_l___r_c_c___aliased.html#gac80b5fd1d6f839cc29c9272d47742907',1,'stm32_hal_legacy.h']]],
  ['cr_5foden_5fbb_100',['CR_ODEN_BB',['../group___p_w_r_ex__register__alias__address.html#ga1ce2817ed3cc064b3577f90cbb23be35',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['cr_5fodswen_5fbb_101',['CR_ODSWEN_BB',['../group___p_w_r_ex__register__alias__address.html#ga4915f7ce72ac67213c7a5b50bce70d54',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['cr_5foffset_5fbb_102',['CR_OFFSET_BB',['../group___h_a_l___p_w_r___aliased.html#ga8f5087b1948b370918ecbdf8eb614543',1,'stm32_hal_legacy.h']]],
  ['cr_5fplli2son_5fbb_103',['CR_PLLI2SON_BB',['../group___h_a_l___r_c_c___aliased.html#ga0c0fb27aba4eb660f7590252596bdfc5',1,'stm32_hal_legacy.h']]],
  ['cr_5fpllon_5fbb_104',['CR_PLLON_BB',['../group___h_a_l___r_c_c___aliased.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f',1,'stm32_hal_legacy.h']]],
  ['cr_5fpllsaion_5fbb_105',['CR_PLLSAION_BB',['../group___h_a_l___r_c_c___aliased.html#gab84e7d3874237ee56e5cb3a26644cd13',1,'stm32_hal_legacy.h']]],
  ['cr_5fpmode_5fbb_106',['CR_PMODE_BB',['../group___h_a_l___p_w_r___aliased.html#ga2e7c040f5c63f0fce3e274d9a03f1d1a',1,'stm32_hal_legacy.h']]],
  ['cr_5fpsize_5fmask_107',['CR_PSIZE_MASK',['../group___f_l_a_s_h___program___parallelism.html#ga7c755f15e36221021a1438857e40365c',1,'stm32f4xx_hal_flash.h']]],
  ['cr_5fpvde_5fbb_108',['CR_PVDE_BB',['../group___p_w_r___c_r__register__alias.html#ga49f51ef8285a6be76fd204d49a00709c',1,'stm32f4xx_hal_pwr.h']]],
  ['cr_5fvos_5fbb_109',['CR_VOS_BB',['../group___p_w_r___c_r__register__alias.html#ga98bf66513495732b9b3ee21f182e1591',1,'stm32f4xx_hal_pwr.h']]],
  ['crc_20aliased_20defines_20maintained_20for_20legacy_20purpose_110',['HAL CRC Aliased Defines maintained for legacy purpose',['../group___h_a_l___c_r_c___aliased___defines.html',1,'']]],
  ['crc_20api_20aliases_111',['CRC API aliases',['../group___c_r_c___aliases.html',1,'']]],
  ['crc_5foutputdata_5finversion_5fdisabled_112',['CRC_OUTPUTDATA_INVERSION_DISABLED',['../group___h_a_l___c_r_c___aliased___defines.html#ga4456415555c54059730c397003bdafd7',1,'stm32_hal_legacy.h']]],
  ['crc_5foutputdata_5finversion_5fenabled_113',['CRC_OUTPUTDATA_INVERSION_ENABLED',['../group___h_a_l___c_r_c___aliased___defines.html#gac171805031f78ba980b4be8cc79a0911',1,'stm32_hal_legacy.h']]],
  ['cryp_20aliased_20defines_20maintained_20for_20legacy_20purpose_114',['HAL CRYP Aliased Defines maintained for legacy purpose',['../group___h_a_l___a_e_s___aliased___defines.html',1,'']]],
  ['cryp_20aliased_20functions_20maintained_20for_20legacy_20purpose_115',['HAL CRYP Aliased Functions maintained for legacy purpose',['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'']]],
  ['cryp_20aliased_20macros_20maintained_20for_20legacy_20purpose_116',['HAL CRYP Aliased Macros maintained for legacy purpose',['../group___h_a_l___a_e_s___aliased___macros.html',1,'']]],
  ['csr_20register_20alias_20address_117',['CSR Register alias address',['../group___p_w_r___c_s_r__register__alias.html',1,'PWR CSR Register alias address'],['../group___p_w_r_ex___c_s_r__register__alias.html',1,'PWRx CSR Register alias address']]],
  ['csr_5fbre_5fbb_118',['CSR_BRE_BB',['../group___p_w_r_ex___c_s_r__register__alias.html#ga1451a5ec810860a7c2e28c23f0c0e928',1,'stm32f4xx_hal_pwr_ex.h']]],
  ['csr_5fewup_5fbb_119',['CSR_EWUP_BB',['../group___p_w_r___c_s_r__register__alias.html#gaaff864595f697850b19173b0bca991b0',1,'stm32f4xx_hal_pwr.h']]],
  ['csr_5flsebyp_5fbb_120',['CSR_LSEBYP_BB',['../group___h_a_l___r_c_c___aliased.html#gac7c26259006de79c8754693af9712d1a',1,'stm32_hal_legacy.h']]],
  ['csr_5flseon_5fbb_121',['CSR_LSEON_BB',['../group___h_a_l___r_c_c___aliased.html#ga213e54878ac3849d9ea59567cf73bac2',1,'stm32_hal_legacy.h']]],
  ['csr_5flsion_5fbb_122',['CSR_LSION_BB',['../group___h_a_l___r_c_c___aliased.html#gaa253e36e7e5fb02998c0e4d0388abc52',1,'stm32_hal_legacy.h']]],
  ['csr_5foffset_5fbb_123',['CSR_OFFSET_BB',['../group___h_a_l___p_w_r___aliased.html#gaed8fdacbc906bcba6acfa26ffbfc1305',1,'stm32_hal_legacy.h']]],
  ['csr_5frmvf_5fbb_124',['CSR_RMVF_BB',['../group___h_a_l___r_c_c___aliased.html#ga69d10c519fec30b0177c26dbf7d44e02',1,'stm32_hal_legacy.h']]],
  ['csr_5frtcen_5fbb_125',['CSR_RTCEN_BB',['../group___h_a_l___r_c_c___aliased.html#gac3641969630c9b8eb0f5da2f164a5892',1,'stm32_hal_legacy.h']]],
  ['csr_5frtcrst_5fbb_126',['CSR_RTCRST_BB',['../group___h_a_l___r_c_c___aliased.html#ga55aab5ed906bf71760d81cc5acefd55c',1,'stm32_hal_legacy.h']]],
  ['csson_5fbitnumber_127',['CSSON_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga993cf17c844a51d912cf099d4117bd70',1,'stm32_hal_legacy.h']]],
  ['csson_5fbitnumber_128',['CSSON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga253fa44d87aabc55f0cd6628e77a51fd',1,'stm32_hal_legacy.h']]],
  ['cycle_20in_20fast_20mode_129',['I2C duty cycle in fast mode',['../group___i2_c__duty__cycle__in__fast__mode.html',1,'']]]
];
