

================================================================
== Vivado HLS Report for 'operator_float_div10'
================================================================
* Date:           Fri Aug  3 10:39:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    21.443|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_115              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_122              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_128              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_134              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_7_i_i_lut_div5_chunk_fu_140  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_8_i_i_lut_div5_chunk_fu_146  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     419|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    9828|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     108|
|Register         |        -|      -|      61|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      61|   10355|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_115              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_122              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_128              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_134              |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_7_i_i_lut_div5_chunk_fu_140  |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_8_i_i_lut_div5_chunk_fu_146  |lut_div5_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0|  9828|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_306_p2          |     +    |      0|  0|  15|           3|           8|
    |xf_V_fu_422_p2               |     +    |      0|  0|  35|           2|          28|
    |new_exp_V_1_fu_246_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_300_p2            |     -    |      0|  0|  15|           2|           8|
    |sel_tmp2_fu_318_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_344_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_220_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_234_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_240_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_274_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_280_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_7_fu_294_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_8_fu_394_p2              |   lshr   |      0|  0|  64|          24|          24|
    |sel_tmp6_demorgan_fu_332_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_9_fu_260_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_266_p3          |  select  |      0|  0|   8|           1|           8|
    |p_cast_cast_fu_226_p3        |  select  |      0|  0|   3|           1|           3|
    |p_new_exp_V_1_fu_252_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_324_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_350_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_4_fu_358_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_cast_cast_fu_286_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_1_fu_374_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_414_p3             |  select  |      0|  0|  28|           1|          28|
    |tmp_10_fu_400_p2             |    shl   |      0|  0|  85|          32|          32|
    |sel_tmp6_fu_338_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_312_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 419|         128|         222|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_109_p4  |   9|          2|   23|         46|
    |grp_lut_div5_chunk_fu_115_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_115_r_in_V    |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_122_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_128_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_134_d_V       |  15|          3|    3|          9|
    |p_Repl2_s_reg_106                   |   9|          2|   23|         46|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 108|         22|   62|        140|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |p_Repl2_1_reg_598             |   8|   0|    8|          0|
    |p_Repl2_2_reg_584             |   1|   0|    1|          0|
    |p_Repl2_s_reg_106             |  23|   0|   23|          0|
    |p_Result_22_3_i_i_reg_613     |   3|   0|    3|          0|
    |p_Result_22_4_i_i_reg_618     |   3|   0|    3|          0|
    |p_Result_22_5_i_i_reg_623     |   3|   0|    3|          0|
    |p_Result_22_6_i_i_reg_628     |   3|   0|    3|          0|
    |p_Result_22_7_i_i_reg_633     |   3|   0|    3|          0|
    |q_chunk_V_ret2_2_i_i_reg_603  |   3|   0|    3|          0|
    |r_V_ret3_2_i_i_reg_608        |   3|   0|    3|          0|
    |tmp_15_reg_638                |   3|   0|    3|          0|
    |tmp_16_reg_643                |   2|   0|    2|          0|
    |tmp_1_reg_594                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  61|   0|   61|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div10 | return value |
|in_r       |  in |   32|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 20.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_float_div10_1) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7765]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:7234->test.cpp:7777]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:7235->test.cpp:7777]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:7236->test.cpp:7777]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [test.cpp:7237->test.cpp:7777]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [test.cpp:7782]   --->   Operation 12 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_s, i32 21, i32 22)" [test.cpp:7783]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.64ns)   --->   "%icmp = icmp eq i2 %tmp, 0" [test.cpp:7783]   --->   Operation 14 'icmp' 'icmp' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.66ns)   --->   "%p_cast_cast = select i1 %icmp, i8 4, i8 3" [test.cpp:7783]   --->   Operation 15 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, -1" [test.cpp:7785]   --->   Operation 16 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.22ns)   --->   "%tmp_2 = icmp ugt i8 %p_cast_cast, %new_exp_V" [test.cpp:7786]   --->   Operation 17 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %p_cast_cast" [test.cpp:7789]   --->   Operation 18 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0" [test.cpp:6558->test.cpp:7810]   --->   Operation 19 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_9 = or i1 %tmp_1, %tmp_2" [test.cpp:6558->test.cpp:7810]   --->   Operation 20 'or' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_9, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [test.cpp:6558->test.cpp:7810]   --->   Operation 21 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:7790]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (1.22ns)   --->   "%tmp_4 = icmp eq i8 %new_exp_V, 0" [test.cpp:7791]   --->   Operation 23 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.22ns)   --->   "%tmp_5 = icmp ult i8 %p_cast_cast, %new_exp_V" [test.cpp:7794]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 3, i8 2" [test.cpp:7783]   --->   Operation 25 'select' 'shift_V_cast_cast' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.22ns)   --->   "%tmp_7 = icmp ult i8 %new_exp_V, 3" [test.cpp:7795]   --->   Operation 26 'icmp' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%shift_V = sub i8 2, %new_exp_V" [test.cpp:7796]   --->   Operation 27 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -2, %new_exp_V" [test.cpp:7798]   --->   Operation 28 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp = xor i1 %tmp_4, true" [test.cpp:7791]   --->   Operation 29 'xor' 'sel_tmp' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp2 = and i1 %tmp_5, %sel_tmp" [test.cpp:7794]   --->   Operation 30 'and' 'sel_tmp2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp2, i8 %shift_V_cast_cast, i8 %shift_V_1" [test.cpp:7794]   --->   Operation 31 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:7791]   --->   Operation 32 'or' 'sel_tmp6_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [test.cpp:7791]   --->   Operation 33 'xor' 'sel_tmp6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_7, %sel_tmp6" [test.cpp:7795]   --->   Operation 34 'and' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp7, i8 %shift_V, i8 %shift_V_2" [test.cpp:7795]   --->   Operation 35 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_4, i8 1, i8 %shift_V_3" [test.cpp:7791]   --->   Operation 36 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [test.cpp:7802]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_s" [test.cpp:7791]   --->   Operation 38 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i24 %xf_V_1 to i32" [test.cpp:7804]   --->   Operation 39 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_6 = zext i8 %shift_V_4 to i32" [test.cpp:7804]   --->   Operation 40 'zext' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_6_cast = zext i8 %shift_V_4 to i24" [test.cpp:7804]   --->   Operation 41 'zext' 'tmp_6_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_8 = lshr i24 %xf_V_1, %tmp_6_cast" [test.cpp:7804]   --->   Operation 42 'lshr' 'tmp_8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = shl i32 %tmp_3, %tmp_6" [test.cpp:7806]   --->   Operation 43 'shl' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_11 = zext i24 %tmp_8 to i28" [test.cpp:7804]   --->   Operation 44 'zext' 'tmp_11' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_13 = trunc i32 %tmp_10 to i28" [test.cpp:7806]   --->   Operation 45 'trunc' 'tmp_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %tmp_7, i28 %tmp_11, i28 %tmp_13" [test.cpp:7795]   --->   Operation 46 'select' 'xf_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V = add i28 2, %xf_V_2" [test.cpp:7807]   --->   Operation 47 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %xf_V, i32 27)" [test.cpp:7746->test.cpp:7761->test.cpp:7808]   --->   Operation 48 'bitselect' 'tmp_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i1 %tmp_14 to i3" [test.cpp:7746->test.cpp:7761->test.cpp:7808]   --->   Operation 49 'zext' 'd_chunk_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (3.39ns)   --->   "%call_ret_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:7747->test.cpp:7761->test.cpp:7808]   --->   Operation 50 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret_i_i, 1" [test.cpp:7747->test.cpp:7761->test.cpp:7808]   --->   Operation 51 'extractvalue' 'r_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_22_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 24, i32 26) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 52 'partselect' 'p_Result_22_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.39ns)   --->   "%call_ret4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_i_i, i3 %r_V) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 53 'call' 'call_ret4_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i3, i3 } %call_ret4_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 54 'extractvalue' 'r_V_ret3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_22_1_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 21, i32 23) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 55 'partselect' 'p_Result_22_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.39ns)   --->   "%call_ret4_1_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_1_i_i, i3 %r_V_ret3_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 56 'call' 'call_ret4_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 57 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i3, i3 } %call_ret4_1_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 58 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_22_2_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 18, i32 20) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 59 'partselect' 'p_Result_22_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.39ns)   --->   "%call_ret4_2_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_2_i_i, i3 %r_V_ret3_1_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 60 'call' 'call_ret4_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 61 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i3, i3 } %call_ret4_2_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 62 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_22_3_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 15, i32 17) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 63 'partselect' 'p_Result_22_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_22_4_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 12, i32 14) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 64 'partselect' 'p_Result_22_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_22_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 9, i32 11) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 65 'partselect' 'p_Result_22_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_22_6_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 6, i32 8) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 66 'partselect' 'p_Result_22_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_22_7_i_i = call i3 @_ssdm_op_PartSelect.i3.i28.i32.i32(i28 %xf_V, i32 3, i32 5) nounwind" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 67 'partselect' 'p_Result_22_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i28 %xf_V to i3" [test.cpp:7752->test.cpp:7761->test.cpp:7808]   --->   Operation 68 'trunc' 'tmp_15' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i3 %q_chunk_V_ret2_1_i_i to i2" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 69 'trunc' 'tmp_16' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 21.4>
ST_2 : Operation 70 [1/1] (3.39ns)   --->   "%call_ret4_3_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_3_i_i, i3 %r_V_ret3_2_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 70 'call' 'call_ret4_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 71 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i3, i3 } %call_ret4_3_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 72 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (3.39ns)   --->   "%call_ret4_4_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_4_i_i, i3 %r_V_ret3_3_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 73 'call' 'call_ret4_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 74 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i3, i3 } %call_ret4_4_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 75 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.39ns)   --->   "%call_ret4_5_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_5_i_i, i3 %r_V_ret3_4_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 76 'call' 'call_ret4_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 77 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i3, i3 } %call_ret4_5_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 78 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.39ns)   --->   "%call_ret4_6_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_6_i_i, i3 %r_V_ret3_5_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 79 'call' 'call_ret4_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 80 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i3, i3 } %call_ret4_6_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 81 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (3.39ns)   --->   "%call_ret4_7_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %p_Result_22_7_i_i, i3 %r_V_ret3_6_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 82 'call' 'call_ret4_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 83 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i3, i3 } %call_ret4_7_i_i, 1" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 84 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (3.39ns)   --->   "%call_ret4_8_i_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %tmp_15, i3 %r_V_ret3_7_i_i) nounwind" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 85 'call' 'call_ret4_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i3, i3 } %call_ret4_8_i_i, 0" [test.cpp:7753->test.cpp:7761->test.cpp:7808]   --->   Operation 86 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3(i2 %tmp_16, i3 %q_chunk_V_ret2_2_i_i, i3 %q_chunk_V_ret2_3_i_i, i3 %q_chunk_V_ret2_4_i_i, i3 %q_chunk_V_ret2_5_i_i, i3 %q_chunk_V_ret2_6_i_i, i3 %q_chunk_V_ret2_7_i_i, i3 %q_chunk_V_ret2_8_i_i)" [test.cpp:7808]   --->   Operation 87 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:7809]   --->   Operation 88 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 89 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:6559->test.cpp:7810]   --->   Operation 90 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [test.cpp:6560->test.cpp:7810]   --->   Operation 91 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:7811]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3           (specbitsmap   ) [ 000]
StgValue_4           (specbitsmap   ) [ 000]
StgValue_5           (spectopmodule ) [ 000]
in_read              (read          ) [ 000]
StgValue_7           (speclatency   ) [ 000]
p_Val2_s             (bitcast       ) [ 000]
p_Repl2_2            (bitselect     ) [ 001]
new_exp_V            (partselect    ) [ 000]
new_mant_V           (trunc         ) [ 011]
xf_V_3_cast          (zext          ) [ 000]
tmp                  (partselect    ) [ 000]
icmp                 (icmp          ) [ 000]
p_cast_cast          (select        ) [ 000]
tmp_1                (icmp          ) [ 011]
tmp_2                (icmp          ) [ 000]
new_exp_V_1          (sub           ) [ 000]
p_new_exp_V_1        (select        ) [ 000]
tmp_9                (or            ) [ 000]
p_Repl2_1            (select        ) [ 001]
StgValue_22          (br            ) [ 011]
tmp_4                (icmp          ) [ 000]
tmp_5                (icmp          ) [ 000]
shift_V_cast_cast    (select        ) [ 000]
tmp_7                (icmp          ) [ 000]
shift_V              (sub           ) [ 000]
shift_V_1            (add           ) [ 000]
sel_tmp              (xor           ) [ 000]
sel_tmp2             (and           ) [ 000]
shift_V_2            (select        ) [ 000]
sel_tmp6_demorgan    (or            ) [ 000]
sel_tmp6             (xor           ) [ 000]
sel_tmp7             (and           ) [ 000]
shift_V_3            (select        ) [ 000]
shift_V_4            (select        ) [ 000]
tmp_s                (bitconcatenate) [ 000]
xf_V_1               (select        ) [ 000]
tmp_3                (zext          ) [ 000]
tmp_6                (zext          ) [ 000]
tmp_6_cast           (zext          ) [ 000]
tmp_8                (lshr          ) [ 000]
tmp_10               (shl           ) [ 000]
tmp_11               (zext          ) [ 000]
tmp_13               (trunc         ) [ 000]
xf_V_2               (select        ) [ 000]
xf_V                 (add           ) [ 000]
tmp_14               (bitselect     ) [ 000]
d_chunk_V            (zext          ) [ 000]
call_ret_i_i         (call          ) [ 000]
r_V                  (extractvalue  ) [ 000]
p_Result_22_i_i      (partselect    ) [ 000]
call_ret4_i_i        (call          ) [ 000]
r_V_ret3_i_i         (extractvalue  ) [ 000]
p_Result_22_1_i_i    (partselect    ) [ 000]
call_ret4_1_i_i      (call          ) [ 000]
q_chunk_V_ret2_1_i_i (extractvalue  ) [ 000]
r_V_ret3_1_i_i       (extractvalue  ) [ 000]
p_Result_22_2_i_i    (partselect    ) [ 000]
call_ret4_2_i_i      (call          ) [ 000]
q_chunk_V_ret2_2_i_i (extractvalue  ) [ 001]
r_V_ret3_2_i_i       (extractvalue  ) [ 001]
p_Result_22_3_i_i    (partselect    ) [ 001]
p_Result_22_4_i_i    (partselect    ) [ 001]
p_Result_22_5_i_i    (partselect    ) [ 001]
p_Result_22_6_i_i    (partselect    ) [ 001]
p_Result_22_7_i_i    (partselect    ) [ 001]
tmp_15               (trunc         ) [ 001]
tmp_16               (trunc         ) [ 001]
call_ret4_3_i_i      (call          ) [ 000]
q_chunk_V_ret2_3_i_i (extractvalue  ) [ 000]
r_V_ret3_3_i_i       (extractvalue  ) [ 000]
call_ret4_4_i_i      (call          ) [ 000]
q_chunk_V_ret2_4_i_i (extractvalue  ) [ 000]
r_V_ret3_4_i_i       (extractvalue  ) [ 000]
call_ret4_5_i_i      (call          ) [ 000]
q_chunk_V_ret2_5_i_i (extractvalue  ) [ 000]
r_V_ret3_5_i_i       (extractvalue  ) [ 000]
call_ret4_6_i_i      (call          ) [ 000]
q_chunk_V_ret2_6_i_i (extractvalue  ) [ 000]
r_V_ret3_6_i_i       (extractvalue  ) [ 000]
call_ret4_7_i_i      (call          ) [ 000]
q_chunk_V_ret2_7_i_i (extractvalue  ) [ 000]
r_V_ret3_7_i_i       (extractvalue  ) [ 000]
call_ret4_8_i_i      (call          ) [ 000]
q_chunk_V_ret2_8_i_i (extractvalue  ) [ 000]
new_mant_V_1         (bitconcatenate) [ 000]
StgValue_88          (br            ) [ 000]
p_Repl2_s            (phi           ) [ 001]
p_Result_s           (bitconcatenate) [ 000]
out                  (bitcast       ) [ 000]
StgValue_92          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div10_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i2.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="in_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="p_Repl2_s_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_Repl2_s_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="23" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="23" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_lut_div5_chunk_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="3" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_3_i_i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_lut_div5_chunk_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_4_i_i/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_lut_div5_chunk_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_5_i_i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_lut_div5_chunk_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_6_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="call_ret4_7_i_i_lut_div5_chunk_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="1"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_7_i_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="call_ret4_8_i_i_lut_div5_chunk_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="1"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_8_i_i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_3_i_i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_4_i_i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_5_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_5_i_i/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_6_i_i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_6_i_i/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Val2_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Repl2_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="new_exp_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="new_mant_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xf_V_3_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="23" slack="0"/>
<pin id="208" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_cast_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="new_exp_V_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_new_exp_V_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Repl2_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shift_V_cast_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shift_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shift_V_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sel_tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sel_tmp2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shift_V_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sel_tmp6_demorgan_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sel_tmp6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sel_tmp7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shift_V_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shift_V_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="23" slack="0"/>
<pin id="370" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xf_V_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="24" slack="0"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_6_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_8_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_10_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="24" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_11_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="0"/>
<pin id="408" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_13_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xf_V_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="28" slack="0"/>
<pin id="417" dir="0" index="2" bw="28" slack="0"/>
<pin id="418" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_2/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xf_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="28" slack="0"/>
<pin id="425" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_14_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="28" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="d_chunk_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_22_i_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="28" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_i_i/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Result_22_1_i_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="28" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="0" index="3" bw="6" slack="0"/>
<pin id="457" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_1_i_i/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_22_2_i_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="28" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_2_i_i/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_Result_22_3_i_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="0" index="1" bw="28" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_3_i_i/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Result_22_4_i_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="28" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="0" index="3" bw="5" slack="0"/>
<pin id="489" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_4_i_i/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Result_22_5_i_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="28" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="0" index="3" bw="5" slack="0"/>
<pin id="499" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_5_i_i/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Result_22_6_i_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="0" index="1" bw="28" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="0" index="3" bw="5" slack="0"/>
<pin id="509" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_6_i_i/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_22_7_i_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="28" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="0" index="3" bw="4" slack="0"/>
<pin id="519" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_22_7_i_i/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_15_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="28" slack="0"/>
<pin id="526" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_16_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="q_chunk_V_ret2_3_i_i_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="q_chunk_V_ret2_4_i_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_4_i_i/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="q_chunk_V_ret2_7_i_i_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_7_i_i/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="r_V_ret3_7_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_7_i_i/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="q_chunk_V_ret2_8_i_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_8_i_i/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="new_mant_V_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="23" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="1"/>
<pin id="556" dir="0" index="2" bw="3" slack="1"/>
<pin id="557" dir="0" index="3" bw="3" slack="0"/>
<pin id="558" dir="0" index="4" bw="3" slack="0"/>
<pin id="559" dir="0" index="5" bw="3" slack="0"/>
<pin id="560" dir="0" index="6" bw="3" slack="0"/>
<pin id="561" dir="0" index="7" bw="3" slack="0"/>
<pin id="562" dir="0" index="8" bw="3" slack="0"/>
<pin id="563" dir="1" index="9" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_s_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="1"/>
<pin id="575" dir="0" index="2" bw="8" slack="1"/>
<pin id="576" dir="0" index="3" bw="23" slack="0"/>
<pin id="577" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="out_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="p_Repl2_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="new_mant_V_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="23" slack="1"/>
<pin id="591" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_Repl2_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="q_chunk_V_ret2_2_i_i_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="1"/>
<pin id="605" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="608" class="1005" name="r_V_ret3_2_i_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="1"/>
<pin id="610" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_2_i_i "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_Result_22_3_i_i_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="1"/>
<pin id="615" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_3_i_i "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_Result_22_4_i_i_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="1"/>
<pin id="620" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_4_i_i "/>
</bind>
</comp>

<comp id="623" class="1005" name="p_Result_22_5_i_i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="1"/>
<pin id="625" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_5_i_i "/>
</bind>
</comp>

<comp id="628" class="1005" name="p_Result_22_6_i_i_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_6_i_i "/>
</bind>
</comp>

<comp id="633" class="1005" name="p_Result_22_7_i_i_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="1"/>
<pin id="635" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_7_i_i "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_15_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="1"/>
<pin id="640" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_16_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="1"/>
<pin id="645" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="115" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="160"><net_src comp="122" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="165"><net_src comp="128" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="128" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="174"><net_src comp="134" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="134" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="183"><net_src comp="100" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="180" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="180" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="180" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="192" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="226" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="192" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="192" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="226" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="234" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="234" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="240" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="252" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="246" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="192" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="226" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="192" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="220" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="192" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="192" pin="4"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="192" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="274" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="280" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="286" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="306" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="274" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="280" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="294" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="300" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="324" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="274" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="52" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="202" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="274" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="206" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="366" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="358" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="358" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="374" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="382" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="386" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="394" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="294" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="406" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="56" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="414" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="422" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="451"><net_src comp="441" pin="4"/><net_sink comp="122" pin=1"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="422" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="462"><net_src comp="452" pin="4"/><net_sink comp="128" pin=1"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="422" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="473"><net_src comp="463" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="480"><net_src comp="66" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="422" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="76" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="78" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="422" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="422" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="84" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="422" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="88" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="90" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="422" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="92" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="94" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="422" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="162" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="115" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="122" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="140" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="140" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="552"><net_src comp="146" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="564"><net_src comp="96" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="565"><net_src comp="532" pin="1"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="536" pin="1"/><net_sink comp="553" pin=4"/></net>

<net id="567"><net_src comp="162" pin="1"/><net_sink comp="553" pin=5"/></net>

<net id="568"><net_src comp="171" pin="1"/><net_sink comp="553" pin=6"/></net>

<net id="569"><net_src comp="540" pin="1"/><net_sink comp="553" pin=7"/></net>

<net id="570"><net_src comp="549" pin="1"/><net_sink comp="553" pin=8"/></net>

<net id="571"><net_src comp="553" pin="9"/><net_sink comp="109" pin=0"/></net>

<net id="578"><net_src comp="98" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="109" pin="4"/><net_sink comp="572" pin=3"/></net>

<net id="583"><net_src comp="572" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="184" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="592"><net_src comp="202" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="597"><net_src comp="234" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="266" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="606"><net_src comp="171" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="611"><net_src comp="175" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="616"><net_src comp="474" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="621"><net_src comp="484" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="626"><net_src comp="494" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="631"><net_src comp="504" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="636"><net_src comp="514" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="641"><net_src comp="524" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="646"><net_src comp="528" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="553" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div10 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_3_cast : 2
		tmp : 1
		icmp : 2
		p_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_9 : 5
		p_Repl2_1 : 5
		StgValue_22 : 3
		tmp_4 : 2
		tmp_5 : 4
		shift_V_cast_cast : 3
		tmp_7 : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp : 3
		sel_tmp2 : 5
		shift_V_2 : 5
		sel_tmp6_demorgan : 5
		sel_tmp6 : 5
		sel_tmp7 : 5
		shift_V_3 : 5
		shift_V_4 : 6
		tmp_s : 2
		xf_V_1 : 3
		tmp_3 : 4
		tmp_6 : 7
		tmp_6_cast : 7
		tmp_8 : 8
		tmp_10 : 8
		tmp_11 : 9
		tmp_13 : 9
		xf_V_2 : 10
		xf_V : 11
		tmp_14 : 12
		d_chunk_V : 13
		call_ret_i_i : 14
		r_V : 15
		p_Result_22_i_i : 12
		call_ret4_i_i : 16
		r_V_ret3_i_i : 17
		p_Result_22_1_i_i : 12
		call_ret4_1_i_i : 18
		q_chunk_V_ret2_1_i_i : 19
		r_V_ret3_1_i_i : 19
		p_Result_22_2_i_i : 12
		call_ret4_2_i_i : 20
		q_chunk_V_ret2_2_i_i : 21
		r_V_ret3_2_i_i : 21
		p_Result_22_3_i_i : 12
		p_Result_22_4_i_i : 12
		p_Result_22_5_i_i : 12
		p_Result_22_6_i_i : 12
		p_Result_22_7_i_i : 12
		tmp_15 : 12
		tmp_16 : 20
	State 2
		q_chunk_V_ret2_3_i_i : 1
		r_V_ret3_3_i_i : 1
		call_ret4_4_i_i : 2
		q_chunk_V_ret2_4_i_i : 3
		r_V_ret3_4_i_i : 3
		call_ret4_5_i_i : 4
		q_chunk_V_ret2_5_i_i : 5
		r_V_ret3_5_i_i : 5
		call_ret4_6_i_i : 6
		q_chunk_V_ret2_6_i_i : 7
		r_V_ret3_6_i_i : 7
		call_ret4_7_i_i : 8
		q_chunk_V_ret2_7_i_i : 9
		r_V_ret3_7_i_i : 9
		call_ret4_8_i_i : 10
		q_chunk_V_ret2_8_i_i : 11
		new_mant_V_1 : 12
		p_Repl2_s : 13
		p_Result_s : 14
		out : 15
		StgValue_92 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |       grp_lut_div5_chunk_fu_115       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_122       |    0    |   1638  |
|   call   |       grp_lut_div5_chunk_fu_128       |    0    |   1638  |
|          |       grp_lut_div5_chunk_fu_134       |    0    |   1638  |
|          | call_ret4_7_i_i_lut_div5_chunk_fu_140 |    0    |   1638  |
|          | call_ret4_8_i_i_lut_div5_chunk_fu_146 |    0    |   1638  |
|----------|---------------------------------------|---------|---------|
|          |           p_cast_cast_fu_226          |    0    |    8    |
|          |          p_new_exp_V_1_fu_252         |    0    |    8    |
|          |            p_Repl2_1_fu_266           |    0    |    8    |
|          |        shift_V_cast_cast_fu_286       |    0    |    8    |
|  select  |            shift_V_2_fu_324           |    0    |    8    |
|          |            shift_V_3_fu_350           |    0    |    8    |
|          |            shift_V_4_fu_358           |    0    |    8    |
|          |             xf_V_1_fu_374             |    0    |    24   |
|          |             xf_V_2_fu_414             |    0    |    28   |
|----------|---------------------------------------|---------|---------|
|   lshr   |              tmp_8_fu_394             |    0    |    64   |
|----------|---------------------------------------|---------|---------|
|    shl   |             tmp_10_fu_400             |    0    |    64   |
|----------|---------------------------------------|---------|---------|
|          |              icmp_fu_220              |    0    |    8    |
|          |              tmp_1_fu_234             |    0    |    11   |
|   icmp   |              tmp_2_fu_240             |    0    |    11   |
|          |              tmp_4_fu_274             |    0    |    11   |
|          |              tmp_5_fu_280             |    0    |    11   |
|          |              tmp_7_fu_294             |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_306           |    0    |    15   |
|          |              xf_V_fu_422              |    0    |    35   |
|----------|---------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_246          |    0    |    15   |
|          |             shift_V_fu_300            |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|    or    |              tmp_9_fu_260             |    0    |    6    |
|          |        sel_tmp6_demorgan_fu_332       |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    xor   |             sel_tmp_fu_312            |    0    |    6    |
|          |            sel_tmp6_fu_338            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    and   |            sel_tmp2_fu_318            |    0    |    6    |
|          |            sel_tmp7_fu_344            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|   read   |          in_read_read_fu_100          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_152              |    0    |    0    |
|          |               grp_fu_157              |    0    |    0    |
|          |               grp_fu_162              |    0    |    0    |
|          |               grp_fu_166              |    0    |    0    |
|          |               grp_fu_171              |    0    |    0    |
|extractvalue|               grp_fu_175              |    0    |    0    |
|          |      q_chunk_V_ret2_3_i_i_fu_532      |    0    |    0    |
|          |      q_chunk_V_ret2_4_i_i_fu_536      |    0    |    0    |
|          |      q_chunk_V_ret2_7_i_i_fu_540      |    0    |    0    |
|          |         r_V_ret3_7_i_i_fu_544         |    0    |    0    |
|          |      q_chunk_V_ret2_8_i_i_fu_549      |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_184           |    0    |    0    |
|          |             tmp_14_fu_428             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            new_exp_V_fu_192           |    0    |    0    |
|          |               tmp_fu_210              |    0    |    0    |
|          |         p_Result_22_i_i_fu_441        |    0    |    0    |
|          |        p_Result_22_1_i_i_fu_452       |    0    |    0    |
|partselect|        p_Result_22_2_i_i_fu_463       |    0    |    0    |
|          |        p_Result_22_3_i_i_fu_474       |    0    |    0    |
|          |        p_Result_22_4_i_i_fu_484       |    0    |    0    |
|          |        p_Result_22_5_i_i_fu_494       |    0    |    0    |
|          |        p_Result_22_6_i_i_fu_504       |    0    |    0    |
|          |        p_Result_22_7_i_i_fu_514       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           new_mant_V_fu_202           |    0    |    0    |
|   trunc  |             tmp_13_fu_410             |    0    |    0    |
|          |             tmp_15_fu_524             |    0    |    0    |
|          |             tmp_16_fu_528             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           xf_V_3_cast_fu_206          |    0    |    0    |
|          |              tmp_3_fu_382             |    0    |    0    |
|   zext   |              tmp_6_fu_386             |    0    |    0    |
|          |           tmp_6_cast_fu_390           |    0    |    0    |
|          |             tmp_11_fu_406             |    0    |    0    |
|          |            d_chunk_V_fu_436           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_s_fu_366             |    0    |    0    |
|bitconcatenate|          new_mant_V_1_fu_553          |    0    |    0    |
|          |           p_Result_s_fu_572           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |  10243  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     new_mant_V_reg_589     |   23   |
|      p_Repl2_1_reg_598     |    8   |
|      p_Repl2_2_reg_584     |    1   |
|      p_Repl2_s_reg_106     |   23   |
|  p_Result_22_3_i_i_reg_613 |    3   |
|  p_Result_22_4_i_i_reg_618 |    3   |
|  p_Result_22_5_i_i_reg_623 |    3   |
|  p_Result_22_6_i_i_reg_628 |    3   |
|  p_Result_22_7_i_i_reg_633 |    3   |
|q_chunk_V_ret2_2_i_i_reg_603|    3   |
|   r_V_ret3_2_i_i_reg_608   |    3   |
|       tmp_15_reg_638       |    3   |
|       tmp_16_reg_643       |    2   |
|        tmp_1_reg_594       |    1   |
+----------------------------+--------+
|            Total           |   82   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_115 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_115 |  p2  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_122 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_128 |  p1  |   2  |   3  |    6   ||    9    |
| grp_lut_div5_chunk_fu_134 |  p1  |   2  |   3  |    6   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   30   ||  5.305  ||    45   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  10243 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   45   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   82   |  10288 |
+-----------+--------+--------+--------+
