// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="case_7_case_7,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.289500,HLS_SYN_LAT=26,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1913,HLS_SYN_LUT=4541,HLS_VERSION=2024_2}" *)

module case_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_0,
        in_data_1,
        in_data_2,
        in_data_3,
        in_data_4,
        in_data_5,
        in_data_6,
        in_data_7,
        in_data_8,
        in_data_9,
        in_data_10,
        in_data_11,
        in_data_12,
        in_data_13,
        in_data_14,
        in_data_15,
        in_data_16,
        in_data_17,
        in_data_18,
        in_data_19,
        in_data_20,
        in_data_21,
        in_data_22,
        in_data_23,
        in_data_24,
        in_data_25,
        in_data_26,
        out_data_0,
        out_data_0_ap_vld,
        out_data_1,
        out_data_1_ap_vld,
        out_data_2,
        out_data_2_ap_vld,
        out_data_3,
        out_data_3_ap_vld,
        out_data_4,
        out_data_4_ap_vld,
        out_data_5,
        out_data_5_ap_vld,
        out_data_6,
        out_data_6_ap_vld,
        out_data_7,
        out_data_7_ap_vld,
        out_data_8,
        out_data_8_ap_vld,
        out_data_9,
        out_data_9_ap_vld,
        out_data_10,
        out_data_10_ap_vld,
        out_data_11,
        out_data_11_ap_vld,
        out_data_12,
        out_data_12_ap_vld,
        out_data_13,
        out_data_13_ap_vld,
        out_data_14,
        out_data_14_ap_vld,
        out_data_15,
        out_data_15_ap_vld,
        out_data_16,
        out_data_16_ap_vld,
        out_data_17,
        out_data_17_ap_vld,
        out_data_18,
        out_data_18_ap_vld,
        out_data_19,
        out_data_19_ap_vld,
        out_data_20,
        out_data_20_ap_vld,
        out_data_21,
        out_data_21_ap_vld,
        out_data_22,
        out_data_22_ap_vld,
        out_data_23,
        out_data_23_ap_vld,
        out_data_24,
        out_data_24_ap_vld,
        out_data_25,
        out_data_25_ap_vld,
        out_data_26,
        out_data_26_ap_vld,
        out_data_27,
        out_data_27_ap_vld,
        out_data_28,
        out_data_28_ap_vld,
        out_data_29,
        out_data_29_ap_vld
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_data_0;
input  [15:0] in_data_1;
input  [15:0] in_data_2;
input  [15:0] in_data_3;
input  [15:0] in_data_4;
input  [15:0] in_data_5;
input  [15:0] in_data_6;
input  [15:0] in_data_7;
input  [15:0] in_data_8;
input  [15:0] in_data_9;
input  [15:0] in_data_10;
input  [15:0] in_data_11;
input  [15:0] in_data_12;
input  [15:0] in_data_13;
input  [15:0] in_data_14;
input  [15:0] in_data_15;
input  [15:0] in_data_16;
input  [15:0] in_data_17;
input  [15:0] in_data_18;
input  [15:0] in_data_19;
input  [15:0] in_data_20;
input  [15:0] in_data_21;
input  [15:0] in_data_22;
input  [15:0] in_data_23;
input  [15:0] in_data_24;
input  [15:0] in_data_25;
input  [15:0] in_data_26;
output  [15:0] out_data_0;
output   out_data_0_ap_vld;
output  [15:0] out_data_1;
output   out_data_1_ap_vld;
output  [15:0] out_data_2;
output   out_data_2_ap_vld;
output  [15:0] out_data_3;
output   out_data_3_ap_vld;
output  [15:0] out_data_4;
output   out_data_4_ap_vld;
output  [15:0] out_data_5;
output   out_data_5_ap_vld;
output  [15:0] out_data_6;
output   out_data_6_ap_vld;
output  [15:0] out_data_7;
output   out_data_7_ap_vld;
output  [15:0] out_data_8;
output   out_data_8_ap_vld;
output  [15:0] out_data_9;
output   out_data_9_ap_vld;
output  [15:0] out_data_10;
output   out_data_10_ap_vld;
output  [15:0] out_data_11;
output   out_data_11_ap_vld;
output  [15:0] out_data_12;
output   out_data_12_ap_vld;
output  [15:0] out_data_13;
output   out_data_13_ap_vld;
output  [15:0] out_data_14;
output   out_data_14_ap_vld;
output  [15:0] out_data_15;
output   out_data_15_ap_vld;
output  [15:0] out_data_16;
output   out_data_16_ap_vld;
output  [15:0] out_data_17;
output   out_data_17_ap_vld;
output  [15:0] out_data_18;
output   out_data_18_ap_vld;
output  [15:0] out_data_19;
output   out_data_19_ap_vld;
output  [15:0] out_data_20;
output   out_data_20_ap_vld;
output  [15:0] out_data_21;
output   out_data_21_ap_vld;
output  [15:0] out_data_22;
output   out_data_22_ap_vld;
output  [15:0] out_data_23;
output   out_data_23_ap_vld;
output  [15:0] out_data_24;
output   out_data_24_ap_vld;
output  [15:0] out_data_25;
output   out_data_25_ap_vld;
output  [15:0] out_data_26;
output   out_data_26_ap_vld;
output  [15:0] out_data_27;
output   out_data_27_ap_vld;
output  [15:0] out_data_28;
output   out_data_28_ap_vld;
output  [15:0] out_data_29;
output   out_data_29_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_data_0_ap_vld;
reg out_data_1_ap_vld;
reg out_data_2_ap_vld;
reg out_data_3_ap_vld;
reg out_data_4_ap_vld;
reg out_data_5_ap_vld;
reg out_data_6_ap_vld;
reg out_data_7_ap_vld;
reg out_data_8_ap_vld;
reg out_data_9_ap_vld;
reg out_data_10_ap_vld;
reg out_data_11_ap_vld;
reg out_data_12_ap_vld;
reg out_data_13_ap_vld;
reg out_data_14_ap_vld;
reg out_data_15_ap_vld;
reg out_data_16_ap_vld;
reg out_data_17_ap_vld;
reg out_data_18_ap_vld;
reg out_data_19_ap_vld;
reg out_data_20_ap_vld;
reg out_data_21_ap_vld;
reg out_data_22_ap_vld;
reg out_data_23_ap_vld;
reg out_data_24_ap_vld;
reg out_data_25_ap_vld;
reg out_data_26_ap_vld;
reg out_data_27_ap_vld;
reg out_data_28_ap_vld;
reg out_data_29_ap_vld;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [3:0] in9_fu_422_p1;
reg  signed [3:0] in9_reg_2312;
wire   [9:0] in12_fu_426_p1;
reg  signed [9:0] in12_reg_2317;
wire  signed [4:0] trunc_ln260_1_fu_440_p1;
reg  signed [4:0] trunc_ln260_1_reg_2322;
wire  signed [7:0] m31_fu_452_p2;
reg  signed [7:0] m31_reg_2327;
wire  signed [7:0] in16_fu_482_p1;
reg  signed [7:0] in16_reg_2333;
wire    ap_CS_fsm_state2;
wire  signed [7:0] m34_fu_499_p1;
reg  signed [7:0] m34_reg_2339;
wire   [4:0] trunc_ln78_fu_503_p1;
reg   [4:0] trunc_ln78_reg_2345;
wire  signed [8:0] add_ln268_fu_515_p2;
reg  signed [8:0] add_ln268_reg_2350;
wire  signed [5:0] trunc_ln270_fu_521_p1;
reg  signed [5:0] trunc_ln270_reg_2356;
wire  signed [3:0] trunc_ln279_fu_525_p1;
reg  signed [3:0] trunc_ln279_reg_2361;
wire   [7:0] trunc_ln293_fu_529_p1;
reg   [7:0] trunc_ln293_reg_2366;
wire  signed [4:0] m35_fu_555_p2;
reg  signed [4:0] m35_reg_2371;
wire    ap_CS_fsm_state3;
wire  signed [5:0] m36_fu_568_p2;
reg  signed [5:0] m36_reg_2376;
wire  signed [7:0] trunc_ln269_fu_574_p1;
reg  signed [7:0] trunc_ln269_reg_2381;
wire  signed [7:0] mul_ln280_fu_583_p2;
reg  signed [7:0] mul_ln280_reg_2386;
wire   [12:0] m41_fu_596_p1;
reg   [12:0] m41_reg_2393;
wire  signed [8:0] m42_fu_604_p2;
reg  signed [8:0] m42_reg_2398;
wire  signed [4:0] trunc_ln295_fu_623_p1;
reg  signed [4:0] trunc_ln295_reg_2403;
wire  signed [4:0] trunc_ln295_1_fu_627_p1;
reg  signed [4:0] trunc_ln295_1_reg_2408;
wire  signed [3:0] trunc_ln276_1_fu_631_p1;
reg  signed [3:0] trunc_ln276_1_reg_2413;
wire  signed [9:0] m46_fu_642_p2;
reg  signed [9:0] m46_reg_2418;
wire  signed [2:0] trunc_ln286_fu_648_p1;
reg  signed [2:0] trunc_ln286_reg_2423;
wire  signed [3:0] trunc_ln279_1_fu_652_p1;
reg  signed [3:0] trunc_ln279_1_reg_2429;
wire  signed [7:0] trunc_ln280_fu_656_p1;
reg  signed [7:0] trunc_ln280_reg_2434;
wire  signed [12:0] trunc_ln281_fu_660_p1;
reg  signed [12:0] trunc_ln281_reg_2439;
wire  signed [4:0] m51_fu_668_p2;
reg  signed [4:0] m51_reg_2444;
wire   [9:0] m52_fu_681_p2;
reg   [9:0] m52_reg_2450;
wire  signed [4:0] trunc_ln288_fu_687_p1;
reg  signed [4:0] trunc_ln288_reg_2455;
wire  signed [4:0] trunc_ln292_fu_691_p1;
reg  signed [4:0] trunc_ln292_reg_2460;
wire  signed [5:0] trunc_ln298_fu_695_p1;
reg  signed [5:0] trunc_ln298_reg_2465;
wire   [7:0] m38_fu_712_p2;
reg  signed [7:0] m38_reg_2470;
wire    ap_CS_fsm_state4;
wire  signed [3:0] m48_fu_726_p2;
reg  signed [3:0] m48_reg_2475;
wire   [7:0] m49_fu_730_p2;
reg   [7:0] m49_reg_2481;
wire  signed [7:0] m53_fu_737_p2;
reg  signed [7:0] m53_reg_2486;
wire   [2:0] m55_fu_751_p2;
reg  signed [2:0] m55_reg_2492;
wire  signed [4:0] m57_fu_760_p2;
reg  signed [4:0] m57_reg_2497;
wire  signed [4:0] m61_fu_765_p2;
reg  signed [4:0] m61_reg_2503;
wire  signed [7:0] m62_fu_769_p2;
reg  signed [7:0] m62_reg_2509;
wire   [5:0] m66_fu_792_p2;
reg   [5:0] m66_reg_2514;
wire  signed [12:0] mul_ln299_fu_798_p2;
reg  signed [12:0] mul_ln299_reg_2519;
wire   [9:0] trunc_ln299_fu_804_p1;
reg   [9:0] trunc_ln299_reg_2525;
wire   [4:0] m32_fu_834_p2;
reg  signed [4:0] m32_reg_2530;
wire    ap_CS_fsm_state5;
wire  signed [12:0] m50_fu_843_p2;
reg  signed [12:0] m50_reg_2535;
wire  signed [12:0] sext_ln306_2_fu_848_p1;
reg  signed [12:0] sext_ln306_2_reg_2540;
wire  signed [12:0] mul_ln306_1_fu_854_p2;
reg  signed [12:0] mul_ln306_1_reg_2545;
wire  signed [7:0] m60_fu_863_p2;
reg  signed [7:0] m60_reg_2551;
wire  signed [4:0] trunc_ln295_2_fu_868_p1;
reg  signed [4:0] trunc_ln295_2_reg_2557;
wire  signed [12:0] m68_fu_872_p2;
reg  signed [12:0] m68_reg_2562;
wire  signed [6:0] trunc_ln308_1_fu_877_p1;
reg  signed [6:0] trunc_ln308_1_reg_2568;
wire  signed [10:0] trunc_ln312_fu_881_p1;
reg  signed [10:0] trunc_ln312_reg_2573;
wire   [12:0] m54_fu_888_p2;
reg   [12:0] m54_reg_2578;
wire    ap_CS_fsm_state6;
wire  signed [12:0] mul_ln306_fu_896_p2;
reg  signed [12:0] mul_ln306_reg_2583;
wire  signed [5:0] trunc_ln298_1_fu_910_p1;
reg  signed [5:0] trunc_ln298_1_reg_2588;
wire  signed [12:0] m70_fu_914_p2;
reg  signed [12:0] m70_reg_2593;
wire  signed [7:0] trunc_ln304_fu_918_p1;
reg  signed [7:0] trunc_ln304_reg_2598;
wire  signed [7:0] trunc_ln304_1_fu_922_p1;
reg  signed [7:0] trunc_ln304_1_reg_2603;
wire  signed [6:0] trunc_ln308_fu_926_p1;
reg  signed [6:0] trunc_ln308_reg_2608;
wire  signed [10:0] m81_fu_957_p2;
reg  signed [10:0] m81_reg_2613;
wire   [9:0] trunc_ln320_fu_962_p1;
reg   [9:0] trunc_ln320_reg_2618;
wire  signed [6:0] trunc_ln321_fu_966_p1;
reg  signed [6:0] trunc_ln321_reg_2623;
wire  signed [6:0] trunc_ln355_fu_970_p1;
reg  signed [6:0] trunc_ln355_reg_2628;
wire  signed [5:0] trunc_ln338_1_fu_974_p1;
reg  signed [5:0] trunc_ln338_1_reg_2633;
wire  signed [8:0] m59_fu_1005_p1;
reg  signed [8:0] m59_reg_2638;
wire    ap_CS_fsm_state7;
wire  signed [8:0] add_ln303_fu_1019_p2;
reg  signed [8:0] add_ln303_reg_2643;
wire  signed [6:0] m77_fu_1029_p2;
reg  signed [6:0] m77_reg_2648;
wire  signed [4:0] trunc_ln318_fu_1033_p1;
reg  signed [4:0] trunc_ln318_reg_2658;
wire   [6:0] trunc_ln314_fu_1037_p1;
reg   [6:0] trunc_ln314_reg_2663;
wire  signed [4:0] trunc_ln318_1_fu_1041_p1;
reg  signed [4:0] trunc_ln318_1_reg_2668;
wire  signed [6:0] m90_fu_1053_p2;
reg  signed [6:0] m90_reg_2678;
wire  signed [8:0] m71_fu_1069_p2;
reg  signed [8:0] m71_reg_2685;
wire    ap_CS_fsm_state8;
wire  signed [4:0] m87_fu_1083_p2;
reg  signed [4:0] m87_reg_2692;
wire  signed [6:0] mul_ln355_1_fu_1088_p2;
reg  signed [6:0] mul_ln355_1_reg_2698;
wire  signed [5:0] m107_fu_1097_p2;
reg  signed [5:0] m107_reg_2703;
wire   [6:0] m82_fu_1105_p2;
reg   [6:0] m82_reg_2709;
wire    ap_CS_fsm_state9;
wire  signed [13:0] m91_fu_1116_p2;
reg  signed [13:0] m91_reg_2714;
wire   [9:0] trunc_ln343_fu_1122_p1;
reg  signed [9:0] trunc_ln343_reg_2719;
wire  signed [6:0] mul_ln355_fu_1126_p2;
reg  signed [6:0] mul_ln355_reg_2724;
wire  signed [8:0] trunc_ln345_fu_1130_p1;
reg  signed [8:0] trunc_ln345_reg_2730;
wire   [12:0] m74_fu_1137_p2;
reg   [12:0] m74_reg_2735;
wire    ap_CS_fsm_state10;
wire  signed [12:0] m75_fu_1145_p2;
reg  signed [12:0] m75_reg_2740;
wire  signed [12:0] m76_fu_1150_p2;
reg  signed [12:0] m76_reg_2745;
wire  signed [8:0] m84_fu_1158_p2;
reg  signed [8:0] m84_reg_2750;
wire  signed [5:0] trunc_ln329_fu_1163_p1;
reg  signed [5:0] trunc_ln329_reg_2755;
wire   [8:0] add_ln319_fu_1167_p2;
reg   [8:0] add_ln319_reg_2761;
wire  signed [9:0] grp_fu_2249_p3;
wire  signed [8:0] m92_fu_1179_p2;
reg  signed [8:0] m92_reg_2771;
wire  signed [5:0] trunc_ln329_1_fu_1185_p1;
reg  signed [5:0] trunc_ln329_1_reg_2776;
wire  signed [5:0] trunc_ln339_fu_1192_p1;
reg  signed [5:0] trunc_ln339_reg_2781;
wire  signed [12:0] m93_fu_1209_p2;
reg  signed [12:0] m93_reg_2786;
wire    ap_CS_fsm_state11;
wire  signed [8:0] trunc_ln347_fu_1213_p1;
reg  signed [8:0] trunc_ln347_reg_2791;
wire  signed [12:0] m96_fu_1220_p2;
reg  signed [12:0] m96_reg_2796;
wire   [11:0] m97_fu_1232_p2;
reg   [11:0] m97_reg_2801;
wire  signed [5:0] mul_ln329_fu_1238_p2;
reg  signed [5:0] mul_ln329_reg_2806;
wire  signed [14:0] add_ln330_fu_1248_p2;
reg  signed [14:0] add_ln330_reg_2811;
wire  signed [9:0] trunc_ln332_fu_1254_p1;
reg  signed [9:0] trunc_ln332_reg_2816;
wire   [10:0] m104_fu_1261_p2;
reg   [10:0] m104_reg_2821;
wire  signed [8:0] m105_fu_1266_p2;
reg  signed [8:0] m105_reg_2826;
wire   [10:0] trunc_ln346_fu_1270_p1;
reg   [10:0] trunc_ln346_reg_2832;
wire  signed [10:0] trunc_ln350_fu_1274_p1;
reg  signed [10:0] trunc_ln350_reg_2837;
wire   [5:0] trunc_ln351_1_fu_1278_p1;
reg   [5:0] trunc_ln351_1_reg_2842;
wire    ap_CS_fsm_state12;
wire  signed [5:0] m98_fu_1285_p2;
reg  signed [5:0] m98_reg_2852;
wire  signed [12:0] m102_fu_1289_p2;
reg  signed [12:0] m102_reg_2857;
wire  signed [4:0] trunc_ln354_fu_1297_p1;
reg  signed [4:0] trunc_ln354_reg_2867;
wire  signed [11:0] trunc_ln344_fu_1310_p1;
reg  signed [11:0] trunc_ln344_reg_2872;
wire  signed [4:0] trunc_ln354_1_fu_1314_p1;
reg  signed [4:0] trunc_ln354_1_reg_2878;
wire  signed [8:0] trunc_ln365_fu_1318_p1;
reg  signed [8:0] trunc_ln365_reg_2883;
wire  signed [9:0] m112_fu_1330_p2;
reg  signed [9:0] m112_reg_2888;
wire    ap_CS_fsm_state13;
(* use_dsp48 = "no" *) wire  signed [11:0] m113_fu_1337_p2;
reg  signed [11:0] m113_reg_2893;
wire  signed [8:0] mul_ln347_fu_1346_p2;
reg  signed [8:0] mul_ln347_reg_2899;
wire   [5:0] trunc_ln351_fu_1351_p1;
reg   [5:0] trunc_ln351_reg_2904;
wire  signed [4:0] m123_fu_1359_p2;
reg  signed [4:0] m123_reg_2909;
wire    ap_CS_fsm_state14;
wire   [11:0] m118_fu_1388_p2;
reg   [11:0] m118_reg_2921;
wire  signed [10:0] m119_fu_1393_p2;
reg  signed [10:0] m119_reg_2926;
wire  signed [5:0] m120_fu_1398_p2;
reg  signed [5:0] m120_reg_2931;
wire  signed [5:0] trunc_ln353_fu_1414_p1;
reg  signed [5:0] trunc_ln353_reg_2937;
wire   [6:0] m124_fu_1422_p2;
reg  signed [6:0] m124_reg_2942;
wire  signed [4:0] trunc_ln356_fu_1427_p1;
reg  signed [4:0] trunc_ln356_reg_2947;
wire  signed [7:0] trunc_ln361_fu_1431_p1;
reg  signed [7:0] trunc_ln361_reg_2952;
wire  signed [7:0] trunc_ln361_1_fu_1435_p1;
reg  signed [7:0] trunc_ln361_1_reg_2957;
wire  signed [7:0] sext_ln363_fu_1439_p1;
wire  signed [8:0] trunc_ln367_fu_1442_p1;
reg  signed [8:0] trunc_ln367_reg_2969;
wire  signed [9:0] trunc_ln372_fu_1446_p1;
reg  signed [9:0] trunc_ln372_reg_2974;
wire  signed [11:0] trunc_ln374_fu_1450_p1;
reg  signed [11:0] trunc_ln374_reg_2979;
wire  signed [11:0] grp_fu_2264_p3;
reg  signed [11:0] add_ln348_reg_2984;
wire    ap_CS_fsm_state15;
wire  signed [4:0] m125_fu_1461_p2;
reg  signed [4:0] m125_reg_2990;
wire  signed [10:0] trunc_ln359_fu_1465_p1;
reg  signed [10:0] trunc_ln359_reg_2996;
wire   [6:0] m129_fu_1472_p2;
reg  signed [6:0] m129_reg_3001;
wire  signed [7:0] m130_fu_1477_p2;
reg  signed [7:0] m130_reg_3006;
wire  signed [11:0] m131_fu_1484_p2;
reg  signed [11:0] m131_reg_3011;
wire  signed [8:0] m134_fu_1493_p2;
reg  signed [8:0] m134_reg_3016;
wire  signed [5:0] trunc_ln366_fu_1498_p1;
reg  signed [5:0] trunc_ln366_reg_3021;
wire  signed [5:0] mul_ln366_fu_1502_p2;
reg  signed [5:0] mul_ln366_reg_3026;
wire  signed [4:0] trunc_ln377_fu_1516_p1;
reg  signed [4:0] trunc_ln377_reg_3031;
wire  signed [5:0] trunc_ln385_fu_1520_p1;
reg  signed [5:0] trunc_ln385_reg_3036;
wire  signed [11:0] m126_fu_1534_p2;
reg  signed [11:0] m126_reg_3041;
wire    ap_CS_fsm_state16;
wire  signed [10:0] m127_fu_1550_p1;
reg  signed [10:0] m127_reg_3046;
wire   [5:0] m133_fu_1554_p2;
reg  signed [5:0] m133_reg_3051;
wire  signed [5:0] m135_fu_1558_p2;
reg  signed [5:0] m135_reg_3056;
wire  signed [8:0] m136_fu_1562_p2;
reg  signed [8:0] m136_reg_3062;
wire  signed [7:0] m138_fu_1566_p2;
reg  signed [7:0] m138_reg_3067;
wire  signed [11:0] m139_fu_1573_p2;
reg  signed [11:0] m139_reg_3073;
wire  signed [7:0] trunc_ln371_fu_1578_p1;
reg  signed [7:0] trunc_ln371_reg_3078;
wire  signed [6:0] trunc_ln371_1_fu_1582_p1;
reg  signed [6:0] trunc_ln371_1_reg_3083;
wire  signed [6:0] trunc_ln371_2_fu_1586_p1;
reg  signed [6:0] trunc_ln371_2_reg_3089;
wire  signed [9:0] m141_fu_1593_p2;
reg  signed [9:0] m141_reg_3094;
wire  signed [5:0] trunc_ln373_fu_1598_p1;
reg  signed [5:0] trunc_ln373_reg_3099;
wire  signed [10:0] trunc_ln375_fu_1602_p1;
reg  signed [10:0] trunc_ln375_reg_3104;
wire  signed [7:0] trunc_ln381_fu_1606_p1;
reg  signed [7:0] trunc_ln381_reg_3109;
wire  signed [6:0] trunc_ln382_1_fu_1610_p1;
reg  signed [6:0] trunc_ln382_1_reg_3114;
wire  signed [4:0] trunc_ln396_fu_1614_p1;
reg  signed [4:0] trunc_ln396_reg_3119;
wire  signed [5:0] trunc_ln385_1_fu_1618_p1;
reg  signed [5:0] trunc_ln385_1_reg_3124;
wire  signed [5:0] trunc_ln405_fu_1622_p1;
reg  signed [5:0] trunc_ln405_reg_3129;
wire  signed [4:0] trunc_ln396_1_fu_1626_p1;
reg  signed [4:0] trunc_ln396_1_reg_3134;
wire  signed [10:0] m128_fu_1630_p2;
reg  signed [10:0] m128_reg_3139;
wire    ap_CS_fsm_state17;
wire  signed [5:0] m142_fu_1634_p2;
reg  signed [5:0] m142_reg_3144;
wire  signed [10:0] m144_fu_1641_p2;
reg  signed [10:0] m144_reg_3150;
wire  signed [9:0] trunc_ln188_fu_1646_p1;
reg  signed [9:0] trunc_ln188_reg_3155;
wire   [11:0] m145_fu_1650_p2;
reg   [11:0] m145_reg_3161;
wire   [4:0] m146_fu_1658_p2;
reg   [4:0] m146_reg_3166;
wire  signed [7:0] trunc_ln380_fu_1663_p1;
reg  signed [7:0] trunc_ln380_reg_3171;
wire  signed [6:0] m151_fu_1674_p2;
reg  signed [6:0] m151_reg_3176;
wire  signed [5:0] m154_fu_1679_p2;
reg  signed [5:0] m154_reg_3183;
wire  signed [11:0] m156_fu_1686_p2;
reg  signed [11:0] m156_reg_3189;
wire  signed [7:0] mul_ln388_fu_1691_p2;
reg  signed [7:0] mul_ln388_reg_3194;
wire   [4:0] trunc_ln415_fu_1695_p1;
reg   [4:0] trunc_ln415_reg_3199;
wire  signed [4:0] m165_fu_1703_p2;
reg  signed [4:0] m165_reg_3204;
wire  signed [6:0] trunc_ln397_fu_1708_p1;
reg  signed [6:0] trunc_ln397_reg_3210;
wire  signed [6:0] mul_ln397_fu_1712_p2;
reg  signed [6:0] mul_ln397_reg_3216;
wire  signed [4:0] trunc_ln415_2_fu_1716_p1;
reg  signed [4:0] trunc_ln415_2_reg_3221;
wire  signed [8:0] trunc_ln400_fu_1720_p1;
reg  signed [8:0] trunc_ln400_reg_3226;
wire  signed [5:0] trunc_ln412_fu_1724_p1;
reg  signed [5:0] trunc_ln412_reg_3231;
wire  signed [5:0] m148_fu_1733_p2;
reg  signed [5:0] m148_reg_3236;
wire    ap_CS_fsm_state18;
wire  signed [10:0] m153_fu_1737_p2;
reg  signed [10:0] m153_reg_3241;
wire  signed [9:0] trunc_ln389_fu_1745_p1;
reg  signed [9:0] trunc_ln389_reg_3247;
wire   [9:0] trunc_ln398_fu_1765_p1;
reg   [9:0] trunc_ln398_reg_3252;
wire  signed [4:0] trunc_ln415_1_fu_1769_p1;
reg  signed [4:0] trunc_ln415_1_reg_3257;
wire  signed [8:0] sext_ln400_fu_1773_p1;
reg  signed [8:0] sext_ln400_reg_3262;
wire  signed [8:0] m169_fu_1776_p2;
reg  signed [8:0] m169_reg_3267;
wire   [7:0] trunc_ln402_fu_1781_p1;
reg   [7:0] trunc_ln402_reg_3273;
wire  signed [5:0] trunc_ln405_1_fu_1785_p1;
reg  signed [5:0] trunc_ln405_1_reg_3278;
wire  signed [5:0] trunc_ln406_1_fu_1789_p1;
reg  signed [5:0] trunc_ln406_1_reg_3284;
wire  signed [8:0] trunc_ln416_fu_1793_p1;
reg  signed [8:0] trunc_ln416_reg_3289;
wire  signed [6:0] m161_fu_1814_p2;
reg  signed [6:0] m161_reg_3294;
wire    ap_CS_fsm_state19;
wire  signed [11:0] grp_fu_2283_p3;
reg  signed [11:0] m164_reg_3301;
wire  signed [5:0] mul_ln405_fu_1819_p2;
reg  signed [5:0] mul_ln405_reg_3306;
wire  signed [10:0] sext_ln408_fu_1823_p1;
reg  signed [10:0] sext_ln408_reg_3311;
wire  signed [10:0] mul_ln409_fu_1826_p2;
reg  signed [10:0] mul_ln409_reg_3316;
wire  signed [5:0] mul_ln412_fu_1831_p2;
wire  signed [8:0] trunc_ln439_fu_1839_p1;
reg  signed [8:0] trunc_ln439_reg_3326;
wire  signed [9:0] trunc_ln422_fu_1842_p1;
reg  signed [9:0] trunc_ln422_reg_3331;
wire   [11:0] m170_fu_1858_p2;
reg  signed [11:0] m170_reg_3337;
wire    ap_CS_fsm_state20;
wire   [7:0] m171_fu_1866_p2;
reg  signed [7:0] m171_reg_3342;
wire  signed [6:0] m172_fu_1871_p2;
reg  signed [6:0] m172_reg_3347;
wire  signed [5:0] m174_fu_1875_p2;
reg  signed [5:0] m174_reg_3352;
wire  signed [5:0] trunc_ln406_fu_1879_p1;
reg  signed [5:0] trunc_ln406_reg_3357;
wire  signed [7:0] m176_fu_1886_p2;
reg  signed [7:0] m176_reg_3362;
wire  signed [10:0] m178_fu_1895_p2;
reg  signed [10:0] m178_reg_3367;
wire  signed [10:0] mul_ln417_1_fu_1899_p2;
reg  signed [10:0] mul_ln417_1_reg_3373;
wire   [4:0] m180_fu_1912_p2;
reg  signed [4:0] m180_reg_3378;
wire  signed [8:0] m188_fu_1921_p2;
reg  signed [8:0] m188_reg_3383;
wire  signed [7:0] trunc_ln421_fu_1926_p1;
reg  signed [7:0] trunc_ln421_reg_3389;
wire   [5:0] m175_fu_1930_p2;
reg   [5:0] m175_reg_3394;
wire    ap_CS_fsm_state21;
wire  signed [10:0] mul_ln417_fu_1934_p2;
reg  signed [10:0] mul_ln417_reg_3399;
wire  signed [9:0] trunc_ln420_fu_1958_p1;
reg  signed [9:0] trunc_ln420_reg_3409;
wire  signed [7:0] m190_fu_1965_p2;
reg  signed [7:0] m190_reg_3414;
wire  signed [8:0] m192_fu_1970_p2;
reg  signed [8:0] m192_reg_3420;
wire  signed [11:0] trunc_ln438_fu_1974_p1;
reg  signed [11:0] trunc_ln438_reg_3426;
wire  signed [5:0] trunc_ln433_fu_1978_p1;
reg  signed [5:0] trunc_ln433_reg_3431;
wire  signed [7:0] trunc_ln442_fu_1982_p1;
reg  signed [7:0] trunc_ln442_reg_3436;
wire  signed [5:0] grp_fu_2296_p3;
reg  signed [5:0] m181_reg_3441;
wire    ap_CS_fsm_state22;
wire  signed [10:0] mul_ln440_fu_2036_p2;
reg  signed [10:0] mul_ln440_reg_3447;
wire  signed [9:0] grp_fu_2304_p3;
reg  signed [9:0] m186_reg_3452;
wire    ap_CS_fsm_state24;
wire  signed [9:0] m189_fu_2082_p2;
reg  signed [9:0] m189_reg_3457;
wire  signed [11:0] trunc_ln438_1_fu_2101_p1;
reg  signed [11:0] trunc_ln438_1_reg_3464;
wire  signed [8:0] trunc_ln443_fu_2105_p1;
reg  signed [8:0] trunc_ln443_reg_3469;
wire  signed [9:0] trunc_ln435_fu_2109_p1;
reg  signed [9:0] trunc_ln435_reg_3474;
wire  signed [8:0] mul_ln439_fu_2113_p2;
reg  signed [8:0] mul_ln439_reg_3479;
wire  signed [8:0] mul_ln439_1_fu_2118_p2;
reg  signed [8:0] mul_ln439_1_reg_3484;
wire  signed [11:0] trunc_ln441_fu_2124_p1;
reg  signed [11:0] trunc_ln441_reg_3489;
wire  signed [11:0] mul_ln441_fu_2128_p2;
reg  signed [11:0] mul_ln441_reg_3494;
wire  signed [7:0] trunc_ln442_1_fu_2134_p1;
reg  signed [7:0] trunc_ln442_1_reg_3499;
wire  signed [8:0] trunc_ln443_1_fu_2138_p1;
reg  signed [8:0] trunc_ln443_1_reg_3504;
wire  signed [10:0] mul_ln444_1_fu_2142_p2;
reg  signed [10:0] mul_ln444_1_reg_3509;
wire  signed [9:0] m191_fu_2148_p2;
reg  signed [9:0] m191_reg_3514;
wire    ap_CS_fsm_state25;
wire  signed [9:0] m197_fu_2155_p2;
reg  signed [9:0] m197_reg_3519;
wire  signed [10:0] mul_ln444_fu_2179_p2;
reg  signed [10:0] mul_ln444_reg_3525;
wire  signed [10:0] mul_ln444_2_fu_2184_p2;
reg  signed [10:0] mul_ln444_2_reg_3530;
wire  signed [11:0] mul_ln438_fu_2221_p2;
reg  signed [11:0] mul_ln438_reg_3535;
wire    ap_CS_fsm_state26;
wire   [15:0] mul_ln437_fu_2026_p2;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state27;
wire  signed [3:0] m28_fu_434_p0;
wire  signed [7:0] m31_fu_452_p0;
wire  signed [7:0] m31_fu_452_p1;
wire  signed [3:0] m33_fu_462_p0;
wire   [3:0] m28_fu_434_p2;
wire   [3:0] m33_fu_462_p2;
wire  signed [4:0] in14_fu_478_p1;
wire   [12:0] mul_ln265_fu_493_p2;
wire  signed [8:0] sext_ln268_1_fu_511_p1;
wire  signed [8:0] sext_ln268_fu_507_p1;
wire  signed [4:0] m29_fu_541_p0;
wire  signed [4:0] m29_fu_541_p2;
wire  signed [5:0] trunc_ln267_1_fu_564_p1;
wire  signed [5:0] m36_fu_568_p1;
wire   [15:0] m30_fu_549_p2;
wire  signed [7:0] mul_ln272_fu_590_p0;
wire  signed [15:0] sext_ln272_fu_587_p1;
wire  signed [7:0] mul_ln272_fu_590_p1;
wire   [15:0] mul_ln272_fu_590_p2;
wire  signed [7:0] in20_fu_533_p1;
wire  signed [5:0] m39_fu_578_p2;
wire  signed [6:0] sext_ln274_1_fu_613_p1;
wire  signed [6:0] sext_ln274_fu_609_p1;
wire  signed [15:0] trunc_ln295_1_fu_627_p0;
wire   [4:0] trunc_ln282_fu_664_p1;
wire  signed [9:0] sext_ln283_fu_674_p1;
wire  signed [9:0] sext_ln283_1_fu_678_p1;
wire   [6:0] add_ln274_fu_617_p2;
wire  signed [2:0] in19_fu_704_p1;
wire  signed [3:0] m45_fu_721_p1;
wire  signed [2:0] mul_ln286_fu_746_p0;
wire  signed [2:0] mul_ln286_fu_746_p2;
wire  signed [3:0] m45_fu_721_p2;
wire  signed [12:0] sext_ln294_fu_773_p1;
wire  signed [5:0] m66_fu_792_p0;
wire  signed [12:0] add_ln296_fu_776_p2;
wire  signed [4:0] m69_fu_816_p0;
wire  signed [4:0] m69_fu_816_p1;
wire   [4:0] m69_fu_816_p2;
wire  signed [4:0] m32_fu_834_p0;
wire  signed [7:0] mul_ln306_1_fu_854_p1;
wire  signed [12:0] sext_ln306_3_fu_851_p1;
wire  signed [7:0] m68_fu_872_p1;
wire  signed [4:0] mul_ln295_fu_901_p2;
wire  signed [9:0] m70_fu_914_p1;
wire   [4:0] m64_fu_905_p2;
wire   [14:0] m79_fu_936_p2;
wire   [14:0] m80_fu_948_p2;
wire   [13:0] mul_ln290_fu_999_p2;
wire  signed [8:0] sext_ln303_1_fu_1016_p1;
wire  signed [8:0] sext_ln303_fu_1013_p1;
wire  signed [7:0] m73_fu_1025_p2;
wire  signed [6:0] m90_fu_1053_p1;
wire   [5:0] m67_fu_1009_p2;
wire  signed [4:0] mul_ln318_fu_1079_p2;
wire  signed [6:0] add_ln326_fu_1075_p2;
wire  signed [5:0] m107_fu_1097_p0;
wire  signed [8:0] m74_fu_1137_p1;
wire  signed [12:0] sext_ln305_fu_1134_p1;
wire  signed [6:0] m84_fu_1158_p1;
wire  signed [8:0] sext_ln336_fu_1155_p1;
wire   [8:0] trunc_ln323_1_fu_1175_p1;
wire   [8:0] trunc_ln323_fu_1172_p1;
wire   [8:0] m114_fu_1199_p2;
wire   [11:0] trunc_ln328_fu_1228_p1;
wire  signed [11:0] sext_ln328_fu_1225_p1;
wire  signed [14:0] sext_ln330_fu_1242_p1;
wire  signed [14:0] sext_ln330_1_fu_1245_p1;
wire  signed [10:0] m111_fu_1304_p0;
wire  signed [13:0] sext_ln342_fu_1301_p1;
wire  signed [10:0] m111_fu_1304_p1;
wire   [13:0] m111_fu_1304_p2;
wire  signed [9:0] grp_fu_2256_p3;
wire  signed [11:0] sext_ln344_fu_1334_p1;
wire  signed [8:0] mul_ln347_fu_1346_p1;
wire  signed [4:0] mul_ln354_fu_1355_p2;
wire   [14:0] m109_fu_1325_p2;
wire  signed [10:0] sext_ln346_fu_1369_p1;
wire   [8:0] m116_fu_1377_p2;
wire  signed [11:0] sext_ln349_fu_1384_p1;
wire  signed [10:0] m115_fu_1372_p2;
wire   [6:0] trunc_ln355_1_fu_1418_p1;
wire   [15:0] m121_fu_1408_p2;
wire  signed [11:0] sext_ln362_fu_1481_p1;
wire  signed [8:0] m134_fu_1493_p1;
wire  signed [5:0] mul_ln366_fu_1502_p0;
wire   [5:0] m122_fu_1457_p2;
wire   [11:0] m143_fu_1511_p2;
wire   [15:0] mul_ln358_fu_1544_p2;
wire  signed [4:0] m146_fu_1658_p0;
wire  signed [7:0] grp_fu_2273_p3;
wire  signed [6:0] m151_fu_1674_p0;
wire  signed [4:0] mul_ln396_fu_1699_p2;
wire   [7:0] m150_fu_1667_p2;
wire   [11:0] m159_fu_1755_p2;
wire   [7:0] m157_fu_1741_p2;
wire   [6:0] m166_fu_1761_p2;
wire  signed [4:0] m185_fu_1835_p1;
wire   [9:0] m158_fu_1807_p2;
wire   [8:0] m185_fu_1835_p2;
wire  signed [7:0] sext_ln402_fu_1863_p1;
wire  signed [5:0] m176_fu_1886_p1;
wire  signed [6:0] mul_ln417_1_fu_1899_p0;
wire  signed [4:0] m180_fu_1912_p0;
wire  signed [4:0] m180_fu_1912_p1;
wire  signed [4:0] grp_fu_2290_p3;
wire   [14:0] m183_fu_1944_p2;
wire   [4:0] m184_fu_1950_p2;
wire  signed [9:0] sext_ln426_fu_1991_p1;
wire  signed [9:0] sext_ln426_1_fu_1994_p1;
wire   [9:0] m195_fu_1997_p2;
wire  signed [9:0] mul_ln437_fu_2026_p0;
wire  signed [15:0] sext_ln437_fu_2022_p1;
wire  signed [9:0] mul_ln437_fu_2026_p1;
wire   [5:0] m202_fu_2006_p2;
wire   [13:0] m205_fu_2016_p2;
wire   [10:0] m209_fu_2052_p2;
wire  signed [8:0] m182_fu_2067_p0;
wire  signed [13:0] sext_ln413_1_fu_2064_p1;
wire  signed [8:0] m187_fu_2076_p0;
wire   [13:0] m182_fu_2067_p2;
wire  signed [8:0] mul_ln439_fu_2113_p0;
wire  signed [5:0] mul_ln439_1_fu_2118_p0;
wire  signed [8:0] sext_ln439_fu_2095_p1;
wire  signed [5:0] mul_ln439_1_fu_2118_p1;
wire   [13:0] m187_fu_2076_p2;
wire  signed [5:0] mul_ln444_1_fu_2142_p0;
wire  signed [10:0] sext_ln444_1_fu_2092_p1;
wire  signed [5:0] mul_ln444_1_fu_2142_p1;
wire  signed [9:0] mul_ln444_fu_2179_p1;
wire  signed [10:0] sext_ln444_fu_2152_p1;
wire  signed [9:0] mul_ln444_2_fu_2184_p1;
wire   [9:0] m204_fu_2159_p2;
wire   [8:0] m208_fu_2163_p2;
wire   [11:0] m210_fu_2167_p2;
wire   [7:0] m211_fu_2171_p2;
wire   [8:0] m212_fu_2175_p2;
wire   [9:0] m203_fu_2214_p2;
wire   [10:0] m213_fu_2226_p2;
wire   [11:0] m207_fu_2240_p2;
wire  signed [11:0] grp_fu_2264_p0;
wire  signed [5:0] grp_fu_2273_p0;
wire  signed [5:0] grp_fu_2273_p1;
wire  signed [9:0] grp_fu_2304_p2;
reg   [26:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
end

case_7_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U1(
    .din0(m28_fu_434_p0),
    .din1(in9_fu_422_p1),
    .dout(m28_fu_434_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U2(
    .din0(m31_fu_452_p0),
    .din1(m31_fu_452_p1),
    .dout(m31_fu_452_p2)
);

case_7_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U3(
    .din0(m33_fu_462_p0),
    .din1(in9_fu_422_p1),
    .dout(m33_fu_462_p2)
);

case_7_mul_8s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5s_13_1_1_U4(
    .din0(m31_reg_2327),
    .din1(in14_fu_478_p1),
    .dout(mul_ln265_fu_493_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U5(
    .din0(m29_fu_541_p0),
    .din1(trunc_ln260_1_reg_2322),
    .dout(m29_fu_541_p2)
);

case_7_mul_16s_10s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
mul_16s_10s_16_1_1_U6(
    .din0(in_data_23),
    .din1(in12_reg_2317),
    .dout(m30_fu_549_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U7(
    .din0(trunc_ln267_1_fu_564_p1),
    .din1(m36_fu_568_p1),
    .dout(m36_fu_568_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U8(
    .din0(trunc_ln267_1_fu_564_p1),
    .din1(trunc_ln270_reg_2356),
    .dout(m39_fu_578_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U9(
    .din0(m34_reg_2339),
    .din1(in16_reg_2333),
    .dout(mul_ln280_fu_583_p2)
);

case_7_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U10(
    .din0(mul_ln272_fu_590_p0),
    .din1(mul_ln272_fu_590_p1),
    .dout(mul_ln272_fu_590_p2)
);

case_7_mul_9s_8s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mul_9s_8s_9_1_1_U11(
    .din0(add_ln268_reg_2350),
    .din1(in20_fu_533_p1),
    .dout(m42_fu_604_p2)
);

case_7_mul_8s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_8s_8s_10_1_1_U12(
    .din0(in20_fu_533_p1),
    .din1(m31_reg_2327),
    .dout(m46_fu_642_p2)
);

case_7_mul_8s_3s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_8s_3s_8_1_1_U13(
    .din0(trunc_ln269_reg_2381),
    .din1(in19_fu_704_p1),
    .dout(m38_fu_712_p2)
);

case_7_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U14(
    .din0(trunc_ln276_1_reg_2413),
    .din1(m45_fu_721_p1),
    .dout(m45_fu_721_p2)
);

case_7_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U15(
    .din0(trunc_ln279_1_reg_2429),
    .din1(trunc_ln279_reg_2361),
    .dout(m48_fu_726_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U16(
    .din0(mul_ln280_reg_2386),
    .din1(trunc_ln280_reg_2434),
    .dout(m49_fu_730_p2)
);

case_7_mul_8s_5s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mul_8s_5s_8_1_1_U17(
    .din0(mul_ln280_reg_2386),
    .din1(m51_reg_2444),
    .dout(m53_fu_737_p2)
);

case_7_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U18(
    .din0(mul_ln286_fu_746_p0),
    .din1(trunc_ln286_reg_2423),
    .dout(mul_ln286_fu_746_p2)
);

case_7_mul_3s_3s_3_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
mul_3s_3s_3_1_1_U19(
    .din0(mul_ln286_fu_746_p2),
    .din1(trunc_ln286_reg_2423),
    .dout(m55_fu_751_p2)
);

case_7_mul_5s_4s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mul_5s_4s_5_1_1_U20(
    .din0(trunc_ln288_reg_2455),
    .din1(m45_fu_721_p2),
    .dout(m57_fu_760_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U21(
    .din0(m35_reg_2371),
    .din1(trunc_ln292_reg_2460),
    .dout(m61_fu_765_p2)
);

case_7_mul_6s_4s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
mul_6s_4s_6_1_1_U22(
    .din0(m66_fu_792_p0),
    .din1(m45_fu_721_p2),
    .dout(m66_fu_792_p2)
);

case_7_mul_13s_9s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
mul_13s_9s_13_1_1_U23(
    .din0(add_ln296_fu_776_p2),
    .din1(m42_reg_2398),
    .dout(mul_ln299_fu_798_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U24(
    .din0(m69_fu_816_p0),
    .din1(m69_fu_816_p1),
    .dout(m69_fu_816_p2)
);

case_7_mul_5s_4s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mul_5s_4s_5_1_1_U25(
    .din0(m32_fu_834_p0),
    .din1(in9_reg_2312),
    .dout(m32_fu_834_p2)
);

case_7_mul_13s_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_13s_8s_13_1_1_U26(
    .din0(trunc_ln281_reg_2439),
    .din1(m38_reg_2470),
    .dout(m50_fu_843_p2)
);

case_7_mul_10s_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_10s_8s_13_1_1_U27(
    .din0(m46_reg_2418),
    .din1(mul_ln306_1_fu_854_p1),
    .dout(mul_ln306_1_fu_854_p2)
);

case_7_mul_8s_5s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mul_8s_5s_8_1_1_U28(
    .din0(m34_reg_2339),
    .din1(m57_reg_2497),
    .dout(m60_fu_863_p2)
);

case_7_mul_13s_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_13s_8s_13_1_1_U29(
    .din0(mul_ln299_reg_2519),
    .din1(m68_fu_872_p1),
    .dout(m68_fu_872_p2)
);

case_7_mul_13s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_13s_5s_13_1_1_U30(
    .din0(m50_reg_2535),
    .din1(m32_reg_2530),
    .dout(m54_fu_888_p2)
);

case_7_mul_13s_4s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
mul_13s_4s_13_1_1_U31(
    .din0(mul_ln306_1_reg_2545),
    .din1(m48_reg_2475),
    .dout(mul_ln306_fu_896_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U32(
    .din0(trunc_ln295_1_reg_2408),
    .din1(trunc_ln295_2_reg_2557),
    .dout(mul_ln295_fu_901_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U33(
    .din0(mul_ln295_fu_901_p2),
    .din1(trunc_ln295_reg_2403),
    .dout(m64_fu_905_p2)
);

case_7_mul_13s_10s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
mul_13s_10s_13_1_1_U34(
    .din0(mul_ln306_1_reg_2545),
    .din1(m70_fu_914_p1),
    .dout(m70_fu_914_p2)
);

case_7_mul_13s_5s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 15 ))
mul_13s_5s_15_1_1_U35(
    .din0(m68_reg_2562),
    .din1(m57_reg_2497),
    .dout(m79_fu_936_p2)
);

case_7_mul_8s_8s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8s_8s_15_1_1_U36(
    .din0(m60_reg_2551),
    .din1(m62_reg_2509),
    .dout(m80_fu_948_p2)
);

case_7_mul_11s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_11s_8s_11_1_1_U37(
    .din0(trunc_ln312_reg_2573),
    .din1(m60_reg_2551),
    .dout(m81_fu_957_p2)
);

case_7_mul_8s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_1_U38(
    .din0(m53_reg_2486),
    .din1(m36_reg_2376),
    .dout(mul_ln290_fu_999_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U39(
    .din0(trunc_ln298_1_reg_2588),
    .din1(trunc_ln298_reg_2465),
    .dout(m67_fu_1009_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U40(
    .din0(trunc_ln304_1_reg_2603),
    .din1(trunc_ln304_reg_2598),
    .dout(m73_fu_1025_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U41(
    .din0(trunc_ln308_reg_2608),
    .din1(trunc_ln308_1_reg_2568),
    .dout(m77_fu_1029_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U42(
    .din0(trunc_ln321_reg_2623),
    .din1(m90_fu_1053_p1),
    .dout(m90_fu_1053_p2)
);

case_7_mul_5s_4s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
mul_5s_4s_9_1_1_U43(
    .din0(m61_reg_2503),
    .din1(m48_reg_2475),
    .dout(m71_fu_1069_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U44(
    .din0(m61_reg_2503),
    .din1(trunc_ln318_1_reg_2668),
    .dout(mul_ln318_fu_1079_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U45(
    .din0(mul_ln318_fu_1079_p2),
    .din1(trunc_ln318_reg_2658),
    .dout(m87_fu_1083_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U46(
    .din0(trunc_ln355_reg_2628),
    .din1(add_ln326_fu_1075_p2),
    .dout(mul_ln355_1_fu_1088_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U47(
    .din0(m107_fu_1097_p0),
    .din1(trunc_ln338_1_reg_2633),
    .dout(m107_fu_1097_p2)
);

case_7_mul_7s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_7s_3s_7_1_1_U48(
    .din0(m77_reg_2648),
    .din1(m55_reg_2492),
    .dout(m82_fu_1105_p2)
);

case_7_mul_13s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_13s_9s_14_1_1_U49(
    .din0(m68_reg_2562),
    .din1(m71_reg_2685),
    .dout(m91_fu_1116_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U50(
    .din0(mul_ln355_1_reg_2698),
    .din1(m90_reg_2678),
    .dout(mul_ln355_fu_1126_p2)
);

case_7_mul_13s_9s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
mul_13s_9s_13_1_1_U51(
    .din0(mul_ln299_reg_2519),
    .din1(m74_fu_1137_p1),
    .dout(m74_fu_1137_p2)
);

case_7_mul_13s_5s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_13s_5s_13_1_1_U52(
    .din0(mul_ln306_reg_2583),
    .din1(m51_reg_2444),
    .dout(m75_fu_1145_p2)
);

case_7_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U53(
    .din0(m59_reg_2638),
    .din1(m84_fu_1158_p1),
    .dout(m84_fu_1158_p2)
);

case_7_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U54(
    .din0(trunc_ln345_reg_2730),
    .din1(m90_reg_2678),
    .dout(m114_fu_1199_p2)
);

case_7_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U55(
    .din0(m75_reg_2740),
    .din1(m70_reg_2593),
    .dout(m93_fu_1209_p2)
);

case_7_mul_13s_7s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mul_13s_7s_13_1_1_U56(
    .din0(m76_reg_2745),
    .din1(m77_reg_2648),
    .dout(m96_fu_1220_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U57(
    .din0(trunc_ln329_reg_2755),
    .din1(trunc_ln329_1_reg_2776),
    .dout(mul_ln329_fu_1238_p2)
);

case_7_mul_11s_7s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_11s_7s_11_1_1_U58(
    .din0(m81_reg_2613),
    .din1(m77_reg_2648),
    .dout(m104_fu_1261_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U59(
    .din0(m92_reg_2771),
    .din1(m84_reg_2750),
    .dout(m105_fu_1266_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U60(
    .din0(mul_ln329_reg_2806),
    .din1(trunc_ln329_reg_2755),
    .dout(m98_fu_1285_p2)
);

case_7_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U61(
    .din0(m93_reg_2786),
    .din1(m96_reg_2796),
    .dout(m102_fu_1289_p2)
);

case_7_mul_11s_11s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
mul_11s_11s_14_1_1_U62(
    .din0(m111_fu_1304_p0),
    .din1(m111_fu_1304_p1),
    .dout(m111_fu_1304_p2)
);

case_7_mul_15s_13s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mul_15s_13s_15_1_1_U63(
    .din0(add_ln330_reg_2811),
    .din1(m102_reg_2857),
    .dout(m109_fu_1325_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U64(
    .din0(grp_fu_2256_p3),
    .din1(trunc_ln332_reg_2816),
    .dout(m112_fu_1330_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U65(
    .din0(add_ln303_reg_2643),
    .din1(mul_ln347_fu_1346_p1),
    .dout(mul_ln347_fu_1346_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U66(
    .din0(m87_reg_2692),
    .din1(trunc_ln354_reg_2867),
    .dout(mul_ln354_fu_1355_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U67(
    .din0(mul_ln354_fu_1355_p2),
    .din1(trunc_ln354_1_reg_2878),
    .dout(m123_fu_1359_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U68(
    .din0(mul_ln347_reg_2899),
    .din1(trunc_ln347_reg_2791),
    .dout(m116_fu_1377_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U69(
    .din0(trunc_ln350_reg_2837),
    .din1(m115_fu_1372_p2),
    .dout(m119_fu_1393_p2)
);

case_7_mul_10s_9s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
mul_10s_9s_16_1_1_U70(
    .din0(m112_reg_2888),
    .din1(m105_reg_2826),
    .dout(m121_fu_1408_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U71(
    .din0(trunc_ln353_reg_2937),
    .din1(m98_reg_2852),
    .dout(m122_fu_1457_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U72(
    .din0(trunc_ln356_reg_2947),
    .din1(m123_reg_2909),
    .dout(m125_fu_1461_p2)
);

case_7_mul_7s_5s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_7s_5s_7_1_1_U73(
    .din0(mul_ln355_reg_2724),
    .din1(m125_fu_1461_p2),
    .dout(m129_fu_1472_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U74(
    .din0(trunc_ln361_reg_2952),
    .din1(trunc_ln361_1_reg_2957),
    .dout(m130_fu_1477_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U75(
    .din0(trunc_ln365_reg_2883),
    .din1(m134_fu_1493_p1),
    .dout(m134_fu_1493_p2)
);

case_7_mul_6s_5s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
mul_6s_5s_6_1_1_U76(
    .din0(mul_ln366_fu_1502_p0),
    .din1(m87_reg_2692),
    .dout(mul_ln366_fu_1502_p2)
);

case_7_mul_12s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mul_12s_7s_12_1_1_U77(
    .din0(trunc_ln374_reg_2979),
    .din1(m124_reg_2942),
    .dout(m143_fu_1511_p2)
);

case_7_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U78(
    .din0(trunc_ln344_reg_2872),
    .din1(m113_reg_2893),
    .dout(m126_fu_1534_p2)
);

case_7_mul_11s_5s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mul_11s_5s_16_1_1_U79(
    .din0(m119_reg_2926),
    .din1(m125_reg_2990),
    .dout(mul_ln358_fu_1544_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U80(
    .din0(m120_reg_2931),
    .din1(m120_reg_2931),
    .dout(m133_fu_1554_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U81(
    .din0(mul_ln366_reg_3026),
    .din1(trunc_ln339_reg_2781),
    .dout(m135_fu_1558_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U82(
    .din0(m134_reg_3016),
    .din1(trunc_ln367_reg_2969),
    .dout(m136_fu_1562_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U83(
    .din0(trunc_ln361_1_reg_2957),
    .din1(m130_reg_3006),
    .dout(m138_fu_1566_p2)
);

case_7_mul_12s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mul_12s_7s_12_1_1_U84(
    .din0(add_ln348_reg_2984),
    .din1(m129_reg_3001),
    .dout(m139_fu_1573_p2)
);

case_7_mul_10s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
mul_10s_5s_10_1_1_U85(
    .din0(trunc_ln372_reg_2974),
    .din1(m123_reg_2909),
    .dout(m141_fu_1593_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U86(
    .din0(m127_reg_3046),
    .din1(trunc_ln359_reg_2996),
    .dout(m128_fu_1630_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U87(
    .din0(trunc_ln373_reg_3099),
    .din1(trunc_ln366_reg_3021),
    .dout(m142_fu_1634_p2)
);

case_7_mul_11s_6s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_11s_6s_11_1_1_U88(
    .din0(trunc_ln375_reg_3104),
    .din1(m133_reg_3051),
    .dout(m144_fu_1641_p2)
);

case_7_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U89(
    .din0(m126_reg_3041),
    .din1(m131_reg_3011),
    .dout(m145_fu_1650_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U90(
    .din0(m146_fu_1658_p0),
    .din1(trunc_ln377_reg_3031),
    .dout(m146_fu_1658_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U91(
    .din0(grp_fu_2273_p3),
    .din1(trunc_ln381_reg_3109),
    .dout(m150_fu_1667_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U92(
    .din0(m151_fu_1674_p0),
    .din1(trunc_ln382_1_reg_3114),
    .dout(m151_fu_1674_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U93(
    .din0(trunc_ln385_reg_3036),
    .din1(trunc_ln385_1_reg_3124),
    .dout(m154_fu_1679_p2)
);

case_7_mul_12s_10s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 12 ))
mul_12s_10s_12_1_1_U94(
    .din0(m139_reg_3073),
    .din1(m141_reg_3094),
    .dout(m156_fu_1686_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U95(
    .din0(m138_reg_3067),
    .din1(trunc_ln371_reg_3078),
    .dout(mul_ln388_fu_1691_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U96(
    .din0(trunc_ln396_1_reg_3134),
    .din1(trunc_ln396_reg_3119),
    .dout(mul_ln396_fu_1699_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U97(
    .din0(mul_ln396_fu_1699_p2),
    .din1(m125_reg_2990),
    .dout(m165_fu_1703_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U98(
    .din0(trunc_ln371_2_reg_3089),
    .din1(trunc_ln371_1_reg_3083),
    .dout(mul_ln397_fu_1712_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U99(
    .din0(m142_reg_3144),
    .din1(m135_reg_3056),
    .dout(m148_fu_1733_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U100(
    .din0(m128_reg_3139),
    .din1(m144_reg_3150),
    .dout(m153_fu_1737_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U101(
    .din0(mul_ln388_reg_3194),
    .din1(trunc_ln380_reg_3171),
    .dout(m157_fu_1741_p2)
);

case_7_mul_9s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mul_9s_7s_12_1_1_U102(
    .din0(m136_reg_3062),
    .din1(m151_reg_3176),
    .dout(m159_fu_1755_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U103(
    .din0(mul_ln397_reg_3216),
    .din1(trunc_ln397_reg_3210),
    .dout(m166_fu_1761_p2)
);

case_7_mul_9s_5s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mul_9s_5s_9_1_1_U104(
    .din0(trunc_ln400_reg_3226),
    .din1(m165_reg_3204),
    .dout(m169_fu_1776_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U105(
    .din0(trunc_ln389_reg_3247),
    .din1(trunc_ln188_reg_3155),
    .dout(m158_fu_1807_p2)
);

case_7_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U106(
    .din0(trunc_ln371_1_reg_3083),
    .din1(m148_reg_3236),
    .dout(m161_fu_1814_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U107(
    .din0(trunc_ln405_reg_3129),
    .din1(trunc_ln405_1_reg_3278),
    .dout(mul_ln405_fu_1819_p2)
);

case_7_mul_11s_7s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_11s_7s_11_1_1_U108(
    .din0(m153_reg_3241),
    .din1(m151_reg_3176),
    .dout(mul_ln409_fu_1826_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U109(
    .din0(trunc_ln412_reg_3231),
    .din1(trunc_ln405_1_reg_3278),
    .dout(mul_ln412_fu_1831_p2)
);

case_7_mul_9s_5s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mul_9s_5s_9_1_1_U110(
    .din0(trunc_ln416_reg_3289),
    .din1(m185_fu_1835_p1),
    .dout(m185_fu_1835_p2)
);

case_7_mul_12s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mul_12s_5s_12_1_1_U111(
    .din0(m164_reg_3301),
    .din1(m165_reg_3204),
    .dout(m170_fu_1858_p2)
);

case_7_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U112(
    .din0(m161_reg_3294),
    .din1(trunc_ln397_reg_3210),
    .dout(m172_fu_1871_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U113(
    .din0(mul_ln405_reg_3306),
    .din1(m135_reg_3056),
    .dout(m174_fu_1875_p2)
);

case_7_mul_7s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_7s_6s_8_1_1_U114(
    .din0(m151_reg_3176),
    .din1(m176_fu_1886_p1),
    .dout(m176_fu_1886_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U115(
    .din0(mul_ln409_reg_3316),
    .din1(m153_reg_3241),
    .dout(m178_fu_1895_p2)
);

case_7_mul_7s_7s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_7s_7s_11_1_1_U116(
    .din0(mul_ln417_1_fu_1899_p0),
    .din1(m161_reg_3294),
    .dout(mul_ln417_1_fu_1899_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U117(
    .din0(m180_fu_1912_p0),
    .din1(m180_fu_1912_p1),
    .dout(m180_fu_1912_p2)
);

case_7_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U118(
    .din0(trunc_ln439_reg_3326),
    .din1(m161_reg_3294),
    .dout(m188_fu_1921_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U119(
    .din0(trunc_ln406_1_reg_3284),
    .din1(trunc_ln406_reg_3357),
    .dout(m175_fu_1930_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U120(
    .din0(mul_ln417_1_reg_3373),
    .din1(m178_reg_3367),
    .dout(mul_ln417_fu_1934_p2)
);

case_7_mul_12s_12s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
mul_12s_12s_15_1_1_U121(
    .din0(m170_reg_3337),
    .din1(m156_reg_3189),
    .dout(m183_fu_1944_p2)
);

case_7_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U122(
    .din0(grp_fu_2290_p3),
    .din1(trunc_ln415_1_reg_3257),
    .dout(m184_fu_1950_p2)
);

case_7_mul_8s_7s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 8 ))
mul_8s_7s_8_1_1_U123(
    .din0(trunc_ln421_reg_3389),
    .din1(m172_reg_3347),
    .dout(m190_fu_1965_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U124(
    .din0(m188_reg_3383),
    .din1(m169_reg_3267),
    .dout(m192_fu_1970_p2)
);

case_7_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U125(
    .din0(trunc_ln433_reg_3431),
    .din1(grp_fu_2296_p3),
    .dout(m202_fu_2006_p2)
);

case_7_mul_9s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_9s_6s_14_1_1_U126(
    .din0(m192_reg_3420),
    .din1(grp_fu_2296_p3),
    .dout(m205_fu_2016_p2)
);

case_7_mul_10s_10s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
mul_10s_10s_16_1_1_U127(
    .din0(mul_ln437_fu_2026_p0),
    .din1(mul_ln437_fu_2026_p1),
    .dout(mul_ln437_fu_2026_p2)
);

case_7_mul_8s_6s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_8s_6s_11_1_1_U128(
    .din0(m190_reg_3414),
    .din1(m174_reg_3352),
    .dout(mul_ln440_fu_2036_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U129(
    .din0(mul_ln440_reg_3447),
    .din1(m178_reg_3367),
    .dout(m209_fu_2052_p2)
);

case_7_mul_9s_8s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_9s_8s_14_1_1_U130(
    .din0(m182_fu_2067_p0),
    .din1(m176_reg_3362),
    .dout(m182_fu_2067_p2)
);

case_7_mul_9s_5s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 14 ))
mul_9s_5s_14_1_1_U131(
    .din0(m187_fu_2076_p0),
    .din1(m180_reg_3378),
    .dout(m187_fu_2076_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U132(
    .din0(trunc_ln420_reg_3409),
    .din1(grp_fu_2304_p3),
    .dout(m189_fu_2082_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U133(
    .din0(mul_ln439_fu_2113_p0),
    .din1(m188_reg_3383),
    .dout(mul_ln439_fu_2113_p2)
);

case_7_mul_6s_6s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_6s_6s_9_1_1_U134(
    .din0(mul_ln439_1_fu_2118_p0),
    .din1(mul_ln439_1_fu_2118_p1),
    .dout(mul_ln439_1_fu_2118_p2)
);

case_7_mul_8s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_8s_6s_12_1_1_U135(
    .din0(m171_reg_3342),
    .din1(m181_reg_3441),
    .dout(mul_ln441_fu_2128_p2)
);

case_7_mul_6s_6s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6s_6s_11_1_1_U136(
    .din0(mul_ln444_1_fu_2142_p0),
    .din1(mul_ln444_1_fu_2142_p1),
    .dout(mul_ln444_1_fu_2142_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U137(
    .din0(trunc_ln422_reg_3331),
    .din1(trunc_ln422_reg_3331),
    .dout(m191_fu_2148_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U138(
    .din0(m189_reg_3457),
    .din1(m186_reg_3452),
    .dout(m197_fu_2155_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U139(
    .din0(m189_reg_3457),
    .din1(trunc_ln435_reg_3474),
    .dout(m204_fu_2159_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U140(
    .din0(mul_ln439_1_reg_3484),
    .din1(mul_ln439_reg_3479),
    .dout(m208_fu_2163_p2)
);

case_7_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U141(
    .din0(mul_ln441_reg_3494),
    .din1(trunc_ln441_reg_3489),
    .dout(m210_fu_2167_p2)
);

case_7_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U142(
    .din0(trunc_ln442_1_reg_3499),
    .din1(trunc_ln442_reg_3436),
    .dout(m211_fu_2171_p2)
);

case_7_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U143(
    .din0(trunc_ln443_reg_3469),
    .din1(trunc_ln443_1_reg_3504),
    .dout(m212_fu_2175_p2)
);

case_7_mul_11s_10s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mul_11s_10s_11_1_1_U144(
    .din0(mul_ln417_reg_3399),
    .din1(mul_ln444_fu_2179_p1),
    .dout(mul_ln444_fu_2179_p2)
);

case_7_mul_11s_10s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mul_11s_10s_11_1_1_U145(
    .din0(mul_ln444_1_reg_3509),
    .din1(mul_ln444_2_fu_2184_p1),
    .dout(mul_ln444_2_fu_2184_p2)
);

case_7_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U146(
    .din0(m197_reg_3519),
    .din1(m191_reg_3514),
    .dout(m203_fu_2214_p2)
);

case_7_mul_12s_10s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 12 ))
mul_12s_10s_12_1_1_U147(
    .din0(trunc_ln438_reg_3426),
    .din1(m197_reg_3519),
    .dout(mul_ln438_fu_2221_p2)
);

case_7_mul_11s_11s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_11s_11s_11_1_1_U148(
    .din0(mul_ln444_2_reg_3530),
    .din1(mul_ln444_reg_3525),
    .dout(m213_fu_2226_p2)
);

case_7_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U149(
    .din0(mul_ln438_reg_3535),
    .din1(trunc_ln438_1_reg_3464),
    .dout(m207_fu_2240_p2)
);

case_7_am_addmul_10ns_10ns_8s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
am_addmul_10ns_10ns_8s_10_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln299_reg_2525),
    .din1(trunc_ln320_reg_2618),
    .din2(m73_fu_1025_p2),
    .ce(1'b1),
    .dout(grp_fu_2249_p3)
);

case_7_am_addmul_10s_7s_10s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
am_addmul_10s_7s_10s_10_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln343_reg_2719),
    .din1(m77_reg_2648),
    .din2(grp_fu_2249_p3),
    .ce(1'b1),
    .dout(grp_fu_2256_p3)
);

case_7_mac_muladd_12s_7s_9s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mac_muladd_12s_7s_9s_12_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2264_p0),
    .din1(m77_reg_2648),
    .din2(m105_reg_2826),
    .ce(1'b1),
    .dout(grp_fu_2264_p3)
);

case_7_mac_muladd_6s_6s_8s_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_6s_6s_8s_8_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2273_p0),
    .din1(grp_fu_2273_p1),
    .din2(m138_fu_1566_p2),
    .ce(1'b1),
    .dout(grp_fu_2273_p3)
);

case_7_mac_muladd_12s_12s_12ns_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mac_muladd_12s_12s_12ns_12_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln348_reg_2984),
    .din1(m113_reg_2893),
    .din2(m145_reg_3161),
    .ce(1'b1),
    .dout(grp_fu_2283_p3)
);

case_7_am_addmul_5ns_5ns_5s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
am_addmul_5ns_5ns_5s_5_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m146_reg_3166),
    .din1(trunc_ln415_reg_3199),
    .din2(trunc_ln415_2_reg_3221),
    .ce(1'b1),
    .dout(grp_fu_2290_p3)
);

case_7_am_addmul_6s_6s_6s_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
am_addmul_6s_6s_6s_6_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m154_reg_3183),
    .din1(m142_reg_3144),
    .din2(mul_ln412_fu_1831_p2),
    .ce(1'b1),
    .dout(grp_fu_2296_p3)
);

case_7_am_addmul_10ns_10s_10s_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
am_addmul_10ns_10s_10s_10_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln398_reg_3252),
    .din1(trunc_ln188_reg_3155),
    .din2(grp_fu_2304_p2),
    .ce(1'b1),
    .dout(grp_fu_2304_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln268_reg_2350 <= add_ln268_fu_515_p2;
        in16_reg_2333 <= in16_fu_482_p1;
        m34_reg_2339 <= m34_fu_499_p1;
        trunc_ln270_reg_2356 <= trunc_ln270_fu_521_p1;
        trunc_ln279_reg_2361 <= trunc_ln279_fu_525_p1;
        trunc_ln293_reg_2366 <= trunc_ln293_fu_529_p1;
        trunc_ln78_reg_2345 <= trunc_ln78_fu_503_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln303_reg_2643 <= add_ln303_fu_1019_p2;
        m59_reg_2638 <= m59_fu_1005_p1;
        m77_reg_2648 <= m77_fu_1029_p2;
        m90_reg_2678 <= m90_fu_1053_p2;
        trunc_ln314_reg_2663 <= trunc_ln314_fu_1037_p1;
        trunc_ln318_1_reg_2668 <= trunc_ln318_1_fu_1041_p1;
        trunc_ln318_reg_2658 <= trunc_ln318_fu_1033_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln319_reg_2761 <= add_ln319_fu_1167_p2;
        m74_reg_2735 <= m74_fu_1137_p2;
        m75_reg_2740 <= m75_fu_1145_p2;
        m76_reg_2745 <= m76_fu_1150_p2;
        m84_reg_2750 <= m84_fu_1158_p2;
        m92_reg_2771 <= m92_fu_1179_p2;
        trunc_ln329_1_reg_2776 <= trunc_ln329_1_fu_1185_p1;
        trunc_ln329_reg_2755 <= trunc_ln329_fu_1163_p1;
        trunc_ln339_reg_2781 <= trunc_ln339_fu_1192_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln330_reg_2811 <= add_ln330_fu_1248_p2;
        m104_reg_2821 <= m104_fu_1261_p2;
        m105_reg_2826 <= m105_fu_1266_p2;
        m93_reg_2786 <= m93_fu_1209_p2;
        m96_reg_2796 <= m96_fu_1220_p2;
        m97_reg_2801 <= m97_fu_1232_p2;
        mul_ln329_reg_2806 <= mul_ln329_fu_1238_p2;
        trunc_ln332_reg_2816 <= trunc_ln332_fu_1254_p1;
        trunc_ln346_reg_2832 <= trunc_ln346_fu_1270_p1;
        trunc_ln347_reg_2791 <= trunc_ln347_fu_1213_p1;
        trunc_ln350_reg_2837 <= trunc_ln350_fu_1274_p1;
        trunc_ln351_1_reg_2842 <= trunc_ln351_1_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln348_reg_2984 <= grp_fu_2264_p3;
        m125_reg_2990 <= m125_fu_1461_p2;
        m129_reg_3001 <= m129_fu_1472_p2;
        m130_reg_3006 <= m130_fu_1477_p2;
        m131_reg_3011 <= m131_fu_1484_p2;
        m134_reg_3016 <= m134_fu_1493_p2;
        mul_ln366_reg_3026 <= mul_ln366_fu_1502_p2;
        trunc_ln359_reg_2996 <= trunc_ln359_fu_1465_p1;
        trunc_ln366_reg_3021 <= trunc_ln366_fu_1498_p1;
        trunc_ln377_reg_3031 <= trunc_ln377_fu_1516_p1;
        trunc_ln385_reg_3036 <= trunc_ln385_fu_1520_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in12_reg_2317 <= in12_fu_426_p1;
        in9_reg_2312 <= in9_fu_422_p1;
        m31_reg_2327 <= m31_fu_452_p2;
        trunc_ln260_1_reg_2322 <= trunc_ln260_1_fu_440_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        m102_reg_2857 <= m102_fu_1289_p2;
        m98_reg_2852 <= m98_fu_1285_p2;
        trunc_ln344_reg_2872 <= trunc_ln344_fu_1310_p1;
        trunc_ln354_1_reg_2878 <= trunc_ln354_1_fu_1314_p1;
        trunc_ln354_reg_2867 <= trunc_ln354_fu_1297_p1;
        trunc_ln365_reg_2883 <= trunc_ln365_fu_1318_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m107_reg_2703 <= m107_fu_1097_p2;
        m71_reg_2685 <= m71_fu_1069_p2;
        m87_reg_2692 <= m87_fu_1083_p2;
        mul_ln355_1_reg_2698 <= mul_ln355_1_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m112_reg_2888 <= m112_fu_1330_p2;
        m113_reg_2893 <= m113_fu_1337_p2;
        m123_reg_2909 <= m123_fu_1359_p2;
        mul_ln347_reg_2899 <= mul_ln347_fu_1346_p2;
        trunc_ln351_reg_2904 <= trunc_ln351_fu_1351_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        m118_reg_2921 <= m118_fu_1388_p2;
        m119_reg_2926 <= m119_fu_1393_p2;
        m120_reg_2931 <= m120_fu_1398_p2;
        m124_reg_2942 <= m124_fu_1422_p2;
        trunc_ln353_reg_2937 <= trunc_ln353_fu_1414_p1;
        trunc_ln356_reg_2947 <= trunc_ln356_fu_1427_p1;
        trunc_ln361_1_reg_2957 <= trunc_ln361_1_fu_1435_p1;
        trunc_ln361_reg_2952 <= trunc_ln361_fu_1431_p1;
        trunc_ln367_reg_2969 <= trunc_ln367_fu_1442_p1;
        trunc_ln372_reg_2974 <= trunc_ln372_fu_1446_p1;
        trunc_ln374_reg_2979 <= trunc_ln374_fu_1450_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        m126_reg_3041 <= m126_fu_1534_p2;
        m127_reg_3046 <= m127_fu_1550_p1;
        m133_reg_3051 <= m133_fu_1554_p2;
        m135_reg_3056 <= m135_fu_1558_p2;
        m136_reg_3062 <= m136_fu_1562_p2;
        m138_reg_3067 <= m138_fu_1566_p2;
        m139_reg_3073 <= m139_fu_1573_p2;
        m141_reg_3094 <= m141_fu_1593_p2;
        trunc_ln371_1_reg_3083 <= trunc_ln371_1_fu_1582_p1;
        trunc_ln371_2_reg_3089 <= trunc_ln371_2_fu_1586_p1;
        trunc_ln371_reg_3078 <= trunc_ln371_fu_1578_p1;
        trunc_ln373_reg_3099 <= trunc_ln373_fu_1598_p1;
        trunc_ln375_reg_3104 <= trunc_ln375_fu_1602_p1;
        trunc_ln381_reg_3109 <= trunc_ln381_fu_1606_p1;
        trunc_ln382_1_reg_3114 <= trunc_ln382_1_fu_1610_p1;
        trunc_ln385_1_reg_3124 <= trunc_ln385_1_fu_1618_p1;
        trunc_ln396_1_reg_3134 <= trunc_ln396_1_fu_1626_p1;
        trunc_ln396_reg_3119 <= trunc_ln396_fu_1614_p1;
        trunc_ln405_reg_3129 <= trunc_ln405_fu_1622_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        m128_reg_3139 <= m128_fu_1630_p2;
        m142_reg_3144 <= m142_fu_1634_p2;
        m144_reg_3150 <= m144_fu_1641_p2;
        m145_reg_3161 <= m145_fu_1650_p2;
        m146_reg_3166 <= m146_fu_1658_p2;
        m151_reg_3176 <= m151_fu_1674_p2;
        m154_reg_3183 <= m154_fu_1679_p2;
        m156_reg_3189 <= m156_fu_1686_p2;
        m165_reg_3204 <= m165_fu_1703_p2;
        mul_ln388_reg_3194 <= mul_ln388_fu_1691_p2;
        mul_ln397_reg_3216 <= mul_ln397_fu_1712_p2;
        trunc_ln188_reg_3155 <= trunc_ln188_fu_1646_p1;
        trunc_ln380_reg_3171 <= trunc_ln380_fu_1663_p1;
        trunc_ln397_reg_3210 <= trunc_ln397_fu_1708_p1;
        trunc_ln400_reg_3226 <= trunc_ln400_fu_1720_p1;
        trunc_ln412_reg_3231 <= trunc_ln412_fu_1724_p1;
        trunc_ln415_2_reg_3221 <= trunc_ln415_2_fu_1716_p1;
        trunc_ln415_reg_3199 <= trunc_ln415_fu_1695_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        m148_reg_3236 <= m148_fu_1733_p2;
        m153_reg_3241 <= m153_fu_1737_p2;
        m169_reg_3267 <= m169_fu_1776_p2;
        sext_ln400_reg_3262 <= sext_ln400_fu_1773_p1;
        trunc_ln389_reg_3247 <= trunc_ln389_fu_1745_p1;
        trunc_ln398_reg_3252 <= trunc_ln398_fu_1765_p1;
        trunc_ln402_reg_3273 <= trunc_ln402_fu_1781_p1;
        trunc_ln405_1_reg_3278 <= trunc_ln405_1_fu_1785_p1;
        trunc_ln406_1_reg_3284 <= trunc_ln406_1_fu_1789_p1;
        trunc_ln415_1_reg_3257 <= trunc_ln415_1_fu_1769_p1;
        trunc_ln416_reg_3289 <= trunc_ln416_fu_1793_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        m161_reg_3294 <= m161_fu_1814_p2;
        m164_reg_3301 <= grp_fu_2283_p3;
        mul_ln405_reg_3306 <= mul_ln405_fu_1819_p2;
        mul_ln409_reg_3316 <= mul_ln409_fu_1826_p2;
        sext_ln408_reg_3311 <= sext_ln408_fu_1823_p1;
        trunc_ln422_reg_3331 <= trunc_ln422_fu_1842_p1;
        trunc_ln439_reg_3326 <= trunc_ln439_fu_1839_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        m170_reg_3337 <= m170_fu_1858_p2;
        m171_reg_3342 <= m171_fu_1866_p2;
        m172_reg_3347 <= m172_fu_1871_p2;
        m174_reg_3352 <= m174_fu_1875_p2;
        m176_reg_3362 <= m176_fu_1886_p2;
        m178_reg_3367 <= m178_fu_1895_p2;
        m180_reg_3378 <= m180_fu_1912_p2;
        m188_reg_3383 <= m188_fu_1921_p2;
        mul_ln417_1_reg_3373 <= mul_ln417_1_fu_1899_p2;
        trunc_ln406_reg_3357 <= trunc_ln406_fu_1879_p1;
        trunc_ln421_reg_3389 <= trunc_ln421_fu_1926_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        m175_reg_3394 <= m175_fu_1930_p2;
        m190_reg_3414 <= m190_fu_1965_p2;
        m192_reg_3420 <= m192_fu_1970_p2;
        mul_ln417_reg_3399 <= mul_ln417_fu_1934_p2;
        trunc_ln420_reg_3409 <= trunc_ln420_fu_1958_p1;
        trunc_ln433_reg_3431 <= trunc_ln433_fu_1978_p1;
        trunc_ln438_reg_3426 <= trunc_ln438_fu_1974_p1;
        trunc_ln442_reg_3436 <= trunc_ln442_fu_1982_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        m181_reg_3441 <= grp_fu_2296_p3;
        mul_ln440_reg_3447 <= mul_ln440_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        m186_reg_3452 <= grp_fu_2304_p3;
        m189_reg_3457 <= m189_fu_2082_p2;
        mul_ln439_1_reg_3484 <= mul_ln439_1_fu_2118_p2;
        mul_ln439_reg_3479 <= mul_ln439_fu_2113_p2;
        mul_ln441_reg_3494 <= mul_ln441_fu_2128_p2;
        mul_ln444_1_reg_3509 <= mul_ln444_1_fu_2142_p2;
        trunc_ln435_reg_3474 <= trunc_ln435_fu_2109_p1;
        trunc_ln438_1_reg_3464 <= trunc_ln438_1_fu_2101_p1;
        trunc_ln441_reg_3489 <= trunc_ln441_fu_2124_p1;
        trunc_ln442_1_reg_3499 <= trunc_ln442_1_fu_2134_p1;
        trunc_ln443_1_reg_3504 <= trunc_ln443_1_fu_2138_p1;
        trunc_ln443_reg_3469 <= trunc_ln443_fu_2105_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        m191_reg_3514 <= m191_fu_2148_p2;
        m197_reg_3519 <= m197_fu_2155_p2;
        mul_ln444_2_reg_3530 <= mul_ln444_2_fu_2184_p2;
        mul_ln444_reg_3525 <= mul_ln444_fu_2179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        m32_reg_2530 <= m32_fu_834_p2;
        m50_reg_2535 <= m50_fu_843_p2;
        m60_reg_2551 <= m60_fu_863_p2;
        m68_reg_2562 <= m68_fu_872_p2;
        mul_ln306_1_reg_2545 <= mul_ln306_1_fu_854_p2;
        sext_ln306_2_reg_2540 <= sext_ln306_2_fu_848_p1;
        trunc_ln295_2_reg_2557 <= trunc_ln295_2_fu_868_p1;
        trunc_ln308_1_reg_2568 <= trunc_ln308_1_fu_877_p1;
        trunc_ln312_reg_2573 <= trunc_ln312_fu_881_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m35_reg_2371 <= m35_fu_555_p2;
        m36_reg_2376 <= m36_fu_568_p2;
        m41_reg_2393 <= m41_fu_596_p1;
        m42_reg_2398 <= m42_fu_604_p2;
        m46_reg_2418 <= m46_fu_642_p2;
        m51_reg_2444 <= m51_fu_668_p2;
        m52_reg_2450 <= m52_fu_681_p2;
        mul_ln280_reg_2386 <= mul_ln280_fu_583_p2;
        trunc_ln269_reg_2381 <= trunc_ln269_fu_574_p1;
        trunc_ln276_1_reg_2413 <= trunc_ln276_1_fu_631_p1;
        trunc_ln279_1_reg_2429 <= trunc_ln279_1_fu_652_p1;
        trunc_ln280_reg_2434 <= trunc_ln280_fu_656_p1;
        trunc_ln281_reg_2439 <= trunc_ln281_fu_660_p1;
        trunc_ln286_reg_2423 <= trunc_ln286_fu_648_p1;
        trunc_ln288_reg_2455 <= trunc_ln288_fu_687_p1;
        trunc_ln292_reg_2460 <= trunc_ln292_fu_691_p1;
        trunc_ln295_1_reg_2408 <= trunc_ln295_1_fu_627_p1;
        trunc_ln295_reg_2403 <= trunc_ln295_fu_623_p1;
        trunc_ln298_reg_2465 <= trunc_ln298_fu_695_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        m38_reg_2470 <= m38_fu_712_p2;
        m48_reg_2475 <= m48_fu_726_p2;
        m49_reg_2481 <= m49_fu_730_p2;
        m53_reg_2486 <= m53_fu_737_p2;
        m55_reg_2492 <= m55_fu_751_p2;
        m57_reg_2497 <= m57_fu_760_p2;
        m61_reg_2503 <= m61_fu_765_p2;
        m62_reg_2509 <= m62_fu_769_p2;
        m66_reg_2514 <= m66_fu_792_p2;
        mul_ln299_reg_2519 <= mul_ln299_fu_798_p2;
        trunc_ln299_reg_2525 <= trunc_ln299_fu_804_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m54_reg_2578 <= m54_fu_888_p2;
        m70_reg_2593 <= m70_fu_914_p2;
        m81_reg_2613 <= m81_fu_957_p2;
        mul_ln306_reg_2583 <= mul_ln306_fu_896_p2;
        trunc_ln298_1_reg_2588 <= trunc_ln298_1_fu_910_p1;
        trunc_ln304_1_reg_2603 <= trunc_ln304_1_fu_922_p1;
        trunc_ln304_reg_2598 <= trunc_ln304_fu_918_p1;
        trunc_ln308_reg_2608 <= trunc_ln308_fu_926_p1;
        trunc_ln320_reg_2618 <= trunc_ln320_fu_962_p1;
        trunc_ln321_reg_2623 <= trunc_ln321_fu_966_p1;
        trunc_ln338_1_reg_2633 <= trunc_ln338_1_fu_974_p1;
        trunc_ln355_reg_2628 <= trunc_ln355_fu_970_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        m82_reg_2709 <= m82_fu_1105_p2;
        m91_reg_2714 <= m91_fu_1116_p2;
        mul_ln355_reg_2724 <= mul_ln355_fu_1126_p2;
        trunc_ln343_reg_2719 <= trunc_ln343_fu_1122_p1;
        trunc_ln345_reg_2730 <= trunc_ln345_fu_1130_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        mul_ln438_reg_3535 <= mul_ln438_fu_2221_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_data_0_ap_vld = 1'b1;
    end else begin
        out_data_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_10_ap_vld = 1'b1;
    end else begin
        out_data_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_11_ap_vld = 1'b1;
    end else begin
        out_data_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_12_ap_vld = 1'b1;
    end else begin
        out_data_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out_data_13_ap_vld = 1'b1;
    end else begin
        out_data_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_14_ap_vld = 1'b1;
    end else begin
        out_data_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out_data_15_ap_vld = 1'b1;
    end else begin
        out_data_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_16_ap_vld = 1'b1;
    end else begin
        out_data_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_17_ap_vld = 1'b1;
    end else begin
        out_data_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_data_18_ap_vld = 1'b1;
    end else begin
        out_data_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out_data_19_ap_vld = 1'b1;
    end else begin
        out_data_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_data_1_ap_vld = 1'b1;
    end else begin
        out_data_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out_data_20_ap_vld = 1'b1;
    end else begin
        out_data_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_data_21_ap_vld = 1'b1;
    end else begin
        out_data_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        out_data_22_ap_vld = 1'b1;
    end else begin
        out_data_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out_data_23_ap_vld = 1'b1;
    end else begin
        out_data_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out_data_24_ap_vld = 1'b1;
    end else begin
        out_data_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        out_data_25_ap_vld = 1'b1;
    end else begin
        out_data_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out_data_26_ap_vld = 1'b1;
    end else begin
        out_data_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out_data_27_ap_vld = 1'b1;
    end else begin
        out_data_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out_data_28_ap_vld = 1'b1;
    end else begin
        out_data_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out_data_29_ap_vld = 1'b1;
    end else begin
        out_data_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_2_ap_vld = 1'b1;
    end else begin
        out_data_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_3_ap_vld = 1'b1;
    end else begin
        out_data_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_4_ap_vld = 1'b1;
    end else begin
        out_data_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_5_ap_vld = 1'b1;
    end else begin
        out_data_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_6_ap_vld = 1'b1;
    end else begin
        out_data_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_7_ap_vld = 1'b1;
    end else begin
        out_data_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_8_ap_vld = 1'b1;
    end else begin
        out_data_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_data_9_ap_vld = 1'b1;
    end else begin
        out_data_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln268_fu_515_p2 = ($signed(sext_ln268_1_fu_511_p1) + $signed(sext_ln268_fu_507_p1));

assign add_ln274_fu_617_p2 = ($signed(sext_ln274_1_fu_613_p1) + $signed(sext_ln274_fu_609_p1));

assign add_ln296_fu_776_p2 = ($signed(m41_reg_2393) + $signed(sext_ln294_fu_773_p1));

assign add_ln303_fu_1019_p2 = ($signed(sext_ln303_1_fu_1016_p1) + $signed(sext_ln303_fu_1013_p1));

assign add_ln319_fu_1167_p2 = ($signed(m71_reg_2685) + $signed(sext_ln336_fu_1155_p1));

assign add_ln326_fu_1075_p2 = ($signed(trunc_ln314_reg_2663) + $signed(m77_reg_2648));

assign add_ln330_fu_1248_p2 = ($signed(sext_ln330_fu_1242_p1) + $signed(sext_ln330_1_fu_1245_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_fu_2264_p0 = m102_fu_1289_p2[11:0];

assign grp_fu_2273_p0 = sext_ln363_fu_1439_p1;

assign grp_fu_2273_p1 = sext_ln363_fu_1439_p1;

assign grp_fu_2304_p2 = mul_ln417_fu_1934_p2[9:0];

assign in12_fu_426_p1 = in_data_11[9:0];

assign in14_fu_478_p1 = in_data_13[4:0];

assign in16_fu_482_p1 = in_data_15[7:0];

assign in19_fu_704_p1 = in_data_18[2:0];

assign in20_fu_533_p1 = in_data_19[7:0];

assign in9_fu_422_p1 = in_data_8[3:0];

assign m107_fu_1097_p0 = add_ln326_fu_1075_p2[5:0];

assign m111_fu_1304_p0 = sext_ln342_fu_1301_p1;

assign m111_fu_1304_p1 = sext_ln342_fu_1301_p1;

assign m113_fu_1337_p2 = ($signed(trunc_ln344_reg_2872) + $signed(sext_ln344_fu_1334_p1));

assign m115_fu_1372_p2 = ($signed(trunc_ln346_reg_2832) + $signed(sext_ln346_fu_1369_p1));

assign m118_fu_1388_p2 = ($signed(m97_reg_2801) + $signed(sext_ln349_fu_1384_p1));

assign m120_fu_1398_p2 = (trunc_ln351_reg_2904 + trunc_ln351_1_reg_2842);

assign m124_fu_1422_p2 = ($signed(mul_ln355_reg_2724) + $signed(trunc_ln355_1_fu_1418_p1));

assign m127_fu_1550_p1 = mul_ln358_fu_1544_p2[10:0];

assign m131_fu_1484_p2 = ($signed(sext_ln362_fu_1481_p1) + $signed(m118_reg_2921));

assign m134_fu_1493_p1 = m131_fu_1484_p2[8:0];

assign m146_fu_1658_p0 = m142_fu_1634_p2[4:0];

assign m151_fu_1674_p0 = grp_fu_2273_p3[6:0];

assign m171_fu_1866_p2 = ($signed(trunc_ln402_reg_3273) + $signed(sext_ln402_fu_1863_p1));

assign m176_fu_1886_p1 = sext_ln402_fu_1863_p1;

assign m180_fu_1912_p0 = m176_fu_1886_p2[4:0];

assign m180_fu_1912_p1 = m174_fu_1875_p2[4:0];

assign m182_fu_2067_p0 = sext_ln413_1_fu_2064_p1;

assign m185_fu_1835_p1 = sext_ln400_reg_3262;

assign m187_fu_2076_p0 = sext_ln413_1_fu_2064_p1;

assign m195_fu_1997_p2 = ($signed(sext_ln426_fu_1991_p1) + $signed(sext_ln426_1_fu_1994_p1));

assign m28_fu_434_p0 = in_data_11[3:0];

assign m29_fu_541_p0 = in_data_19[4:0];

assign m31_fu_452_p0 = in_data_11[7:0];

assign m31_fu_452_p1 = in_data_3[7:0];

assign m32_fu_834_p0 = in_data_25[4:0];

assign m33_fu_462_p0 = in_data_12[3:0];

assign m34_fu_499_p1 = mul_ln265_fu_493_p2[7:0];

assign m35_fu_555_p2 = ($signed(trunc_ln78_reg_2345) + $signed(m29_fu_541_p2));

assign m36_fu_568_p1 = in_data_16[5:0];

assign m41_fu_596_p1 = mul_ln272_fu_590_p2[12:0];

assign m45_fu_721_p1 = in_data_24[3:0];

assign m51_fu_668_p2 = ($signed(trunc_ln282_fu_664_p1) + $signed(trunc_ln295_fu_623_p1));

assign m52_fu_681_p2 = ($signed(sext_ln283_fu_674_p1) + $signed(sext_ln283_1_fu_678_p1));

assign m59_fu_1005_p1 = mul_ln290_fu_999_p2[8:0];

assign m62_fu_769_p2 = ($signed(mul_ln280_reg_2386) + $signed(trunc_ln293_reg_2366));

assign m66_fu_792_p0 = m62_fu_769_p2[5:0];

assign m68_fu_872_p1 = sext_ln306_3_fu_851_p1;

assign m69_fu_816_p0 = add_ln296_fu_776_p2[4:0];

assign m69_fu_816_p1 = m62_fu_769_p2[4:0];

assign m70_fu_914_p1 = sext_ln306_2_reg_2540;

assign m74_fu_1137_p1 = sext_ln305_fu_1134_p1;

assign m76_fu_1150_p2 = ($signed(m54_reg_2578) + $signed(sext_ln305_fu_1134_p1));

assign m84_fu_1158_p1 = sext_ln336_fu_1155_p1;

assign m90_fu_1053_p1 = add_ln303_fu_1019_p2[6:0];

assign m92_fu_1179_p2 = (trunc_ln323_1_fu_1175_p1 + trunc_ln323_fu_1172_p1);

assign m97_fu_1232_p2 = ($signed(trunc_ln328_fu_1228_p1) + $signed(sext_ln328_fu_1225_p1));

assign mul_ln272_fu_590_p0 = sext_ln272_fu_587_p1;

assign mul_ln272_fu_590_p1 = sext_ln272_fu_587_p1;

assign mul_ln286_fu_746_p0 = m48_fu_726_p2[2:0];

assign mul_ln306_1_fu_854_p1 = sext_ln306_3_fu_851_p1;

assign mul_ln347_fu_1346_p1 = m113_fu_1337_p2[8:0];

assign mul_ln366_fu_1502_p0 = m131_fu_1484_p2[5:0];

assign mul_ln417_1_fu_1899_p0 = sext_ln408_reg_3311;

assign mul_ln437_fu_2026_p0 = sext_ln437_fu_2022_p1;

assign mul_ln437_fu_2026_p1 = sext_ln437_fu_2022_p1;

assign mul_ln439_1_fu_2118_p0 = sext_ln439_fu_2095_p1;

assign mul_ln439_1_fu_2118_p1 = sext_ln439_fu_2095_p1;

assign mul_ln439_fu_2113_p0 = grp_fu_2304_p3[8:0];

assign mul_ln444_1_fu_2142_p0 = sext_ln444_1_fu_2092_p1;

assign mul_ln444_1_fu_2142_p1 = sext_ln444_1_fu_2092_p1;

assign mul_ln444_2_fu_2184_p1 = sext_ln444_fu_2152_p1;

assign mul_ln444_fu_2179_p1 = sext_ln444_fu_2152_p1;

assign out_data_0 = $signed(m28_fu_434_p2);

assign out_data_1 = $signed(m33_fu_462_p2);

assign out_data_10 = $signed(m122_fu_1457_p2);

assign out_data_11 = $signed(m143_fu_1511_p2);

assign out_data_12 = $signed(m150_fu_1667_p2);

assign out_data_13 = $signed(m157_fu_1741_p2);

assign out_data_14 = $signed(m158_fu_1807_p2);

assign out_data_15 = $signed(m166_fu_1761_p2);

assign out_data_16 = $signed(m184_fu_1950_p2);

assign out_data_17 = $signed(m185_fu_1835_p2);

assign out_data_18 = $signed(m202_fu_2006_p2);

assign out_data_19 = $signed(m203_fu_2214_p2);

assign out_data_2 = $signed(add_ln274_fu_617_p2);

assign out_data_20 = $signed(m204_fu_2159_p2);

assign out_data_21 = $signed(m205_fu_2016_p2);

assign out_data_22 = mul_ln437_fu_2026_p2;

assign out_data_23 = $signed(m207_fu_2240_p2);

assign out_data_24 = $signed(m208_fu_2163_p2);

assign out_data_25 = $signed(m209_fu_2052_p2);

assign out_data_26 = $signed(m210_fu_2167_p2);

assign out_data_27 = $signed(m211_fu_2171_p2);

assign out_data_28 = $signed(m212_fu_2175_p2);

assign out_data_29 = $signed(m213_fu_2226_p2);

assign out_data_3 = $signed(m64_fu_905_p2);

assign out_data_4 = $signed(m67_fu_1009_p2);

assign out_data_5 = $signed(m69_fu_816_p2);

assign out_data_6 = $signed(m79_fu_936_p2);

assign out_data_7 = $signed(m80_fu_948_p2);

assign out_data_8 = $signed(m109_fu_1325_p2);

assign out_data_9 = $signed(m114_fu_1199_p2);

assign sext_ln268_1_fu_511_p1 = in16_fu_482_p1;

assign sext_ln268_fu_507_p1 = in14_fu_478_p1;

assign sext_ln272_fu_587_p1 = in16_reg_2333;

assign sext_ln274_1_fu_613_p1 = m39_fu_578_p2;

assign sext_ln274_fu_609_p1 = m29_fu_541_p2;

assign sext_ln283_1_fu_678_p1 = add_ln268_reg_2350;

assign sext_ln283_fu_674_p1 = m42_fu_604_p2;

assign sext_ln294_fu_773_p1 = $signed(m52_reg_2450);

assign sext_ln303_1_fu_1016_p1 = $signed(m49_reg_2481);

assign sext_ln303_fu_1013_p1 = $signed(m66_reg_2514);

assign sext_ln305_fu_1134_p1 = m71_reg_2685;

assign sext_ln306_2_fu_848_p1 = m46_reg_2418;

assign sext_ln306_3_fu_851_p1 = m53_reg_2486;

assign sext_ln328_fu_1225_p1 = m90_reg_2678;

assign sext_ln330_1_fu_1245_p1 = $signed(m74_reg_2735);

assign sext_ln330_fu_1242_p1 = m91_reg_2714;

assign sext_ln336_fu_1155_p1 = $signed(m82_reg_2709);

assign sext_ln342_fu_1301_p1 = $signed(m104_reg_2821);

assign sext_ln344_fu_1334_p1 = m107_reg_2703;

assign sext_ln346_fu_1369_p1 = $signed(add_ln319_reg_2761);

assign sext_ln349_fu_1384_p1 = $signed(m116_fu_1377_p2);

assign sext_ln362_fu_1481_p1 = m123_reg_2909;

assign sext_ln363_fu_1439_p1 = m107_reg_2703;

assign sext_ln400_fu_1773_p1 = m165_reg_3204;

assign sext_ln402_fu_1863_p1 = m154_reg_3183;

assign sext_ln408_fu_1823_p1 = m151_reg_3176;

assign sext_ln413_1_fu_2064_p1 = m169_reg_3267;

assign sext_ln426_1_fu_1994_p1 = m190_reg_3414;

assign sext_ln426_fu_1991_p1 = m192_reg_3420;

assign sext_ln437_fu_2022_p1 = $signed(m195_fu_1997_p2);

assign sext_ln439_fu_2095_p1 = $signed(m175_reg_3394);

assign sext_ln444_1_fu_2092_p1 = m181_reg_3441;

assign sext_ln444_fu_2152_p1 = m189_reg_3457;

assign trunc_ln188_fu_1646_p1 = m144_fu_1641_p2[9:0];

assign trunc_ln260_1_fu_440_p1 = in_data_11[4:0];

assign trunc_ln267_1_fu_564_p1 = in_data_26[5:0];

assign trunc_ln269_fu_574_p1 = m30_fu_549_p2[7:0];

assign trunc_ln270_fu_521_p1 = mul_ln265_fu_493_p2[5:0];

assign trunc_ln276_1_fu_631_p1 = m36_fu_568_p2[3:0];

assign trunc_ln279_1_fu_652_p1 = m35_fu_555_p2[3:0];

assign trunc_ln279_fu_525_p1 = mul_ln265_fu_493_p2[3:0];

assign trunc_ln280_fu_656_p1 = mul_ln272_fu_590_p2[7:0];

assign trunc_ln281_fu_660_p1 = m30_fu_549_p2[12:0];

assign trunc_ln282_fu_664_p1 = m36_fu_568_p2[4:0];

assign trunc_ln286_fu_648_p1 = m39_fu_578_p2[2:0];

assign trunc_ln288_fu_687_p1 = m42_fu_604_p2[4:0];

assign trunc_ln292_fu_691_p1 = m46_fu_642_p2[4:0];

assign trunc_ln293_fu_529_p1 = add_ln268_fu_515_p2[7:0];

assign trunc_ln295_1_fu_627_p0 = in_data_23;

assign trunc_ln295_1_fu_627_p1 = trunc_ln295_1_fu_627_p0[4:0];

assign trunc_ln295_2_fu_868_p1 = m60_fu_863_p2[4:0];

assign trunc_ln295_fu_623_p1 = in_data_26[4:0];

assign trunc_ln298_1_fu_910_p1 = m54_fu_888_p2[5:0];

assign trunc_ln298_fu_695_p1 = mul_ln280_fu_583_p2[5:0];

assign trunc_ln299_fu_804_p1 = mul_ln299_fu_798_p2[9:0];

assign trunc_ln304_1_fu_922_p1 = mul_ln306_fu_896_p2[7:0];

assign trunc_ln304_fu_918_p1 = m54_fu_888_p2[7:0];

assign trunc_ln308_1_fu_877_p1 = m50_fu_843_p2[6:0];

assign trunc_ln308_fu_926_p1 = m54_fu_888_p2[6:0];

assign trunc_ln312_fu_881_p1 = m68_fu_872_p2[10:0];

assign trunc_ln314_fu_1037_p1 = mul_ln290_fu_999_p2[6:0];

assign trunc_ln318_1_fu_1041_p1 = m73_fu_1025_p2[4:0];

assign trunc_ln318_fu_1033_p1 = mul_ln290_fu_999_p2[4:0];

assign trunc_ln320_fu_962_p1 = m81_fu_957_p2[9:0];

assign trunc_ln321_fu_966_p1 = m70_fu_914_p2[6:0];

assign trunc_ln323_1_fu_1175_p1 = m76_fu_1150_p2[8:0];

assign trunc_ln323_fu_1172_p1 = grp_fu_2249_p3[8:0];

assign trunc_ln328_fu_1228_p1 = m96_fu_1220_p2[11:0];

assign trunc_ln329_1_fu_1185_p1 = m75_fu_1145_p2[5:0];

assign trunc_ln329_fu_1163_p1 = m84_fu_1158_p2[5:0];

assign trunc_ln332_fu_1254_p1 = add_ln330_fu_1248_p2[9:0];

assign trunc_ln338_1_fu_974_p1 = m81_fu_957_p2[5:0];

assign trunc_ln339_fu_1192_p1 = m92_fu_1179_p2[5:0];

assign trunc_ln343_fu_1122_p1 = m91_fu_1116_p2[9:0];

assign trunc_ln344_fu_1310_p1 = m111_fu_1304_p2[11:0];

assign trunc_ln345_fu_1130_p1 = m91_fu_1116_p2[8:0];

assign trunc_ln346_fu_1270_p1 = m96_fu_1220_p2[10:0];

assign trunc_ln347_fu_1213_p1 = m93_fu_1209_p2[8:0];

assign trunc_ln350_fu_1274_p1 = m93_fu_1209_p2[10:0];

assign trunc_ln351_1_fu_1278_p1 = m97_fu_1232_p2[5:0];

assign trunc_ln351_fu_1351_p1 = m112_fu_1330_p2[5:0];

assign trunc_ln353_fu_1414_p1 = m118_fu_1388_p2[5:0];

assign trunc_ln354_1_fu_1314_p1 = m111_fu_1304_p2[4:0];

assign trunc_ln354_fu_1297_p1 = m98_fu_1285_p2[4:0];

assign trunc_ln355_1_fu_1418_p1 = m115_fu_1372_p2[6:0];

assign trunc_ln355_fu_970_p1 = m81_fu_957_p2[6:0];

assign trunc_ln356_fu_1427_p1 = m120_fu_1398_p2[4:0];

assign trunc_ln359_fu_1465_p1 = grp_fu_2264_p3[10:0];

assign trunc_ln361_1_fu_1435_p1 = m119_fu_1393_p2[7:0];

assign trunc_ln361_fu_1431_p1 = m121_fu_1408_p2[7:0];

assign trunc_ln365_fu_1318_p1 = m111_fu_1304_p2[8:0];

assign trunc_ln366_fu_1498_p1 = m131_fu_1484_p2[5:0];

assign trunc_ln367_fu_1442_p1 = m118_fu_1388_p2[8:0];

assign trunc_ln371_1_fu_1582_p1 = m136_fu_1562_p2[6:0];

assign trunc_ln371_2_fu_1586_p1 = m138_fu_1566_p2[6:0];

assign trunc_ln371_fu_1578_p1 = m136_fu_1562_p2[7:0];

assign trunc_ln372_fu_1446_p1 = m115_fu_1372_p2[9:0];

assign trunc_ln373_fu_1598_p1 = m138_fu_1566_p2[5:0];

assign trunc_ln374_fu_1450_p1 = m121_fu_1408_p2[11:0];

assign trunc_ln375_fu_1602_p1 = m126_fu_1534_p2[10:0];

assign trunc_ln377_fu_1516_p1 = m130_fu_1477_p2[4:0];

assign trunc_ln380_fu_1663_p1 = m128_fu_1630_p2[7:0];

assign trunc_ln381_fu_1606_p1 = mul_ln358_fu_1544_p2[7:0];

assign trunc_ln382_1_fu_1610_p1 = mul_ln358_fu_1544_p2[6:0];

assign trunc_ln385_1_fu_1618_p1 = m141_fu_1593_p2[5:0];

assign trunc_ln385_fu_1520_p1 = m134_fu_1493_p2[5:0];

assign trunc_ln389_fu_1745_p1 = m153_fu_1737_p2[9:0];

assign trunc_ln396_1_fu_1626_p1 = m141_fu_1593_p2[4:0];

assign trunc_ln396_fu_1614_p1 = m135_fu_1558_p2[4:0];

assign trunc_ln397_fu_1708_p1 = m156_fu_1686_p2[6:0];

assign trunc_ln398_fu_1765_p1 = m159_fu_1755_p2[9:0];

assign trunc_ln400_fu_1720_p1 = m144_fu_1641_p2[8:0];

assign trunc_ln402_fu_1781_p1 = m169_fu_1776_p2[7:0];

assign trunc_ln405_1_fu_1785_p1 = m169_fu_1776_p2[5:0];

assign trunc_ln405_fu_1622_p1 = m139_fu_1573_p2[5:0];

assign trunc_ln406_1_fu_1789_p1 = m159_fu_1755_p2[5:0];

assign trunc_ln406_fu_1879_p1 = m172_fu_1871_p2[5:0];

assign trunc_ln412_fu_1724_p1 = m156_fu_1686_p2[5:0];

assign trunc_ln415_1_fu_1769_p1 = m148_fu_1733_p2[4:0];

assign trunc_ln415_2_fu_1716_p1 = m154_fu_1679_p2[4:0];

assign trunc_ln415_fu_1695_p1 = m145_fu_1650_p2[4:0];

assign trunc_ln416_fu_1793_p1 = m159_fu_1755_p2[8:0];

assign trunc_ln420_fu_1958_p1 = m183_fu_1944_p2[9:0];

assign trunc_ln421_fu_1926_p1 = m188_fu_1921_p2[7:0];

assign trunc_ln422_fu_1842_p1 = grp_fu_2283_p3[9:0];

assign trunc_ln433_fu_1978_p1 = m190_fu_1965_p2[5:0];

assign trunc_ln435_fu_2109_p1 = m182_fu_2067_p2[9:0];

assign trunc_ln438_1_fu_2101_p1 = m182_fu_2067_p2[11:0];

assign trunc_ln438_fu_1974_p1 = m183_fu_1944_p2[11:0];

assign trunc_ln439_fu_1839_p1 = grp_fu_2283_p3[8:0];

assign trunc_ln441_fu_2124_p1 = m187_fu_2076_p2[11:0];

assign trunc_ln442_1_fu_2134_p1 = m189_fu_2082_p2[7:0];

assign trunc_ln442_fu_1982_p1 = m192_fu_1970_p2[7:0];

assign trunc_ln443_1_fu_2138_p1 = m187_fu_2076_p2[8:0];

assign trunc_ln443_fu_2105_p1 = m189_fu_2082_p2[8:0];

assign trunc_ln78_fu_503_p1 = mul_ln265_fu_493_p2[4:0];

endmodule //case_7
