{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716545984124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716545984124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:19:43 2024 " "Processing started: Fri May 24 11:19:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716545984124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716545984124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716545984124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716545984346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716545984346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_1P_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM_1P_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_16_8-Behavioral " "Found design unit 1: RAM_1P_16_8-Behavioral" {  } { { "RAM_1P_16_8.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula10/part2/RAM_1P_16_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716545994269 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_16_8 " "Found entity 1: RAM_1P_16_8" {  } { { "RAM_1P_16_8.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula10/part2/RAM_1P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716545994269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716545994269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_1P_Demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM_1P_Demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_Demo-Structural " "Found design unit 1: RAM_1P_Demo-Structural" {  } { { "RAM_1P_Demo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula10/part2/RAM_1P_Demo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716545994270 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_Demo " "Found entity 1: RAM_1P_Demo" {  } { { "RAM_1P_Demo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula10/part2/RAM_1P_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716545994270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716545994270 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "DebounceUnit work RAM_1P_Demo.vhd(15) " "VHDL Use Clause error at RAM_1P_Demo.vhd(15): design library \"work\" does not contain primary unit \"DebounceUnit\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "RAM_1P_Demo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula10/part2/RAM_1P_Demo.vhd" 15 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1716545994270 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716545994366 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 24 11:19:54 2024 " "Processing ended: Fri May 24 11:19:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716545994366 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716545994366 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716545994366 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716545994366 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716545995068 ""}
