
UART1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003dd6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000013e  00800060  00003dd6  00003e6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080019e  0080019e  00003fa8  2**0
                  ALLOC
  3 .stab         0000321c  00000000  00000000  00003fa8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000124f  00000000  00000000  000071c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00008413  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d3  00000000  00000000  00008593  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000200f  00000000  00000000  00008766  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001170  00000000  00000000  0000a775  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001001  00000000  00000000  0000b8e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000c8e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c1  00000000  00000000  0000ca88  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ae  00000000  00000000  0000cd49  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d5f7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 06 0e 	jmp	0x1c0c	; 0x1c0c <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ed       	ldi	r30, 0xD6	; 214
      68:	fd e3       	ldi	r31, 0x3D	; 61
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 39       	cpi	r26, 0x9E	; 158
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e9       	ldi	r26, 0x9E	; 158
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 3a       	cpi	r26, 0xA6	; 166
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 4b 1a 	call	0x3496	; 0x3496 <main>
      8a:	0c 94 e9 1e 	jmp	0x3dd2	; 0x3dd2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 11 1c 	jmp	0x3822	; 0x3822 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a4 e8       	ldi	r26, 0x84	; 132
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2d 1c 	jmp	0x385a	; 0x385a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1d 1c 	jmp	0x383a	; 0x383a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 39 1c 	jmp	0x3872	; 0x3872 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1d 1c 	jmp	0x383a	; 0x383a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 39 1c 	jmp	0x3872	; 0x3872 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 11 1c 	jmp	0x3822	; 0x3822 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	84 e8       	ldi	r24, 0x84	; 132
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2d 1c 	jmp	0x385a	; 0x385a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1d 1c 	jmp	0x383a	; 0x383a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 39 1c 	jmp	0x3872	; 0x3872 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1d 1c 	jmp	0x383a	; 0x383a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 39 1c 	jmp	0x3872	; 0x3872 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1d 1c 	jmp	0x383a	; 0x383a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 39 1c 	jmp	0x3872	; 0x3872 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 21 1c 	jmp	0x3842	; 0x3842 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3d 1c 	jmp	0x387a	; 0x387a <__epilogue_restores__+0x20>

000007fa <__floatunsisf>:
     7fa:	a8 e0       	ldi	r26, 0x08	; 8
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
     7fe:	e3 e0       	ldi	r30, 0x03	; 3
     800:	f4 e0       	ldi	r31, 0x04	; 4
     802:	0c 94 19 1c 	jmp	0x3832	; 0x3832 <__prologue_saves__+0x10>
     806:	7b 01       	movw	r14, r22
     808:	8c 01       	movw	r16, r24
     80a:	61 15       	cp	r22, r1
     80c:	71 05       	cpc	r23, r1
     80e:	81 05       	cpc	r24, r1
     810:	91 05       	cpc	r25, r1
     812:	19 f4       	brne	.+6      	; 0x81a <__floatunsisf+0x20>
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	89 83       	std	Y+1, r24	; 0x01
     818:	60 c0       	rjmp	.+192    	; 0x8da <__stack+0x7b>
     81a:	83 e0       	ldi	r24, 0x03	; 3
     81c:	89 83       	std	Y+1, r24	; 0x01
     81e:	8e e1       	ldi	r24, 0x1E	; 30
     820:	c8 2e       	mov	r12, r24
     822:	d1 2c       	mov	r13, r1
     824:	dc 82       	std	Y+4, r13	; 0x04
     826:	cb 82       	std	Y+3, r12	; 0x03
     828:	ed 82       	std	Y+5, r14	; 0x05
     82a:	fe 82       	std	Y+6, r15	; 0x06
     82c:	0f 83       	std	Y+7, r16	; 0x07
     82e:	18 87       	std	Y+8, r17	; 0x08
     830:	c8 01       	movw	r24, r16
     832:	b7 01       	movw	r22, r14
     834:	0e 94 76 04 	call	0x8ec	; 0x8ec <__clzsi2>
     838:	fc 01       	movw	r30, r24
     83a:	31 97       	sbiw	r30, 0x01	; 1
     83c:	f7 ff       	sbrs	r31, 7
     83e:	3b c0       	rjmp	.+118    	; 0x8b6 <__stack+0x57>
     840:	22 27       	eor	r18, r18
     842:	33 27       	eor	r19, r19
     844:	2e 1b       	sub	r18, r30
     846:	3f 0b       	sbc	r19, r31
     848:	57 01       	movw	r10, r14
     84a:	68 01       	movw	r12, r16
     84c:	02 2e       	mov	r0, r18
     84e:	04 c0       	rjmp	.+8      	; 0x858 <__floatunsisf+0x5e>
     850:	d6 94       	lsr	r13
     852:	c7 94       	ror	r12
     854:	b7 94       	ror	r11
     856:	a7 94       	ror	r10
     858:	0a 94       	dec	r0
     85a:	d2 f7       	brpl	.-12     	; 0x850 <__floatunsisf+0x56>
     85c:	40 e0       	ldi	r20, 0x00	; 0
     85e:	50 e0       	ldi	r21, 0x00	; 0
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	70 e0       	ldi	r23, 0x00	; 0
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	a0 e0       	ldi	r26, 0x00	; 0
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	88 0f       	add	r24, r24
     870:	99 1f       	adc	r25, r25
     872:	aa 1f       	adc	r26, r26
     874:	bb 1f       	adc	r27, r27
     876:	2a 95       	dec	r18
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	01 97       	sbiw	r24, 0x01	; 1
     87c:	a1 09       	sbc	r26, r1
     87e:	b1 09       	sbc	r27, r1
     880:	8e 21       	and	r24, r14
     882:	9f 21       	and	r25, r15
     884:	a0 23       	and	r26, r16
     886:	b1 23       	and	r27, r17
     888:	00 97       	sbiw	r24, 0x00	; 0
     88a:	a1 05       	cpc	r26, r1
     88c:	b1 05       	cpc	r27, r1
     88e:	21 f0       	breq	.+8      	; 0x898 <__stack+0x39>
     890:	41 e0       	ldi	r20, 0x01	; 1
     892:	50 e0       	ldi	r21, 0x00	; 0
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	4a 29       	or	r20, r10
     89a:	5b 29       	or	r21, r11
     89c:	6c 29       	or	r22, r12
     89e:	7d 29       	or	r23, r13
     8a0:	4d 83       	std	Y+5, r20	; 0x05
     8a2:	5e 83       	std	Y+6, r21	; 0x06
     8a4:	6f 83       	std	Y+7, r22	; 0x07
     8a6:	78 87       	std	Y+8, r23	; 0x08
     8a8:	8e e1       	ldi	r24, 0x1E	; 30
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	8e 1b       	sub	r24, r30
     8ae:	9f 0b       	sbc	r25, r31
     8b0:	9c 83       	std	Y+4, r25	; 0x04
     8b2:	8b 83       	std	Y+3, r24	; 0x03
     8b4:	12 c0       	rjmp	.+36     	; 0x8da <__stack+0x7b>
     8b6:	30 97       	sbiw	r30, 0x00	; 0
     8b8:	81 f0       	breq	.+32     	; 0x8da <__stack+0x7b>
     8ba:	0e 2e       	mov	r0, r30
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <__stack+0x67>
     8be:	ee 0c       	add	r14, r14
     8c0:	ff 1c       	adc	r15, r15
     8c2:	00 1f       	adc	r16, r16
     8c4:	11 1f       	adc	r17, r17
     8c6:	0a 94       	dec	r0
     8c8:	d2 f7       	brpl	.-12     	; 0x8be <__stack+0x5f>
     8ca:	ed 82       	std	Y+5, r14	; 0x05
     8cc:	fe 82       	std	Y+6, r15	; 0x06
     8ce:	0f 83       	std	Y+7, r16	; 0x07
     8d0:	18 87       	std	Y+8, r17	; 0x08
     8d2:	ce 1a       	sub	r12, r30
     8d4:	df 0a       	sbc	r13, r31
     8d6:	dc 82       	std	Y+4, r13	; 0x04
     8d8:	cb 82       	std	Y+3, r12	; 0x03
     8da:	1a 82       	std	Y+2, r1	; 0x02
     8dc:	ce 01       	movw	r24, r28
     8de:	01 96       	adiw	r24, 0x01	; 1
     8e0:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     8e4:	28 96       	adiw	r28, 0x08	; 8
     8e6:	ea e0       	ldi	r30, 0x0A	; 10
     8e8:	0c 94 35 1c 	jmp	0x386a	; 0x386a <__epilogue_restores__+0x10>

000008ec <__clzsi2>:
     8ec:	ef 92       	push	r14
     8ee:	ff 92       	push	r15
     8f0:	0f 93       	push	r16
     8f2:	1f 93       	push	r17
     8f4:	7b 01       	movw	r14, r22
     8f6:	8c 01       	movw	r16, r24
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	e8 16       	cp	r14, r24
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	f8 06       	cpc	r15, r24
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	08 07       	cpc	r16, r24
     904:	80 e0       	ldi	r24, 0x00	; 0
     906:	18 07       	cpc	r17, r24
     908:	88 f4       	brcc	.+34     	; 0x92c <__clzsi2+0x40>
     90a:	8f ef       	ldi	r24, 0xFF	; 255
     90c:	e8 16       	cp	r14, r24
     90e:	f1 04       	cpc	r15, r1
     910:	01 05       	cpc	r16, r1
     912:	11 05       	cpc	r17, r1
     914:	31 f0       	breq	.+12     	; 0x922 <__clzsi2+0x36>
     916:	28 f0       	brcs	.+10     	; 0x922 <__clzsi2+0x36>
     918:	88 e0       	ldi	r24, 0x08	; 8
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	a0 e0       	ldi	r26, 0x00	; 0
     91e:	b0 e0       	ldi	r27, 0x00	; 0
     920:	17 c0       	rjmp	.+46     	; 0x950 <__clzsi2+0x64>
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	a0 e0       	ldi	r26, 0x00	; 0
     928:	b0 e0       	ldi	r27, 0x00	; 0
     92a:	12 c0       	rjmp	.+36     	; 0x950 <__clzsi2+0x64>
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	e8 16       	cp	r14, r24
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	f8 06       	cpc	r15, r24
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	08 07       	cpc	r16, r24
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	18 07       	cpc	r17, r24
     93c:	28 f0       	brcs	.+10     	; 0x948 <__clzsi2+0x5c>
     93e:	88 e1       	ldi	r24, 0x18	; 24
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	04 c0       	rjmp	.+8      	; 0x950 <__clzsi2+0x64>
     948:	80 e1       	ldi	r24, 0x10	; 16
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	a0 e0       	ldi	r26, 0x00	; 0
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	20 e2       	ldi	r18, 0x20	; 32
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	50 e0       	ldi	r21, 0x00	; 0
     958:	28 1b       	sub	r18, r24
     95a:	39 0b       	sbc	r19, r25
     95c:	4a 0b       	sbc	r20, r26
     95e:	5b 0b       	sbc	r21, r27
     960:	04 c0       	rjmp	.+8      	; 0x96a <__clzsi2+0x7e>
     962:	16 95       	lsr	r17
     964:	07 95       	ror	r16
     966:	f7 94       	ror	r15
     968:	e7 94       	ror	r14
     96a:	8a 95       	dec	r24
     96c:	d2 f7       	brpl	.-12     	; 0x962 <__clzsi2+0x76>
     96e:	f7 01       	movw	r30, r14
     970:	e4 57       	subi	r30, 0x74	; 116
     972:	ff 4f       	sbci	r31, 0xFF	; 255
     974:	80 81       	ld	r24, Z
     976:	28 1b       	sub	r18, r24
     978:	31 09       	sbc	r19, r1
     97a:	41 09       	sbc	r20, r1
     97c:	51 09       	sbc	r21, r1
     97e:	c9 01       	movw	r24, r18
     980:	1f 91       	pop	r17
     982:	0f 91       	pop	r16
     984:	ff 90       	pop	r15
     986:	ef 90       	pop	r14
     988:	08 95       	ret

0000098a <__pack_f>:
     98a:	df 92       	push	r13
     98c:	ef 92       	push	r14
     98e:	ff 92       	push	r15
     990:	0f 93       	push	r16
     992:	1f 93       	push	r17
     994:	fc 01       	movw	r30, r24
     996:	e4 80       	ldd	r14, Z+4	; 0x04
     998:	f5 80       	ldd	r15, Z+5	; 0x05
     99a:	06 81       	ldd	r16, Z+6	; 0x06
     99c:	17 81       	ldd	r17, Z+7	; 0x07
     99e:	d1 80       	ldd	r13, Z+1	; 0x01
     9a0:	80 81       	ld	r24, Z
     9a2:	82 30       	cpi	r24, 0x02	; 2
     9a4:	48 f4       	brcc	.+18     	; 0x9b8 <__pack_f+0x2e>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	a0 e1       	ldi	r26, 0x10	; 16
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	e8 2a       	or	r14, r24
     9b0:	f9 2a       	or	r15, r25
     9b2:	0a 2b       	or	r16, r26
     9b4:	1b 2b       	or	r17, r27
     9b6:	a5 c0       	rjmp	.+330    	; 0xb02 <__pack_f+0x178>
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	09 f4       	brne	.+2      	; 0x9be <__pack_f+0x34>
     9bc:	9f c0       	rjmp	.+318    	; 0xafc <__pack_f+0x172>
     9be:	82 30       	cpi	r24, 0x02	; 2
     9c0:	21 f4       	brne	.+8      	; 0x9ca <__pack_f+0x40>
     9c2:	ee 24       	eor	r14, r14
     9c4:	ff 24       	eor	r15, r15
     9c6:	87 01       	movw	r16, r14
     9c8:	05 c0       	rjmp	.+10     	; 0x9d4 <__pack_f+0x4a>
     9ca:	e1 14       	cp	r14, r1
     9cc:	f1 04       	cpc	r15, r1
     9ce:	01 05       	cpc	r16, r1
     9d0:	11 05       	cpc	r17, r1
     9d2:	19 f4       	brne	.+6      	; 0x9da <__pack_f+0x50>
     9d4:	e0 e0       	ldi	r30, 0x00	; 0
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	96 c0       	rjmp	.+300    	; 0xb06 <__pack_f+0x17c>
     9da:	62 81       	ldd	r22, Z+2	; 0x02
     9dc:	73 81       	ldd	r23, Z+3	; 0x03
     9de:	9f ef       	ldi	r25, 0xFF	; 255
     9e0:	62 38       	cpi	r22, 0x82	; 130
     9e2:	79 07       	cpc	r23, r25
     9e4:	0c f0       	brlt	.+2      	; 0x9e8 <__pack_f+0x5e>
     9e6:	5b c0       	rjmp	.+182    	; 0xa9e <__pack_f+0x114>
     9e8:	22 e8       	ldi	r18, 0x82	; 130
     9ea:	3f ef       	ldi	r19, 0xFF	; 255
     9ec:	26 1b       	sub	r18, r22
     9ee:	37 0b       	sbc	r19, r23
     9f0:	2a 31       	cpi	r18, 0x1A	; 26
     9f2:	31 05       	cpc	r19, r1
     9f4:	2c f0       	brlt	.+10     	; 0xa00 <__pack_f+0x76>
     9f6:	20 e0       	ldi	r18, 0x00	; 0
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	40 e0       	ldi	r20, 0x00	; 0
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	2a c0       	rjmp	.+84     	; 0xa54 <__pack_f+0xca>
     a00:	b8 01       	movw	r22, r16
     a02:	a7 01       	movw	r20, r14
     a04:	02 2e       	mov	r0, r18
     a06:	04 c0       	rjmp	.+8      	; 0xa10 <__pack_f+0x86>
     a08:	76 95       	lsr	r23
     a0a:	67 95       	ror	r22
     a0c:	57 95       	ror	r21
     a0e:	47 95       	ror	r20
     a10:	0a 94       	dec	r0
     a12:	d2 f7       	brpl	.-12     	; 0xa08 <__pack_f+0x7e>
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	a0 e0       	ldi	r26, 0x00	; 0
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <__pack_f+0x9c>
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	aa 1f       	adc	r26, r26
     a24:	bb 1f       	adc	r27, r27
     a26:	2a 95       	dec	r18
     a28:	d2 f7       	brpl	.-12     	; 0xa1e <__pack_f+0x94>
     a2a:	01 97       	sbiw	r24, 0x01	; 1
     a2c:	a1 09       	sbc	r26, r1
     a2e:	b1 09       	sbc	r27, r1
     a30:	8e 21       	and	r24, r14
     a32:	9f 21       	and	r25, r15
     a34:	a0 23       	and	r26, r16
     a36:	b1 23       	and	r27, r17
     a38:	00 97       	sbiw	r24, 0x00	; 0
     a3a:	a1 05       	cpc	r26, r1
     a3c:	b1 05       	cpc	r27, r1
     a3e:	21 f0       	breq	.+8      	; 0xa48 <__pack_f+0xbe>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	a0 e0       	ldi	r26, 0x00	; 0
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	9a 01       	movw	r18, r20
     a4a:	ab 01       	movw	r20, r22
     a4c:	28 2b       	or	r18, r24
     a4e:	39 2b       	or	r19, r25
     a50:	4a 2b       	or	r20, r26
     a52:	5b 2b       	or	r21, r27
     a54:	da 01       	movw	r26, r20
     a56:	c9 01       	movw	r24, r18
     a58:	8f 77       	andi	r24, 0x7F	; 127
     a5a:	90 70       	andi	r25, 0x00	; 0
     a5c:	a0 70       	andi	r26, 0x00	; 0
     a5e:	b0 70       	andi	r27, 0x00	; 0
     a60:	80 34       	cpi	r24, 0x40	; 64
     a62:	91 05       	cpc	r25, r1
     a64:	a1 05       	cpc	r26, r1
     a66:	b1 05       	cpc	r27, r1
     a68:	39 f4       	brne	.+14     	; 0xa78 <__pack_f+0xee>
     a6a:	27 ff       	sbrs	r18, 7
     a6c:	09 c0       	rjmp	.+18     	; 0xa80 <__pack_f+0xf6>
     a6e:	20 5c       	subi	r18, 0xC0	; 192
     a70:	3f 4f       	sbci	r19, 0xFF	; 255
     a72:	4f 4f       	sbci	r20, 0xFF	; 255
     a74:	5f 4f       	sbci	r21, 0xFF	; 255
     a76:	04 c0       	rjmp	.+8      	; 0xa80 <__pack_f+0xf6>
     a78:	21 5c       	subi	r18, 0xC1	; 193
     a7a:	3f 4f       	sbci	r19, 0xFF	; 255
     a7c:	4f 4f       	sbci	r20, 0xFF	; 255
     a7e:	5f 4f       	sbci	r21, 0xFF	; 255
     a80:	e0 e0       	ldi	r30, 0x00	; 0
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	20 30       	cpi	r18, 0x00	; 0
     a86:	a0 e0       	ldi	r26, 0x00	; 0
     a88:	3a 07       	cpc	r19, r26
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	4a 07       	cpc	r20, r26
     a8e:	a0 e4       	ldi	r26, 0x40	; 64
     a90:	5a 07       	cpc	r21, r26
     a92:	10 f0       	brcs	.+4      	; 0xa98 <__pack_f+0x10e>
     a94:	e1 e0       	ldi	r30, 0x01	; 1
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	79 01       	movw	r14, r18
     a9a:	8a 01       	movw	r16, r20
     a9c:	27 c0       	rjmp	.+78     	; 0xaec <__pack_f+0x162>
     a9e:	60 38       	cpi	r22, 0x80	; 128
     aa0:	71 05       	cpc	r23, r1
     aa2:	64 f5       	brge	.+88     	; 0xafc <__pack_f+0x172>
     aa4:	fb 01       	movw	r30, r22
     aa6:	e1 58       	subi	r30, 0x81	; 129
     aa8:	ff 4f       	sbci	r31, 0xFF	; 255
     aaa:	d8 01       	movw	r26, r16
     aac:	c7 01       	movw	r24, r14
     aae:	8f 77       	andi	r24, 0x7F	; 127
     ab0:	90 70       	andi	r25, 0x00	; 0
     ab2:	a0 70       	andi	r26, 0x00	; 0
     ab4:	b0 70       	andi	r27, 0x00	; 0
     ab6:	80 34       	cpi	r24, 0x40	; 64
     ab8:	91 05       	cpc	r25, r1
     aba:	a1 05       	cpc	r26, r1
     abc:	b1 05       	cpc	r27, r1
     abe:	39 f4       	brne	.+14     	; 0xace <__pack_f+0x144>
     ac0:	e7 fe       	sbrs	r14, 7
     ac2:	0d c0       	rjmp	.+26     	; 0xade <__pack_f+0x154>
     ac4:	80 e4       	ldi	r24, 0x40	; 64
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	a0 e0       	ldi	r26, 0x00	; 0
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <__pack_f+0x14c>
     ace:	8f e3       	ldi	r24, 0x3F	; 63
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	e8 0e       	add	r14, r24
     ad8:	f9 1e       	adc	r15, r25
     ada:	0a 1f       	adc	r16, r26
     adc:	1b 1f       	adc	r17, r27
     ade:	17 ff       	sbrs	r17, 7
     ae0:	05 c0       	rjmp	.+10     	; 0xaec <__pack_f+0x162>
     ae2:	16 95       	lsr	r17
     ae4:	07 95       	ror	r16
     ae6:	f7 94       	ror	r15
     ae8:	e7 94       	ror	r14
     aea:	31 96       	adiw	r30, 0x01	; 1
     aec:	87 e0       	ldi	r24, 0x07	; 7
     aee:	16 95       	lsr	r17
     af0:	07 95       	ror	r16
     af2:	f7 94       	ror	r15
     af4:	e7 94       	ror	r14
     af6:	8a 95       	dec	r24
     af8:	d1 f7       	brne	.-12     	; 0xaee <__pack_f+0x164>
     afa:	05 c0       	rjmp	.+10     	; 0xb06 <__pack_f+0x17c>
     afc:	ee 24       	eor	r14, r14
     afe:	ff 24       	eor	r15, r15
     b00:	87 01       	movw	r16, r14
     b02:	ef ef       	ldi	r30, 0xFF	; 255
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	6e 2f       	mov	r22, r30
     b08:	67 95       	ror	r22
     b0a:	66 27       	eor	r22, r22
     b0c:	67 95       	ror	r22
     b0e:	90 2f       	mov	r25, r16
     b10:	9f 77       	andi	r25, 0x7F	; 127
     b12:	d7 94       	ror	r13
     b14:	dd 24       	eor	r13, r13
     b16:	d7 94       	ror	r13
     b18:	8e 2f       	mov	r24, r30
     b1a:	86 95       	lsr	r24
     b1c:	49 2f       	mov	r20, r25
     b1e:	46 2b       	or	r20, r22
     b20:	58 2f       	mov	r21, r24
     b22:	5d 29       	or	r21, r13
     b24:	b7 01       	movw	r22, r14
     b26:	ca 01       	movw	r24, r20
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	08 95       	ret

00000b34 <__unpack_f>:
     b34:	fc 01       	movw	r30, r24
     b36:	db 01       	movw	r26, r22
     b38:	40 81       	ld	r20, Z
     b3a:	51 81       	ldd	r21, Z+1	; 0x01
     b3c:	22 81       	ldd	r18, Z+2	; 0x02
     b3e:	62 2f       	mov	r22, r18
     b40:	6f 77       	andi	r22, 0x7F	; 127
     b42:	70 e0       	ldi	r23, 0x00	; 0
     b44:	22 1f       	adc	r18, r18
     b46:	22 27       	eor	r18, r18
     b48:	22 1f       	adc	r18, r18
     b4a:	93 81       	ldd	r25, Z+3	; 0x03
     b4c:	89 2f       	mov	r24, r25
     b4e:	88 0f       	add	r24, r24
     b50:	82 2b       	or	r24, r18
     b52:	28 2f       	mov	r18, r24
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	99 1f       	adc	r25, r25
     b58:	99 27       	eor	r25, r25
     b5a:	99 1f       	adc	r25, r25
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	9c 93       	st	X, r25
     b60:	11 97       	sbiw	r26, 0x01	; 1
     b62:	21 15       	cp	r18, r1
     b64:	31 05       	cpc	r19, r1
     b66:	a9 f5       	brne	.+106    	; 0xbd2 <__unpack_f+0x9e>
     b68:	41 15       	cp	r20, r1
     b6a:	51 05       	cpc	r21, r1
     b6c:	61 05       	cpc	r22, r1
     b6e:	71 05       	cpc	r23, r1
     b70:	11 f4       	brne	.+4      	; 0xb76 <__unpack_f+0x42>
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	37 c0       	rjmp	.+110    	; 0xbe4 <__unpack_f+0xb0>
     b76:	82 e8       	ldi	r24, 0x82	; 130
     b78:	9f ef       	ldi	r25, 0xFF	; 255
     b7a:	13 96       	adiw	r26, 0x03	; 3
     b7c:	9c 93       	st	X, r25
     b7e:	8e 93       	st	-X, r24
     b80:	12 97       	sbiw	r26, 0x02	; 2
     b82:	9a 01       	movw	r18, r20
     b84:	ab 01       	movw	r20, r22
     b86:	67 e0       	ldi	r22, 0x07	; 7
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	44 1f       	adc	r20, r20
     b8e:	55 1f       	adc	r21, r21
     b90:	6a 95       	dec	r22
     b92:	d1 f7       	brne	.-12     	; 0xb88 <__unpack_f+0x54>
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	8c 93       	st	X, r24
     b98:	0d c0       	rjmp	.+26     	; 0xbb4 <__unpack_f+0x80>
     b9a:	22 0f       	add	r18, r18
     b9c:	33 1f       	adc	r19, r19
     b9e:	44 1f       	adc	r20, r20
     ba0:	55 1f       	adc	r21, r21
     ba2:	12 96       	adiw	r26, 0x02	; 2
     ba4:	8d 91       	ld	r24, X+
     ba6:	9c 91       	ld	r25, X
     ba8:	13 97       	sbiw	r26, 0x03	; 3
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	13 96       	adiw	r26, 0x03	; 3
     bae:	9c 93       	st	X, r25
     bb0:	8e 93       	st	-X, r24
     bb2:	12 97       	sbiw	r26, 0x02	; 2
     bb4:	20 30       	cpi	r18, 0x00	; 0
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	38 07       	cpc	r19, r24
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	48 07       	cpc	r20, r24
     bbe:	80 e4       	ldi	r24, 0x40	; 64
     bc0:	58 07       	cpc	r21, r24
     bc2:	58 f3       	brcs	.-42     	; 0xb9a <__unpack_f+0x66>
     bc4:	14 96       	adiw	r26, 0x04	; 4
     bc6:	2d 93       	st	X+, r18
     bc8:	3d 93       	st	X+, r19
     bca:	4d 93       	st	X+, r20
     bcc:	5c 93       	st	X, r21
     bce:	17 97       	sbiw	r26, 0x07	; 7
     bd0:	08 95       	ret
     bd2:	2f 3f       	cpi	r18, 0xFF	; 255
     bd4:	31 05       	cpc	r19, r1
     bd6:	79 f4       	brne	.+30     	; 0xbf6 <__unpack_f+0xc2>
     bd8:	41 15       	cp	r20, r1
     bda:	51 05       	cpc	r21, r1
     bdc:	61 05       	cpc	r22, r1
     bde:	71 05       	cpc	r23, r1
     be0:	19 f4       	brne	.+6      	; 0xbe8 <__unpack_f+0xb4>
     be2:	84 e0       	ldi	r24, 0x04	; 4
     be4:	8c 93       	st	X, r24
     be6:	08 95       	ret
     be8:	64 ff       	sbrs	r22, 4
     bea:	03 c0       	rjmp	.+6      	; 0xbf2 <__unpack_f+0xbe>
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	8c 93       	st	X, r24
     bf0:	12 c0       	rjmp	.+36     	; 0xc16 <__unpack_f+0xe2>
     bf2:	1c 92       	st	X, r1
     bf4:	10 c0       	rjmp	.+32     	; 0xc16 <__unpack_f+0xe2>
     bf6:	2f 57       	subi	r18, 0x7F	; 127
     bf8:	30 40       	sbci	r19, 0x00	; 0
     bfa:	13 96       	adiw	r26, 0x03	; 3
     bfc:	3c 93       	st	X, r19
     bfe:	2e 93       	st	-X, r18
     c00:	12 97       	sbiw	r26, 0x02	; 2
     c02:	83 e0       	ldi	r24, 0x03	; 3
     c04:	8c 93       	st	X, r24
     c06:	87 e0       	ldi	r24, 0x07	; 7
     c08:	44 0f       	add	r20, r20
     c0a:	55 1f       	adc	r21, r21
     c0c:	66 1f       	adc	r22, r22
     c0e:	77 1f       	adc	r23, r23
     c10:	8a 95       	dec	r24
     c12:	d1 f7       	brne	.-12     	; 0xc08 <__unpack_f+0xd4>
     c14:	70 64       	ori	r23, 0x40	; 64
     c16:	14 96       	adiw	r26, 0x04	; 4
     c18:	4d 93       	st	X+, r20
     c1a:	5d 93       	st	X+, r21
     c1c:	6d 93       	st	X+, r22
     c1e:	7c 93       	st	X, r23
     c20:	17 97       	sbiw	r26, 0x07	; 7
     c22:	08 95       	ret

00000c24 <__fpcmp_parts_f>:
     c24:	1f 93       	push	r17
     c26:	dc 01       	movw	r26, r24
     c28:	fb 01       	movw	r30, r22
     c2a:	9c 91       	ld	r25, X
     c2c:	92 30       	cpi	r25, 0x02	; 2
     c2e:	08 f4       	brcc	.+2      	; 0xc32 <__fpcmp_parts_f+0xe>
     c30:	47 c0       	rjmp	.+142    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c32:	80 81       	ld	r24, Z
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	08 f4       	brcc	.+2      	; 0xc3a <__fpcmp_parts_f+0x16>
     c38:	43 c0       	rjmp	.+134    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c3a:	94 30       	cpi	r25, 0x04	; 4
     c3c:	51 f4       	brne	.+20     	; 0xc52 <__fpcmp_parts_f+0x2e>
     c3e:	11 96       	adiw	r26, 0x01	; 1
     c40:	1c 91       	ld	r17, X
     c42:	84 30       	cpi	r24, 0x04	; 4
     c44:	99 f5       	brne	.+102    	; 0xcac <__fpcmp_parts_f+0x88>
     c46:	81 81       	ldd	r24, Z+1	; 0x01
     c48:	68 2f       	mov	r22, r24
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	61 1b       	sub	r22, r17
     c4e:	71 09       	sbc	r23, r1
     c50:	3f c0       	rjmp	.+126    	; 0xcd0 <__fpcmp_parts_f+0xac>
     c52:	84 30       	cpi	r24, 0x04	; 4
     c54:	21 f0       	breq	.+8      	; 0xc5e <__fpcmp_parts_f+0x3a>
     c56:	92 30       	cpi	r25, 0x02	; 2
     c58:	31 f4       	brne	.+12     	; 0xc66 <__fpcmp_parts_f+0x42>
     c5a:	82 30       	cpi	r24, 0x02	; 2
     c5c:	b9 f1       	breq	.+110    	; 0xccc <__fpcmp_parts_f+0xa8>
     c5e:	81 81       	ldd	r24, Z+1	; 0x01
     c60:	88 23       	and	r24, r24
     c62:	89 f1       	breq	.+98     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     c64:	2d c0       	rjmp	.+90     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c66:	11 96       	adiw	r26, 0x01	; 1
     c68:	1c 91       	ld	r17, X
     c6a:	11 97       	sbiw	r26, 0x01	; 1
     c6c:	82 30       	cpi	r24, 0x02	; 2
     c6e:	f1 f0       	breq	.+60     	; 0xcac <__fpcmp_parts_f+0x88>
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	18 17       	cp	r17, r24
     c74:	d9 f4       	brne	.+54     	; 0xcac <__fpcmp_parts_f+0x88>
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	2d 91       	ld	r18, X+
     c7a:	3c 91       	ld	r19, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	82 81       	ldd	r24, Z+2	; 0x02
     c80:	93 81       	ldd	r25, Z+3	; 0x03
     c82:	82 17       	cp	r24, r18
     c84:	93 07       	cpc	r25, r19
     c86:	94 f0       	brlt	.+36     	; 0xcac <__fpcmp_parts_f+0x88>
     c88:	28 17       	cp	r18, r24
     c8a:	39 07       	cpc	r19, r25
     c8c:	bc f0       	brlt	.+46     	; 0xcbc <__fpcmp_parts_f+0x98>
     c8e:	14 96       	adiw	r26, 0x04	; 4
     c90:	8d 91       	ld	r24, X+
     c92:	9d 91       	ld	r25, X+
     c94:	0d 90       	ld	r0, X+
     c96:	bc 91       	ld	r27, X
     c98:	a0 2d       	mov	r26, r0
     c9a:	24 81       	ldd	r18, Z+4	; 0x04
     c9c:	35 81       	ldd	r19, Z+5	; 0x05
     c9e:	46 81       	ldd	r20, Z+6	; 0x06
     ca0:	57 81       	ldd	r21, Z+7	; 0x07
     ca2:	28 17       	cp	r18, r24
     ca4:	39 07       	cpc	r19, r25
     ca6:	4a 07       	cpc	r20, r26
     ca8:	5b 07       	cpc	r21, r27
     caa:	18 f4       	brcc	.+6      	; 0xcb2 <__fpcmp_parts_f+0x8e>
     cac:	11 23       	and	r17, r17
     cae:	41 f0       	breq	.+16     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     cb0:	0a c0       	rjmp	.+20     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cb2:	82 17       	cp	r24, r18
     cb4:	93 07       	cpc	r25, r19
     cb6:	a4 07       	cpc	r26, r20
     cb8:	b5 07       	cpc	r27, r21
     cba:	40 f4       	brcc	.+16     	; 0xccc <__fpcmp_parts_f+0xa8>
     cbc:	11 23       	and	r17, r17
     cbe:	19 f0       	breq	.+6      	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cc0:	61 e0       	ldi	r22, 0x01	; 1
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	05 c0       	rjmp	.+10     	; 0xcd0 <__fpcmp_parts_f+0xac>
     cc6:	6f ef       	ldi	r22, 0xFF	; 255
     cc8:	7f ef       	ldi	r23, 0xFF	; 255
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <__fpcmp_parts_f+0xac>
     ccc:	60 e0       	ldi	r22, 0x00	; 0
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	cb 01       	movw	r24, r22
     cd2:	1f 91       	pop	r17
     cd4:	08 95       	ret

00000cd6 <UART_Init>:
#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"
#include <stdio.h>

void UART_Init (u32 BoadRate , u8 DataSize)
{
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	cd b7       	in	r28, 0x3d	; 61
     cdc:	de b7       	in	r29, 0x3e	; 62
     cde:	29 97       	sbiw	r28, 0x09	; 9
     ce0:	0f b6       	in	r0, 0x3f	; 63
     ce2:	f8 94       	cli
     ce4:	de bf       	out	0x3e, r29	; 62
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	cd bf       	out	0x3d, r28	; 61
     cea:	6b 83       	std	Y+3, r22	; 0x03
     cec:	7c 83       	std	Y+4, r23	; 0x04
     cee:	8d 83       	std	Y+5, r24	; 0x05
     cf0:	9e 83       	std	Y+6, r25	; 0x06
     cf2:	4f 83       	std	Y+7, r20	; 0x07
	u16 UBRR = (8000000/(16*BoadRate))-1 ;
     cf4:	8b 81       	ldd	r24, Y+3	; 0x03
     cf6:	9c 81       	ldd	r25, Y+4	; 0x04
     cf8:	ad 81       	ldd	r26, Y+5	; 0x05
     cfa:	be 81       	ldd	r27, Y+6	; 0x06
     cfc:	88 0f       	add	r24, r24
     cfe:	99 1f       	adc	r25, r25
     d00:	aa 1f       	adc	r26, r26
     d02:	bb 1f       	adc	r27, r27
     d04:	88 0f       	add	r24, r24
     d06:	99 1f       	adc	r25, r25
     d08:	aa 1f       	adc	r26, r26
     d0a:	bb 1f       	adc	r27, r27
     d0c:	88 0f       	add	r24, r24
     d0e:	99 1f       	adc	r25, r25
     d10:	aa 1f       	adc	r26, r26
     d12:	bb 1f       	adc	r27, r27
     d14:	88 0f       	add	r24, r24
     d16:	99 1f       	adc	r25, r25
     d18:	aa 1f       	adc	r26, r26
     d1a:	bb 1f       	adc	r27, r27
     d1c:	9c 01       	movw	r18, r24
     d1e:	ad 01       	movw	r20, r26
     d20:	80 e0       	ldi	r24, 0x00	; 0
     d22:	92 e1       	ldi	r25, 0x12	; 18
     d24:	aa e7       	ldi	r26, 0x7A	; 122
     d26:	b0 e0       	ldi	r27, 0x00	; 0
     d28:	bc 01       	movw	r22, r24
     d2a:	cd 01       	movw	r24, r26
     d2c:	0e 94 ef 1b 	call	0x37de	; 0x37de <__udivmodsi4>
     d30:	da 01       	movw	r26, r20
     d32:	c9 01       	movw	r24, r18
     d34:	01 97       	sbiw	r24, 0x01	; 1
     d36:	9a 83       	std	Y+2, r25	; 0x02
     d38:	89 83       	std	Y+1, r24	; 0x01
	UBRRL = (u8)UBRR ;
     d3a:	e9 e2       	ldi	r30, 0x29	; 41
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	89 81       	ldd	r24, Y+1	; 0x01
     d40:	80 83       	st	Z, r24
	UBRRH = UBRR>>8 ;
     d42:	e0 e4       	ldi	r30, 0x40	; 64
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	89 81       	ldd	r24, Y+1	; 0x01
     d48:	9a 81       	ldd	r25, Y+2	; 0x02
     d4a:	89 2f       	mov	r24, r25
     d4c:	99 27       	eor	r25, r25
     d4e:	80 83       	st	Z, r24

	SET_BIT(UCSRB , TXEN) ;
     d50:	aa e2       	ldi	r26, 0x2A	; 42
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	ea e2       	ldi	r30, 0x2A	; 42
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	88 60       	ori	r24, 0x08	; 8
     d5c:	8c 93       	st	X, r24
	SET_BIT(UCSRB , RXEN) ;
     d5e:	aa e2       	ldi	r26, 0x2A	; 42
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	ea e2       	ldi	r30, 0x2A	; 42
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	80 61       	ori	r24, 0x10	; 16
     d6a:	8c 93       	st	X, r24

	switch (DataSize)
     d6c:	8f 81       	ldd	r24, Y+7	; 0x07
     d6e:	28 2f       	mov	r18, r24
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	39 87       	std	Y+9, r19	; 0x09
     d74:	28 87       	std	Y+8, r18	; 0x08
     d76:	88 85       	ldd	r24, Y+8	; 0x08
     d78:	99 85       	ldd	r25, Y+9	; 0x09
     d7a:	87 30       	cpi	r24, 0x07	; 7
     d7c:	91 05       	cpc	r25, r1
     d7e:	09 f4       	brne	.+2      	; 0xd82 <UART_Init+0xac>
     d80:	57 c0       	rjmp	.+174    	; 0xe30 <UART_Init+0x15a>
     d82:	28 85       	ldd	r18, Y+8	; 0x08
     d84:	39 85       	ldd	r19, Y+9	; 0x09
     d86:	28 30       	cpi	r18, 0x08	; 8
     d88:	31 05       	cpc	r19, r1
     d8a:	5c f4       	brge	.+22     	; 0xda2 <UART_Init+0xcc>
     d8c:	88 85       	ldd	r24, Y+8	; 0x08
     d8e:	99 85       	ldd	r25, Y+9	; 0x09
     d90:	85 30       	cpi	r24, 0x05	; 5
     d92:	91 05       	cpc	r25, r1
     d94:	99 f0       	breq	.+38     	; 0xdbc <UART_Init+0xe6>
     d96:	28 85       	ldd	r18, Y+8	; 0x08
     d98:	39 85       	ldd	r19, Y+9	; 0x09
     d9a:	26 30       	cpi	r18, 0x06	; 6
     d9c:	31 05       	cpc	r19, r1
     d9e:	59 f1       	breq	.+86     	; 0xdf6 <UART_Init+0x120>
     da0:	9d c0       	rjmp	.+314    	; 0xedc <UART_Init+0x206>
     da2:	88 85       	ldd	r24, Y+8	; 0x08
     da4:	99 85       	ldd	r25, Y+9	; 0x09
     da6:	88 30       	cpi	r24, 0x08	; 8
     da8:	91 05       	cpc	r25, r1
     daa:	09 f4       	brne	.+2      	; 0xdae <UART_Init+0xd8>
     dac:	5e c0       	rjmp	.+188    	; 0xe6a <UART_Init+0x194>
     dae:	28 85       	ldd	r18, Y+8	; 0x08
     db0:	39 85       	ldd	r19, Y+9	; 0x09
     db2:	29 30       	cpi	r18, 0x09	; 9
     db4:	31 05       	cpc	r19, r1
     db6:	09 f4       	brne	.+2      	; 0xdba <UART_Init+0xe4>
     db8:	75 c0       	rjmp	.+234    	; 0xea4 <UART_Init+0x1ce>
     dba:	90 c0       	rjmp	.+288    	; 0xedc <UART_Init+0x206>
	{
	case 5 :
		SET_BIT(UCSRC , URSEL) ;
     dbc:	a0 e4       	ldi	r26, 0x40	; 64
     dbe:	b0 e0       	ldi	r27, 0x00	; 0
     dc0:	e0 e4       	ldi	r30, 0x40	; 64
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	80 81       	ld	r24, Z
     dc6:	80 68       	ori	r24, 0x80	; 128
     dc8:	8c 93       	st	X, r24
		CLR_BIT(UCSRB , UCSZ2) ;
     dca:	aa e2       	ldi	r26, 0x2A	; 42
     dcc:	b0 e0       	ldi	r27, 0x00	; 0
     dce:	ea e2       	ldi	r30, 0x2A	; 42
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	80 81       	ld	r24, Z
     dd4:	8b 7f       	andi	r24, 0xFB	; 251
     dd6:	8c 93       	st	X, r24
		CLR_BIT(UCSRC , UCSZ1) ;
     dd8:	a0 e4       	ldi	r26, 0x40	; 64
     dda:	b0 e0       	ldi	r27, 0x00	; 0
     ddc:	e0 e4       	ldi	r30, 0x40	; 64
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	80 81       	ld	r24, Z
     de2:	8b 7f       	andi	r24, 0xFB	; 251
     de4:	8c 93       	st	X, r24
		CLR_BIT(UCSRC , UCSZ0) ;
     de6:	a0 e4       	ldi	r26, 0x40	; 64
     de8:	b0 e0       	ldi	r27, 0x00	; 0
     dea:	e0 e4       	ldi	r30, 0x40	; 64
     dec:	f0 e0       	ldi	r31, 0x00	; 0
     dee:	80 81       	ld	r24, Z
     df0:	8d 7f       	andi	r24, 0xFD	; 253
     df2:	8c 93       	st	X, r24
     df4:	73 c0       	rjmp	.+230    	; 0xedc <UART_Init+0x206>
		break ;
	case 6 :
		SET_BIT(UCSRC , URSEL) ;
     df6:	a0 e4       	ldi	r26, 0x40	; 64
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	e0 e4       	ldi	r30, 0x40	; 64
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	80 68       	ori	r24, 0x80	; 128
     e02:	8c 93       	st	X, r24
		CLR_BIT(UCSRB , UCSZ2) ;
     e04:	aa e2       	ldi	r26, 0x2A	; 42
     e06:	b0 e0       	ldi	r27, 0x00	; 0
     e08:	ea e2       	ldi	r30, 0x2A	; 42
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	8b 7f       	andi	r24, 0xFB	; 251
     e10:	8c 93       	st	X, r24
		CLR_BIT(UCSRC , UCSZ1) ;
     e12:	a0 e4       	ldi	r26, 0x40	; 64
     e14:	b0 e0       	ldi	r27, 0x00	; 0
     e16:	e0 e4       	ldi	r30, 0x40	; 64
     e18:	f0 e0       	ldi	r31, 0x00	; 0
     e1a:	80 81       	ld	r24, Z
     e1c:	8b 7f       	andi	r24, 0xFB	; 251
     e1e:	8c 93       	st	X, r24
		SET_BIT(UCSRC , UCSZ0) ;
     e20:	a0 e4       	ldi	r26, 0x40	; 64
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	e0 e4       	ldi	r30, 0x40	; 64
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	82 60       	ori	r24, 0x02	; 2
     e2c:	8c 93       	st	X, r24
     e2e:	56 c0       	rjmp	.+172    	; 0xedc <UART_Init+0x206>
		break ;
	case 7 :
		SET_BIT(UCSRC , URSEL) ;
     e30:	a0 e4       	ldi	r26, 0x40	; 64
     e32:	b0 e0       	ldi	r27, 0x00	; 0
     e34:	e0 e4       	ldi	r30, 0x40	; 64
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	80 81       	ld	r24, Z
     e3a:	80 68       	ori	r24, 0x80	; 128
     e3c:	8c 93       	st	X, r24
		CLR_BIT(UCSRB , UCSZ2) ;
     e3e:	aa e2       	ldi	r26, 0x2A	; 42
     e40:	b0 e0       	ldi	r27, 0x00	; 0
     e42:	ea e2       	ldi	r30, 0x2A	; 42
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	80 81       	ld	r24, Z
     e48:	8b 7f       	andi	r24, 0xFB	; 251
     e4a:	8c 93       	st	X, r24
		SET_BIT(UCSRC , UCSZ1) ;
     e4c:	a0 e4       	ldi	r26, 0x40	; 64
     e4e:	b0 e0       	ldi	r27, 0x00	; 0
     e50:	e0 e4       	ldi	r30, 0x40	; 64
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	80 81       	ld	r24, Z
     e56:	84 60       	ori	r24, 0x04	; 4
     e58:	8c 93       	st	X, r24
		CLR_BIT(UCSRC , UCSZ0) ;
     e5a:	a0 e4       	ldi	r26, 0x40	; 64
     e5c:	b0 e0       	ldi	r27, 0x00	; 0
     e5e:	e0 e4       	ldi	r30, 0x40	; 64
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	80 81       	ld	r24, Z
     e64:	8d 7f       	andi	r24, 0xFD	; 253
     e66:	8c 93       	st	X, r24
     e68:	39 c0       	rjmp	.+114    	; 0xedc <UART_Init+0x206>
		break ;
	case 8 :
		SET_BIT(UCSRC , URSEL) ;
     e6a:	a0 e4       	ldi	r26, 0x40	; 64
     e6c:	b0 e0       	ldi	r27, 0x00	; 0
     e6e:	e0 e4       	ldi	r30, 0x40	; 64
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	80 81       	ld	r24, Z
     e74:	80 68       	ori	r24, 0x80	; 128
     e76:	8c 93       	st	X, r24
		CLR_BIT(UCSRB , UCSZ2) ;
     e78:	aa e2       	ldi	r26, 0x2A	; 42
     e7a:	b0 e0       	ldi	r27, 0x00	; 0
     e7c:	ea e2       	ldi	r30, 0x2A	; 42
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	80 81       	ld	r24, Z
     e82:	8b 7f       	andi	r24, 0xFB	; 251
     e84:	8c 93       	st	X, r24
		SET_BIT(UCSRC , UCSZ1) ;
     e86:	a0 e4       	ldi	r26, 0x40	; 64
     e88:	b0 e0       	ldi	r27, 0x00	; 0
     e8a:	e0 e4       	ldi	r30, 0x40	; 64
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	84 60       	ori	r24, 0x04	; 4
     e92:	8c 93       	st	X, r24
		SET_BIT(UCSRC , UCSZ0) ;
     e94:	a0 e4       	ldi	r26, 0x40	; 64
     e96:	b0 e0       	ldi	r27, 0x00	; 0
     e98:	e0 e4       	ldi	r30, 0x40	; 64
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	82 60       	ori	r24, 0x02	; 2
     ea0:	8c 93       	st	X, r24
     ea2:	1c c0       	rjmp	.+56     	; 0xedc <UART_Init+0x206>
		break ;
	case 9 :
		SET_BIT(UCSRC , URSEL) ;
     ea4:	a0 e4       	ldi	r26, 0x40	; 64
     ea6:	b0 e0       	ldi	r27, 0x00	; 0
     ea8:	e0 e4       	ldi	r30, 0x40	; 64
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	80 81       	ld	r24, Z
     eae:	80 68       	ori	r24, 0x80	; 128
     eb0:	8c 93       	st	X, r24
		SET_BIT(UCSRB , UCSZ2) ;
     eb2:	aa e2       	ldi	r26, 0x2A	; 42
     eb4:	b0 e0       	ldi	r27, 0x00	; 0
     eb6:	ea e2       	ldi	r30, 0x2A	; 42
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	84 60       	ori	r24, 0x04	; 4
     ebe:	8c 93       	st	X, r24
		SET_BIT(UCSRC , UCSZ1) ;
     ec0:	a0 e4       	ldi	r26, 0x40	; 64
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	e0 e4       	ldi	r30, 0x40	; 64
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	84 60       	ori	r24, 0x04	; 4
     ecc:	8c 93       	st	X, r24
		SET_BIT(UCSRC , UCSZ0) ;
     ece:	a0 e4       	ldi	r26, 0x40	; 64
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	e0 e4       	ldi	r30, 0x40	; 64
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	82 60       	ori	r24, 0x02	; 2
     eda:	8c 93       	st	X, r24
		break ;
	}
}
     edc:	29 96       	adiw	r28, 0x09	; 9
     ede:	0f b6       	in	r0, 0x3f	; 63
     ee0:	f8 94       	cli
     ee2:	de bf       	out	0x3e, r29	; 62
     ee4:	0f be       	out	0x3f, r0	; 63
     ee6:	cd bf       	out	0x3d, r28	; 61
     ee8:	cf 91       	pop	r28
     eea:	df 91       	pop	r29
     eec:	08 95       	ret

00000eee <UART_Tx>:

void UART_Tx(u8 Data)
{
     eee:	df 93       	push	r29
     ef0:	cf 93       	push	r28
     ef2:	0f 92       	push	r0
     ef4:	cd b7       	in	r28, 0x3d	; 61
     ef6:	de b7       	in	r29, 0x3e	; 62
     ef8:	89 83       	std	Y+1, r24	; 0x01
	while (READ_BIT(UCSRA , UDRE) == 0) ;
     efa:	eb e2       	ldi	r30, 0x2B	; 43
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	88 2f       	mov	r24, r24
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	80 72       	andi	r24, 0x20	; 32
     f06:	90 70       	andi	r25, 0x00	; 0
     f08:	95 95       	asr	r25
     f0a:	87 95       	ror	r24
     f0c:	95 95       	asr	r25
     f0e:	87 95       	ror	r24
     f10:	95 95       	asr	r25
     f12:	87 95       	ror	r24
     f14:	95 95       	asr	r25
     f16:	87 95       	ror	r24
     f18:	95 95       	asr	r25
     f1a:	87 95       	ror	r24
     f1c:	00 97       	sbiw	r24, 0x00	; 0
     f1e:	69 f3       	breq	.-38     	; 0xefa <UART_Tx+0xc>
	UDR = Data ;
     f20:	ec e2       	ldi	r30, 0x2C	; 44
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	89 81       	ldd	r24, Y+1	; 0x01
     f26:	80 83       	st	Z, r24
}
     f28:	0f 90       	pop	r0
     f2a:	cf 91       	pop	r28
     f2c:	df 91       	pop	r29
     f2e:	08 95       	ret

00000f30 <UART_TxStr>:

void UART_TxStr(u8 str[])
{
     f30:	df 93       	push	r29
     f32:	cf 93       	push	r28
     f34:	00 d0       	rcall	.+0      	; 0xf36 <UART_TxStr+0x6>
     f36:	0f 92       	push	r0
     f38:	cd b7       	in	r28, 0x3d	; 61
     f3a:	de b7       	in	r29, 0x3e	; 62
     f3c:	9b 83       	std	Y+3, r25	; 0x03
     f3e:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
     f40:	19 82       	std	Y+1, r1	; 0x01
     f42:	0e c0       	rjmp	.+28     	; 0xf60 <UART_TxStr+0x30>
	while(str[i] != '\0')
	{
		UART_Tx(str[i]);
     f44:	89 81       	ldd	r24, Y+1	; 0x01
     f46:	28 2f       	mov	r18, r24
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	8a 81       	ldd	r24, Y+2	; 0x02
     f4c:	9b 81       	ldd	r25, Y+3	; 0x03
     f4e:	fc 01       	movw	r30, r24
     f50:	e2 0f       	add	r30, r18
     f52:	f3 1f       	adc	r31, r19
     f54:	80 81       	ld	r24, Z
     f56:	0e 94 77 07 	call	0xeee	; 0xeee <UART_Tx>
		i++;
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
     f5c:	8f 5f       	subi	r24, 0xFF	; 255
     f5e:	89 83       	std	Y+1, r24	; 0x01
}

void UART_TxStr(u8 str[])
{
	u8 i = 0;
	while(str[i] != '\0')
     f60:	89 81       	ldd	r24, Y+1	; 0x01
     f62:	28 2f       	mov	r18, r24
     f64:	30 e0       	ldi	r19, 0x00	; 0
     f66:	8a 81       	ldd	r24, Y+2	; 0x02
     f68:	9b 81       	ldd	r25, Y+3	; 0x03
     f6a:	fc 01       	movw	r30, r24
     f6c:	e2 0f       	add	r30, r18
     f6e:	f3 1f       	adc	r31, r19
     f70:	80 81       	ld	r24, Z
     f72:	88 23       	and	r24, r24
     f74:	39 f7       	brne	.-50     	; 0xf44 <UART_TxStr+0x14>
	{
		UART_Tx(str[i]);
		i++;
	}

}
     f76:	0f 90       	pop	r0
     f78:	0f 90       	pop	r0
     f7a:	0f 90       	pop	r0
     f7c:	cf 91       	pop	r28
     f7e:	df 91       	pop	r29
     f80:	08 95       	ret

00000f82 <SendSensors>:

void SendSensors(u16 s1, u16 s2, u16 s3, u16 s4)
{
     f82:	df 93       	push	r29
     f84:	cf 93       	push	r28
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	c4 54       	subi	r28, 0x44	; 68
     f8c:	d0 40       	sbci	r29, 0x00	; 0
     f8e:	0f b6       	in	r0, 0x3f	; 63
     f90:	f8 94       	cli
     f92:	de bf       	out	0x3e, r29	; 62
     f94:	0f be       	out	0x3f, r0	; 63
     f96:	cd bf       	out	0x3d, r28	; 61
     f98:	9e af       	std	Y+62, r25	; 0x3e
     f9a:	8d af       	std	Y+61, r24	; 0x3d
     f9c:	fe 01       	movw	r30, r28
     f9e:	ff 96       	adiw	r30, 0x3f	; 63
     fa0:	71 83       	std	Z+1, r23	; 0x01
     fa2:	60 83       	st	Z, r22
     fa4:	fe 01       	movw	r30, r28
     fa6:	ef 5b       	subi	r30, 0xBF	; 191
     fa8:	ff 4f       	sbci	r31, 0xFF	; 255
     faa:	51 83       	std	Z+1, r21	; 0x01
     fac:	40 83       	st	Z, r20
     fae:	fe 01       	movw	r30, r28
     fb0:	ed 5b       	subi	r30, 0xBD	; 189
     fb2:	ff 4f       	sbci	r31, 0xFF	; 255
     fb4:	31 83       	std	Z+1, r19	; 0x01
     fb6:	20 83       	st	Z, r18
	u8 buffer[60];
	sprintf(buffer, "S1:%d;S2:%d;S3:%d;S4:%d;\n", s1, s2, s3, s4);
     fb8:	8d b7       	in	r24, 0x3d	; 61
     fba:	9e b7       	in	r25, 0x3e	; 62
     fbc:	0c 97       	sbiw	r24, 0x0c	; 12
     fbe:	0f b6       	in	r0, 0x3f	; 63
     fc0:	f8 94       	cli
     fc2:	9e bf       	out	0x3e, r25	; 62
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	8d bf       	out	0x3d, r24	; 61
     fc8:	ad b7       	in	r26, 0x3d	; 61
     fca:	be b7       	in	r27, 0x3e	; 62
     fcc:	11 96       	adiw	r26, 0x01	; 1
     fce:	ce 01       	movw	r24, r28
     fd0:	01 96       	adiw	r24, 0x01	; 1
     fd2:	11 96       	adiw	r26, 0x01	; 1
     fd4:	9c 93       	st	X, r25
     fd6:	8e 93       	st	-X, r24
     fd8:	80 e6       	ldi	r24, 0x60	; 96
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	13 96       	adiw	r26, 0x03	; 3
     fde:	9c 93       	st	X, r25
     fe0:	8e 93       	st	-X, r24
     fe2:	12 97       	sbiw	r26, 0x02	; 2
     fe4:	8d ad       	ldd	r24, Y+61	; 0x3d
     fe6:	9e ad       	ldd	r25, Y+62	; 0x3e
     fe8:	15 96       	adiw	r26, 0x05	; 5
     fea:	9c 93       	st	X, r25
     fec:	8e 93       	st	-X, r24
     fee:	14 97       	sbiw	r26, 0x04	; 4
     ff0:	fe 01       	movw	r30, r28
     ff2:	ff 96       	adiw	r30, 0x3f	; 63
     ff4:	80 81       	ld	r24, Z
     ff6:	91 81       	ldd	r25, Z+1	; 0x01
     ff8:	17 96       	adiw	r26, 0x07	; 7
     ffa:	9c 93       	st	X, r25
     ffc:	8e 93       	st	-X, r24
     ffe:	16 97       	sbiw	r26, 0x06	; 6
    1000:	fe 01       	movw	r30, r28
    1002:	ef 5b       	subi	r30, 0xBF	; 191
    1004:	ff 4f       	sbci	r31, 0xFF	; 255
    1006:	80 81       	ld	r24, Z
    1008:	91 81       	ldd	r25, Z+1	; 0x01
    100a:	19 96       	adiw	r26, 0x09	; 9
    100c:	9c 93       	st	X, r25
    100e:	8e 93       	st	-X, r24
    1010:	18 97       	sbiw	r26, 0x08	; 8
    1012:	fe 01       	movw	r30, r28
    1014:	ed 5b       	subi	r30, 0xBD	; 189
    1016:	ff 4f       	sbci	r31, 0xFF	; 255
    1018:	80 81       	ld	r24, Z
    101a:	91 81       	ldd	r25, Z+1	; 0x01
    101c:	1b 96       	adiw	r26, 0x0b	; 11
    101e:	9c 93       	st	X, r25
    1020:	8e 93       	st	-X, r24
    1022:	1a 97       	sbiw	r26, 0x0a	; 10
    1024:	0e 94 48 1c 	call	0x3890	; 0x3890 <sprintf>
    1028:	8d b7       	in	r24, 0x3d	; 61
    102a:	9e b7       	in	r25, 0x3e	; 62
    102c:	0c 96       	adiw	r24, 0x0c	; 12
    102e:	0f b6       	in	r0, 0x3f	; 63
    1030:	f8 94       	cli
    1032:	9e bf       	out	0x3e, r25	; 62
    1034:	0f be       	out	0x3f, r0	; 63
    1036:	8d bf       	out	0x3d, r24	; 61
	UART_TxStr(buffer);
    1038:	ce 01       	movw	r24, r28
    103a:	01 96       	adiw	r24, 0x01	; 1
    103c:	0e 94 98 07 	call	0xf30	; 0xf30 <UART_TxStr>
}
    1040:	cc 5b       	subi	r28, 0xBC	; 188
    1042:	df 4f       	sbci	r29, 0xFF	; 255
    1044:	0f b6       	in	r0, 0x3f	; 63
    1046:	f8 94       	cli
    1048:	de bf       	out	0x3e, r29	; 62
    104a:	0f be       	out	0x3f, r0	; 63
    104c:	cd bf       	out	0x3d, r28	; 61
    104e:	cf 91       	pop	r28
    1050:	df 91       	pop	r29
    1052:	08 95       	ret

00001054 <DIO_InitPin>:
#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"


void DIO_InitPin      (u8  PORT_Name , u8  PIN_Number , u8  Mode)
{
    1054:	df 93       	push	r29
    1056:	cf 93       	push	r28
    1058:	00 d0       	rcall	.+0      	; 0x105a <DIO_InitPin+0x6>
    105a:	00 d0       	rcall	.+0      	; 0x105c <DIO_InitPin+0x8>
    105c:	0f 92       	push	r0
    105e:	cd b7       	in	r28, 0x3d	; 61
    1060:	de b7       	in	r29, 0x3e	; 62
    1062:	89 83       	std	Y+1, r24	; 0x01
    1064:	6a 83       	std	Y+2, r22	; 0x02
    1066:	4b 83       	std	Y+3, r20	; 0x03
	switch (PORT_Name)
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	3d 83       	std	Y+5, r19	; 0x05
    1070:	2c 83       	std	Y+4, r18	; 0x04
    1072:	8c 81       	ldd	r24, Y+4	; 0x04
    1074:	9d 81       	ldd	r25, Y+5	; 0x05
    1076:	82 30       	cpi	r24, 0x02	; 2
    1078:	91 05       	cpc	r25, r1
    107a:	09 f4       	brne	.+2      	; 0x107e <DIO_InitPin+0x2a>
    107c:	48 c0       	rjmp	.+144    	; 0x110e <DIO_InitPin+0xba>
    107e:	2c 81       	ldd	r18, Y+4	; 0x04
    1080:	3d 81       	ldd	r19, Y+5	; 0x05
    1082:	23 30       	cpi	r18, 0x03	; 3
    1084:	31 05       	cpc	r19, r1
    1086:	34 f4       	brge	.+12     	; 0x1094 <DIO_InitPin+0x40>
    1088:	8c 81       	ldd	r24, Y+4	; 0x04
    108a:	9d 81       	ldd	r25, Y+5	; 0x05
    108c:	81 30       	cpi	r24, 0x01	; 1
    108e:	91 05       	cpc	r25, r1
    1090:	71 f0       	breq	.+28     	; 0x10ae <DIO_InitPin+0x5a>
    1092:	cb c0       	rjmp	.+406    	; 0x122a <DIO_InitPin+0x1d6>
    1094:	2c 81       	ldd	r18, Y+4	; 0x04
    1096:	3d 81       	ldd	r19, Y+5	; 0x05
    1098:	23 30       	cpi	r18, 0x03	; 3
    109a:	31 05       	cpc	r19, r1
    109c:	09 f4       	brne	.+2      	; 0x10a0 <DIO_InitPin+0x4c>
    109e:	67 c0       	rjmp	.+206    	; 0x116e <DIO_InitPin+0x11a>
    10a0:	8c 81       	ldd	r24, Y+4	; 0x04
    10a2:	9d 81       	ldd	r25, Y+5	; 0x05
    10a4:	84 30       	cpi	r24, 0x04	; 4
    10a6:	91 05       	cpc	r25, r1
    10a8:	09 f4       	brne	.+2      	; 0x10ac <DIO_InitPin+0x58>
    10aa:	91 c0       	rjmp	.+290    	; 0x11ce <DIO_InitPin+0x17a>
    10ac:	be c0       	rjmp	.+380    	; 0x122a <DIO_InitPin+0x1d6>
	{
	case DIO_PORTA :
		if (Mode == DIO_INPUT)
    10ae:	8b 81       	ldd	r24, Y+3	; 0x03
    10b0:	88 23       	and	r24, r24
    10b2:	a9 f4       	brne	.+42     	; 0x10de <DIO_InitPin+0x8a>
		{
			CLR_BIT(DDRA , PIN_Number) ;
    10b4:	aa e3       	ldi	r26, 0x3A	; 58
    10b6:	b0 e0       	ldi	r27, 0x00	; 0
    10b8:	ea e3       	ldi	r30, 0x3A	; 58
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	48 2f       	mov	r20, r24
    10c0:	8a 81       	ldd	r24, Y+2	; 0x02
    10c2:	28 2f       	mov	r18, r24
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	02 2e       	mov	r0, r18
    10cc:	02 c0       	rjmp	.+4      	; 0x10d2 <DIO_InitPin+0x7e>
    10ce:	88 0f       	add	r24, r24
    10d0:	99 1f       	adc	r25, r25
    10d2:	0a 94       	dec	r0
    10d4:	e2 f7       	brpl	.-8      	; 0x10ce <DIO_InitPin+0x7a>
    10d6:	80 95       	com	r24
    10d8:	84 23       	and	r24, r20
    10da:	8c 93       	st	X, r24
    10dc:	a6 c0       	rjmp	.+332    	; 0x122a <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    10de:	8b 81       	ldd	r24, Y+3	; 0x03
    10e0:	81 30       	cpi	r24, 0x01	; 1
    10e2:	09 f0       	breq	.+2      	; 0x10e6 <DIO_InitPin+0x92>
    10e4:	a2 c0       	rjmp	.+324    	; 0x122a <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRA , PIN_Number) ;
    10e6:	aa e3       	ldi	r26, 0x3A	; 58
    10e8:	b0 e0       	ldi	r27, 0x00	; 0
    10ea:	ea e3       	ldi	r30, 0x3A	; 58
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	80 81       	ld	r24, Z
    10f0:	48 2f       	mov	r20, r24
    10f2:	8a 81       	ldd	r24, Y+2	; 0x02
    10f4:	28 2f       	mov	r18, r24
    10f6:	30 e0       	ldi	r19, 0x00	; 0
    10f8:	81 e0       	ldi	r24, 0x01	; 1
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	02 2e       	mov	r0, r18
    10fe:	02 c0       	rjmp	.+4      	; 0x1104 <DIO_InitPin+0xb0>
    1100:	88 0f       	add	r24, r24
    1102:	99 1f       	adc	r25, r25
    1104:	0a 94       	dec	r0
    1106:	e2 f7       	brpl	.-8      	; 0x1100 <DIO_InitPin+0xac>
    1108:	84 2b       	or	r24, r20
    110a:	8c 93       	st	X, r24
    110c:	8e c0       	rjmp	.+284    	; 0x122a <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTB :
		if (Mode == DIO_INPUT)
    110e:	8b 81       	ldd	r24, Y+3	; 0x03
    1110:	88 23       	and	r24, r24
    1112:	a9 f4       	brne	.+42     	; 0x113e <DIO_InitPin+0xea>
		{
			CLR_BIT(DDRB , PIN_Number) ;
    1114:	a7 e3       	ldi	r26, 0x37	; 55
    1116:	b0 e0       	ldi	r27, 0x00	; 0
    1118:	e7 e3       	ldi	r30, 0x37	; 55
    111a:	f0 e0       	ldi	r31, 0x00	; 0
    111c:	80 81       	ld	r24, Z
    111e:	48 2f       	mov	r20, r24
    1120:	8a 81       	ldd	r24, Y+2	; 0x02
    1122:	28 2f       	mov	r18, r24
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	81 e0       	ldi	r24, 0x01	; 1
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	02 2e       	mov	r0, r18
    112c:	02 c0       	rjmp	.+4      	; 0x1132 <DIO_InitPin+0xde>
    112e:	88 0f       	add	r24, r24
    1130:	99 1f       	adc	r25, r25
    1132:	0a 94       	dec	r0
    1134:	e2 f7       	brpl	.-8      	; 0x112e <DIO_InitPin+0xda>
    1136:	80 95       	com	r24
    1138:	84 23       	and	r24, r20
    113a:	8c 93       	st	X, r24
    113c:	76 c0       	rjmp	.+236    	; 0x122a <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    113e:	8b 81       	ldd	r24, Y+3	; 0x03
    1140:	81 30       	cpi	r24, 0x01	; 1
    1142:	09 f0       	breq	.+2      	; 0x1146 <DIO_InitPin+0xf2>
    1144:	72 c0       	rjmp	.+228    	; 0x122a <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRB , PIN_Number) ;
    1146:	a7 e3       	ldi	r26, 0x37	; 55
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	e7 e3       	ldi	r30, 0x37	; 55
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	48 2f       	mov	r20, r24
    1152:	8a 81       	ldd	r24, Y+2	; 0x02
    1154:	28 2f       	mov	r18, r24
    1156:	30 e0       	ldi	r19, 0x00	; 0
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	02 2e       	mov	r0, r18
    115e:	02 c0       	rjmp	.+4      	; 0x1164 <DIO_InitPin+0x110>
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	0a 94       	dec	r0
    1166:	e2 f7       	brpl	.-8      	; 0x1160 <DIO_InitPin+0x10c>
    1168:	84 2b       	or	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	5e c0       	rjmp	.+188    	; 0x122a <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTC :
		if (Mode == DIO_INPUT)
    116e:	8b 81       	ldd	r24, Y+3	; 0x03
    1170:	88 23       	and	r24, r24
    1172:	a9 f4       	brne	.+42     	; 0x119e <DIO_InitPin+0x14a>
		{
			CLR_BIT(DDRC , PIN_Number) ;
    1174:	a4 e3       	ldi	r26, 0x34	; 52
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e4 e3       	ldi	r30, 0x34	; 52
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	48 2f       	mov	r20, r24
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	02 2e       	mov	r0, r18
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <DIO_InitPin+0x13e>
    118e:	88 0f       	add	r24, r24
    1190:	99 1f       	adc	r25, r25
    1192:	0a 94       	dec	r0
    1194:	e2 f7       	brpl	.-8      	; 0x118e <DIO_InitPin+0x13a>
    1196:	80 95       	com	r24
    1198:	84 23       	and	r24, r20
    119a:	8c 93       	st	X, r24
    119c:	46 c0       	rjmp	.+140    	; 0x122a <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    119e:	8b 81       	ldd	r24, Y+3	; 0x03
    11a0:	81 30       	cpi	r24, 0x01	; 1
    11a2:	09 f0       	breq	.+2      	; 0x11a6 <DIO_InitPin+0x152>
    11a4:	42 c0       	rjmp	.+132    	; 0x122a <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRC , PIN_Number) ;
    11a6:	a4 e3       	ldi	r26, 0x34	; 52
    11a8:	b0 e0       	ldi	r27, 0x00	; 0
    11aa:	e4 e3       	ldi	r30, 0x34	; 52
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	48 2f       	mov	r20, r24
    11b2:	8a 81       	ldd	r24, Y+2	; 0x02
    11b4:	28 2f       	mov	r18, r24
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	81 e0       	ldi	r24, 0x01	; 1
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	02 2e       	mov	r0, r18
    11be:	02 c0       	rjmp	.+4      	; 0x11c4 <DIO_InitPin+0x170>
    11c0:	88 0f       	add	r24, r24
    11c2:	99 1f       	adc	r25, r25
    11c4:	0a 94       	dec	r0
    11c6:	e2 f7       	brpl	.-8      	; 0x11c0 <DIO_InitPin+0x16c>
    11c8:	84 2b       	or	r24, r20
    11ca:	8c 93       	st	X, r24
    11cc:	2e c0       	rjmp	.+92     	; 0x122a <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTD :
		if (Mode == DIO_INPUT)
    11ce:	8b 81       	ldd	r24, Y+3	; 0x03
    11d0:	88 23       	and	r24, r24
    11d2:	a9 f4       	brne	.+42     	; 0x11fe <DIO_InitPin+0x1aa>
		{
			CLR_BIT(DDRD , PIN_Number) ;
    11d4:	a1 e3       	ldi	r26, 0x31	; 49
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e1 e3       	ldi	r30, 0x31	; 49
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	48 2f       	mov	r20, r24
    11e0:	8a 81       	ldd	r24, Y+2	; 0x02
    11e2:	28 2f       	mov	r18, r24
    11e4:	30 e0       	ldi	r19, 0x00	; 0
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	02 2e       	mov	r0, r18
    11ec:	02 c0       	rjmp	.+4      	; 0x11f2 <DIO_InitPin+0x19e>
    11ee:	88 0f       	add	r24, r24
    11f0:	99 1f       	adc	r25, r25
    11f2:	0a 94       	dec	r0
    11f4:	e2 f7       	brpl	.-8      	; 0x11ee <DIO_InitPin+0x19a>
    11f6:	80 95       	com	r24
    11f8:	84 23       	and	r24, r20
    11fa:	8c 93       	st	X, r24
    11fc:	16 c0       	rjmp	.+44     	; 0x122a <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    11fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1200:	81 30       	cpi	r24, 0x01	; 1
    1202:	99 f4       	brne	.+38     	; 0x122a <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRD , PIN_Number) ;
    1204:	a1 e3       	ldi	r26, 0x31	; 49
    1206:	b0 e0       	ldi	r27, 0x00	; 0
    1208:	e1 e3       	ldi	r30, 0x31	; 49
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	48 2f       	mov	r20, r24
    1210:	8a 81       	ldd	r24, Y+2	; 0x02
    1212:	28 2f       	mov	r18, r24
    1214:	30 e0       	ldi	r19, 0x00	; 0
    1216:	81 e0       	ldi	r24, 0x01	; 1
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	02 2e       	mov	r0, r18
    121c:	02 c0       	rjmp	.+4      	; 0x1222 <DIO_InitPin+0x1ce>
    121e:	88 0f       	add	r24, r24
    1220:	99 1f       	adc	r25, r25
    1222:	0a 94       	dec	r0
    1224:	e2 f7       	brpl	.-8      	; 0x121e <DIO_InitPin+0x1ca>
    1226:	84 2b       	or	r24, r20
    1228:	8c 93       	st	X, r24
		}
		break ;
	}
}
    122a:	0f 90       	pop	r0
    122c:	0f 90       	pop	r0
    122e:	0f 90       	pop	r0
    1230:	0f 90       	pop	r0
    1232:	0f 90       	pop	r0
    1234:	cf 91       	pop	r28
    1236:	df 91       	pop	r29
    1238:	08 95       	ret

0000123a <DIO_SetPinValue>:
void DIO_SetPinValue  (u8  PORT_Name , u8  PIN_Number , u8  Val )
{
    123a:	df 93       	push	r29
    123c:	cf 93       	push	r28
    123e:	00 d0       	rcall	.+0      	; 0x1240 <DIO_SetPinValue+0x6>
    1240:	00 d0       	rcall	.+0      	; 0x1242 <DIO_SetPinValue+0x8>
    1242:	0f 92       	push	r0
    1244:	cd b7       	in	r28, 0x3d	; 61
    1246:	de b7       	in	r29, 0x3e	; 62
    1248:	89 83       	std	Y+1, r24	; 0x01
    124a:	6a 83       	std	Y+2, r22	; 0x02
    124c:	4b 83       	std	Y+3, r20	; 0x03
	switch (PORT_Name)
    124e:	89 81       	ldd	r24, Y+1	; 0x01
    1250:	28 2f       	mov	r18, r24
    1252:	30 e0       	ldi	r19, 0x00	; 0
    1254:	3d 83       	std	Y+5, r19	; 0x05
    1256:	2c 83       	std	Y+4, r18	; 0x04
    1258:	8c 81       	ldd	r24, Y+4	; 0x04
    125a:	9d 81       	ldd	r25, Y+5	; 0x05
    125c:	82 30       	cpi	r24, 0x02	; 2
    125e:	91 05       	cpc	r25, r1
    1260:	09 f4       	brne	.+2      	; 0x1264 <DIO_SetPinValue+0x2a>
    1262:	48 c0       	rjmp	.+144    	; 0x12f4 <DIO_SetPinValue+0xba>
    1264:	2c 81       	ldd	r18, Y+4	; 0x04
    1266:	3d 81       	ldd	r19, Y+5	; 0x05
    1268:	23 30       	cpi	r18, 0x03	; 3
    126a:	31 05       	cpc	r19, r1
    126c:	34 f4       	brge	.+12     	; 0x127a <DIO_SetPinValue+0x40>
    126e:	8c 81       	ldd	r24, Y+4	; 0x04
    1270:	9d 81       	ldd	r25, Y+5	; 0x05
    1272:	81 30       	cpi	r24, 0x01	; 1
    1274:	91 05       	cpc	r25, r1
    1276:	71 f0       	breq	.+28     	; 0x1294 <DIO_SetPinValue+0x5a>
    1278:	cb c0       	rjmp	.+406    	; 0x1410 <DIO_SetPinValue+0x1d6>
    127a:	2c 81       	ldd	r18, Y+4	; 0x04
    127c:	3d 81       	ldd	r19, Y+5	; 0x05
    127e:	23 30       	cpi	r18, 0x03	; 3
    1280:	31 05       	cpc	r19, r1
    1282:	09 f4       	brne	.+2      	; 0x1286 <DIO_SetPinValue+0x4c>
    1284:	67 c0       	rjmp	.+206    	; 0x1354 <DIO_SetPinValue+0x11a>
    1286:	8c 81       	ldd	r24, Y+4	; 0x04
    1288:	9d 81       	ldd	r25, Y+5	; 0x05
    128a:	84 30       	cpi	r24, 0x04	; 4
    128c:	91 05       	cpc	r25, r1
    128e:	09 f4       	brne	.+2      	; 0x1292 <DIO_SetPinValue+0x58>
    1290:	91 c0       	rjmp	.+290    	; 0x13b4 <DIO_SetPinValue+0x17a>
    1292:	be c0       	rjmp	.+380    	; 0x1410 <DIO_SetPinValue+0x1d6>
	{
	case DIO_PORTA :
		if (Val == DIO_LOW)
    1294:	8b 81       	ldd	r24, Y+3	; 0x03
    1296:	88 23       	and	r24, r24
    1298:	a9 f4       	brne	.+42     	; 0x12c4 <DIO_SetPinValue+0x8a>
		{
			CLR_BIT(PORTA , PIN_Number) ;
    129a:	ab e3       	ldi	r26, 0x3B	; 59
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	eb e3       	ldi	r30, 0x3B	; 59
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	48 2f       	mov	r20, r24
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	81 e0       	ldi	r24, 0x01	; 1
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	02 2e       	mov	r0, r18
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <DIO_SetPinValue+0x7e>
    12b4:	88 0f       	add	r24, r24
    12b6:	99 1f       	adc	r25, r25
    12b8:	0a 94       	dec	r0
    12ba:	e2 f7       	brpl	.-8      	; 0x12b4 <DIO_SetPinValue+0x7a>
    12bc:	80 95       	com	r24
    12be:	84 23       	and	r24, r20
    12c0:	8c 93       	st	X, r24
    12c2:	a6 c0       	rjmp	.+332    	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    12c4:	8b 81       	ldd	r24, Y+3	; 0x03
    12c6:	81 30       	cpi	r24, 0x01	; 1
    12c8:	09 f0       	breq	.+2      	; 0x12cc <DIO_SetPinValue+0x92>
    12ca:	a2 c0       	rjmp	.+324    	; 0x1410 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTA , PIN_Number) ;
    12cc:	ab e3       	ldi	r26, 0x3B	; 59
    12ce:	b0 e0       	ldi	r27, 0x00	; 0
    12d0:	eb e3       	ldi	r30, 0x3B	; 59
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	48 2f       	mov	r20, r24
    12d8:	8a 81       	ldd	r24, Y+2	; 0x02
    12da:	28 2f       	mov	r18, r24
    12dc:	30 e0       	ldi	r19, 0x00	; 0
    12de:	81 e0       	ldi	r24, 0x01	; 1
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	02 2e       	mov	r0, r18
    12e4:	02 c0       	rjmp	.+4      	; 0x12ea <DIO_SetPinValue+0xb0>
    12e6:	88 0f       	add	r24, r24
    12e8:	99 1f       	adc	r25, r25
    12ea:	0a 94       	dec	r0
    12ec:	e2 f7       	brpl	.-8      	; 0x12e6 <DIO_SetPinValue+0xac>
    12ee:	84 2b       	or	r24, r20
    12f0:	8c 93       	st	X, r24
    12f2:	8e c0       	rjmp	.+284    	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTB :
		if (Val == DIO_LOW)
    12f4:	8b 81       	ldd	r24, Y+3	; 0x03
    12f6:	88 23       	and	r24, r24
    12f8:	a9 f4       	brne	.+42     	; 0x1324 <DIO_SetPinValue+0xea>
		{
			CLR_BIT(PORTB , PIN_Number) ;
    12fa:	a8 e3       	ldi	r26, 0x38	; 56
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e8 e3       	ldi	r30, 0x38	; 56
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	48 2f       	mov	r20, r24
    1306:	8a 81       	ldd	r24, Y+2	; 0x02
    1308:	28 2f       	mov	r18, r24
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	81 e0       	ldi	r24, 0x01	; 1
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	02 2e       	mov	r0, r18
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <DIO_SetPinValue+0xde>
    1314:	88 0f       	add	r24, r24
    1316:	99 1f       	adc	r25, r25
    1318:	0a 94       	dec	r0
    131a:	e2 f7       	brpl	.-8      	; 0x1314 <DIO_SetPinValue+0xda>
    131c:	80 95       	com	r24
    131e:	84 23       	and	r24, r20
    1320:	8c 93       	st	X, r24
    1322:	76 c0       	rjmp	.+236    	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    1324:	8b 81       	ldd	r24, Y+3	; 0x03
    1326:	81 30       	cpi	r24, 0x01	; 1
    1328:	09 f0       	breq	.+2      	; 0x132c <DIO_SetPinValue+0xf2>
    132a:	72 c0       	rjmp	.+228    	; 0x1410 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTB , PIN_Number) ;
    132c:	a8 e3       	ldi	r26, 0x38	; 56
    132e:	b0 e0       	ldi	r27, 0x00	; 0
    1330:	e8 e3       	ldi	r30, 0x38	; 56
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	48 2f       	mov	r20, r24
    1338:	8a 81       	ldd	r24, Y+2	; 0x02
    133a:	28 2f       	mov	r18, r24
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	02 2e       	mov	r0, r18
    1344:	02 c0       	rjmp	.+4      	; 0x134a <DIO_SetPinValue+0x110>
    1346:	88 0f       	add	r24, r24
    1348:	99 1f       	adc	r25, r25
    134a:	0a 94       	dec	r0
    134c:	e2 f7       	brpl	.-8      	; 0x1346 <DIO_SetPinValue+0x10c>
    134e:	84 2b       	or	r24, r20
    1350:	8c 93       	st	X, r24
    1352:	5e c0       	rjmp	.+188    	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTC :
		if (Val == DIO_LOW)
    1354:	8b 81       	ldd	r24, Y+3	; 0x03
    1356:	88 23       	and	r24, r24
    1358:	a9 f4       	brne	.+42     	; 0x1384 <DIO_SetPinValue+0x14a>
		{
			CLR_BIT(PORTC , PIN_Number) ;
    135a:	a5 e3       	ldi	r26, 0x35	; 53
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	e5 e3       	ldi	r30, 0x35	; 53
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	48 2f       	mov	r20, r24
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	28 2f       	mov	r18, r24
    136a:	30 e0       	ldi	r19, 0x00	; 0
    136c:	81 e0       	ldi	r24, 0x01	; 1
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	02 2e       	mov	r0, r18
    1372:	02 c0       	rjmp	.+4      	; 0x1378 <DIO_SetPinValue+0x13e>
    1374:	88 0f       	add	r24, r24
    1376:	99 1f       	adc	r25, r25
    1378:	0a 94       	dec	r0
    137a:	e2 f7       	brpl	.-8      	; 0x1374 <DIO_SetPinValue+0x13a>
    137c:	80 95       	com	r24
    137e:	84 23       	and	r24, r20
    1380:	8c 93       	st	X, r24
    1382:	46 c0       	rjmp	.+140    	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    1384:	8b 81       	ldd	r24, Y+3	; 0x03
    1386:	81 30       	cpi	r24, 0x01	; 1
    1388:	09 f0       	breq	.+2      	; 0x138c <DIO_SetPinValue+0x152>
    138a:	42 c0       	rjmp	.+132    	; 0x1410 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTC , PIN_Number) ;
    138c:	a5 e3       	ldi	r26, 0x35	; 53
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	e5 e3       	ldi	r30, 0x35	; 53
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	48 2f       	mov	r20, r24
    1398:	8a 81       	ldd	r24, Y+2	; 0x02
    139a:	28 2f       	mov	r18, r24
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	81 e0       	ldi	r24, 0x01	; 1
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	02 2e       	mov	r0, r18
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <DIO_SetPinValue+0x170>
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	0a 94       	dec	r0
    13ac:	e2 f7       	brpl	.-8      	; 0x13a6 <DIO_SetPinValue+0x16c>
    13ae:	84 2b       	or	r24, r20
    13b0:	8c 93       	st	X, r24
    13b2:	2e c0       	rjmp	.+92     	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTD :
		if (Val == DIO_LOW)
    13b4:	8b 81       	ldd	r24, Y+3	; 0x03
    13b6:	88 23       	and	r24, r24
    13b8:	a9 f4       	brne	.+42     	; 0x13e4 <DIO_SetPinValue+0x1aa>
		{
			CLR_BIT(PORTD , PIN_Number) ;
    13ba:	a2 e3       	ldi	r26, 0x32	; 50
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	e2 e3       	ldi	r30, 0x32	; 50
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	48 2f       	mov	r20, r24
    13c6:	8a 81       	ldd	r24, Y+2	; 0x02
    13c8:	28 2f       	mov	r18, r24
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	02 2e       	mov	r0, r18
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <DIO_SetPinValue+0x19e>
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	0a 94       	dec	r0
    13da:	e2 f7       	brpl	.-8      	; 0x13d4 <DIO_SetPinValue+0x19a>
    13dc:	80 95       	com	r24
    13de:	84 23       	and	r24, r20
    13e0:	8c 93       	st	X, r24
    13e2:	16 c0       	rjmp	.+44     	; 0x1410 <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    13e4:	8b 81       	ldd	r24, Y+3	; 0x03
    13e6:	81 30       	cpi	r24, 0x01	; 1
    13e8:	99 f4       	brne	.+38     	; 0x1410 <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTD , PIN_Number) ;
    13ea:	a2 e3       	ldi	r26, 0x32	; 50
    13ec:	b0 e0       	ldi	r27, 0x00	; 0
    13ee:	e2 e3       	ldi	r30, 0x32	; 50
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	80 81       	ld	r24, Z
    13f4:	48 2f       	mov	r20, r24
    13f6:	8a 81       	ldd	r24, Y+2	; 0x02
    13f8:	28 2f       	mov	r18, r24
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	02 2e       	mov	r0, r18
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <DIO_SetPinValue+0x1ce>
    1404:	88 0f       	add	r24, r24
    1406:	99 1f       	adc	r25, r25
    1408:	0a 94       	dec	r0
    140a:	e2 f7       	brpl	.-8      	; 0x1404 <DIO_SetPinValue+0x1ca>
    140c:	84 2b       	or	r24, r20
    140e:	8c 93       	st	X, r24
		}
		break ;
	}
}
    1410:	0f 90       	pop	r0
    1412:	0f 90       	pop	r0
    1414:	0f 90       	pop	r0
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	cf 91       	pop	r28
    141c:	df 91       	pop	r29
    141e:	08 95       	ret

00001420 <DIO_TogPinValue>:
void DIO_TogPinValue  (u8  PORT_Name , u8  PIN_Number          )
{
    1420:	df 93       	push	r29
    1422:	cf 93       	push	r28
    1424:	00 d0       	rcall	.+0      	; 0x1426 <DIO_TogPinValue+0x6>
    1426:	00 d0       	rcall	.+0      	; 0x1428 <DIO_TogPinValue+0x8>
    1428:	cd b7       	in	r28, 0x3d	; 61
    142a:	de b7       	in	r29, 0x3e	; 62
    142c:	89 83       	std	Y+1, r24	; 0x01
    142e:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    1430:	89 81       	ldd	r24, Y+1	; 0x01
    1432:	28 2f       	mov	r18, r24
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	3c 83       	std	Y+4, r19	; 0x04
    1438:	2b 83       	std	Y+3, r18	; 0x03
    143a:	8b 81       	ldd	r24, Y+3	; 0x03
    143c:	9c 81       	ldd	r25, Y+4	; 0x04
    143e:	82 30       	cpi	r24, 0x02	; 2
    1440:	91 05       	cpc	r25, r1
    1442:	51 f1       	breq	.+84     	; 0x1498 <DIO_TogPinValue+0x78>
    1444:	2b 81       	ldd	r18, Y+3	; 0x03
    1446:	3c 81       	ldd	r19, Y+4	; 0x04
    1448:	23 30       	cpi	r18, 0x03	; 3
    144a:	31 05       	cpc	r19, r1
    144c:	34 f4       	brge	.+12     	; 0x145a <DIO_TogPinValue+0x3a>
    144e:	8b 81       	ldd	r24, Y+3	; 0x03
    1450:	9c 81       	ldd	r25, Y+4	; 0x04
    1452:	81 30       	cpi	r24, 0x01	; 1
    1454:	91 05       	cpc	r25, r1
    1456:	61 f0       	breq	.+24     	; 0x1470 <DIO_TogPinValue+0x50>
    1458:	5a c0       	rjmp	.+180    	; 0x150e <DIO_TogPinValue+0xee>
    145a:	2b 81       	ldd	r18, Y+3	; 0x03
    145c:	3c 81       	ldd	r19, Y+4	; 0x04
    145e:	23 30       	cpi	r18, 0x03	; 3
    1460:	31 05       	cpc	r19, r1
    1462:	71 f1       	breq	.+92     	; 0x14c0 <DIO_TogPinValue+0xa0>
    1464:	8b 81       	ldd	r24, Y+3	; 0x03
    1466:	9c 81       	ldd	r25, Y+4	; 0x04
    1468:	84 30       	cpi	r24, 0x04	; 4
    146a:	91 05       	cpc	r25, r1
    146c:	e9 f1       	breq	.+122    	; 0x14e8 <DIO_TogPinValue+0xc8>
    146e:	4f c0       	rjmp	.+158    	; 0x150e <DIO_TogPinValue+0xee>
	{
	case DIO_PORTA :
		TOG_BIT(PORTA , PIN_Number) ;
    1470:	ab e3       	ldi	r26, 0x3B	; 59
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	eb e3       	ldi	r30, 0x3B	; 59
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	48 2f       	mov	r20, r24
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	28 2f       	mov	r18, r24
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	81 e0       	ldi	r24, 0x01	; 1
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	02 2e       	mov	r0, r18
    1488:	02 c0       	rjmp	.+4      	; 0x148e <DIO_TogPinValue+0x6e>
    148a:	88 0f       	add	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	0a 94       	dec	r0
    1490:	e2 f7       	brpl	.-8      	; 0x148a <DIO_TogPinValue+0x6a>
    1492:	84 27       	eor	r24, r20
    1494:	8c 93       	st	X, r24
    1496:	3b c0       	rjmp	.+118    	; 0x150e <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTB :
		TOG_BIT(PORTB , PIN_Number) ;
    1498:	a8 e3       	ldi	r26, 0x38	; 56
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	e8 e3       	ldi	r30, 0x38	; 56
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	48 2f       	mov	r20, r24
    14a4:	8a 81       	ldd	r24, Y+2	; 0x02
    14a6:	28 2f       	mov	r18, r24
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	81 e0       	ldi	r24, 0x01	; 1
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	02 2e       	mov	r0, r18
    14b0:	02 c0       	rjmp	.+4      	; 0x14b6 <DIO_TogPinValue+0x96>
    14b2:	88 0f       	add	r24, r24
    14b4:	99 1f       	adc	r25, r25
    14b6:	0a 94       	dec	r0
    14b8:	e2 f7       	brpl	.-8      	; 0x14b2 <DIO_TogPinValue+0x92>
    14ba:	84 27       	eor	r24, r20
    14bc:	8c 93       	st	X, r24
    14be:	27 c0       	rjmp	.+78     	; 0x150e <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTC :
		TOG_BIT(PORTC , PIN_Number) ;
    14c0:	a5 e3       	ldi	r26, 0x35	; 53
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	e5 e3       	ldi	r30, 0x35	; 53
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	48 2f       	mov	r20, r24
    14cc:	8a 81       	ldd	r24, Y+2	; 0x02
    14ce:	28 2f       	mov	r18, r24
    14d0:	30 e0       	ldi	r19, 0x00	; 0
    14d2:	81 e0       	ldi	r24, 0x01	; 1
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	02 2e       	mov	r0, r18
    14d8:	02 c0       	rjmp	.+4      	; 0x14de <DIO_TogPinValue+0xbe>
    14da:	88 0f       	add	r24, r24
    14dc:	99 1f       	adc	r25, r25
    14de:	0a 94       	dec	r0
    14e0:	e2 f7       	brpl	.-8      	; 0x14da <DIO_TogPinValue+0xba>
    14e2:	84 27       	eor	r24, r20
    14e4:	8c 93       	st	X, r24
    14e6:	13 c0       	rjmp	.+38     	; 0x150e <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTD :
		TOG_BIT(PORTD , PIN_Number) ;
    14e8:	a2 e3       	ldi	r26, 0x32	; 50
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e2 e3       	ldi	r30, 0x32	; 50
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	48 2f       	mov	r20, r24
    14f4:	8a 81       	ldd	r24, Y+2	; 0x02
    14f6:	28 2f       	mov	r18, r24
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	81 e0       	ldi	r24, 0x01	; 1
    14fc:	90 e0       	ldi	r25, 0x00	; 0
    14fe:	02 2e       	mov	r0, r18
    1500:	02 c0       	rjmp	.+4      	; 0x1506 <DIO_TogPinValue+0xe6>
    1502:	88 0f       	add	r24, r24
    1504:	99 1f       	adc	r25, r25
    1506:	0a 94       	dec	r0
    1508:	e2 f7       	brpl	.-8      	; 0x1502 <DIO_TogPinValue+0xe2>
    150a:	84 27       	eor	r24, r20
    150c:	8c 93       	st	X, r24
		break ;
	}
}
    150e:	0f 90       	pop	r0
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	0f 90       	pop	r0
    1516:	cf 91       	pop	r28
    1518:	df 91       	pop	r29
    151a:	08 95       	ret

0000151c <DIO_ReadPinValue>:
u8    DIO_ReadPinValue (u8  PORT_Name , u8  PIN_Number          )
{
    151c:	df 93       	push	r29
    151e:	cf 93       	push	r28
    1520:	00 d0       	rcall	.+0      	; 0x1522 <DIO_ReadPinValue+0x6>
    1522:	00 d0       	rcall	.+0      	; 0x1524 <DIO_ReadPinValue+0x8>
    1524:	0f 92       	push	r0
    1526:	cd b7       	in	r28, 0x3d	; 61
    1528:	de b7       	in	r29, 0x3e	; 62
    152a:	8a 83       	std	Y+2, r24	; 0x02
    152c:	6b 83       	std	Y+3, r22	; 0x03
	u8  PinValue ;
	switch (PORT_Name)
    152e:	8a 81       	ldd	r24, Y+2	; 0x02
    1530:	28 2f       	mov	r18, r24
    1532:	30 e0       	ldi	r19, 0x00	; 0
    1534:	3d 83       	std	Y+5, r19	; 0x05
    1536:	2c 83       	std	Y+4, r18	; 0x04
    1538:	4c 81       	ldd	r20, Y+4	; 0x04
    153a:	5d 81       	ldd	r21, Y+5	; 0x05
    153c:	42 30       	cpi	r20, 0x02	; 2
    153e:	51 05       	cpc	r21, r1
    1540:	b1 f1       	breq	.+108    	; 0x15ae <DIO_ReadPinValue+0x92>
    1542:	8c 81       	ldd	r24, Y+4	; 0x04
    1544:	9d 81       	ldd	r25, Y+5	; 0x05
    1546:	83 30       	cpi	r24, 0x03	; 3
    1548:	91 05       	cpc	r25, r1
    154a:	34 f4       	brge	.+12     	; 0x1558 <DIO_ReadPinValue+0x3c>
    154c:	2c 81       	ldd	r18, Y+4	; 0x04
    154e:	3d 81       	ldd	r19, Y+5	; 0x05
    1550:	21 30       	cpi	r18, 0x01	; 1
    1552:	31 05       	cpc	r19, r1
    1554:	71 f0       	breq	.+28     	; 0x1572 <DIO_ReadPinValue+0x56>
    1556:	84 c0       	rjmp	.+264    	; 0x1660 <DIO_ReadPinValue+0x144>
    1558:	4c 81       	ldd	r20, Y+4	; 0x04
    155a:	5d 81       	ldd	r21, Y+5	; 0x05
    155c:	43 30       	cpi	r20, 0x03	; 3
    155e:	51 05       	cpc	r21, r1
    1560:	09 f4       	brne	.+2      	; 0x1564 <DIO_ReadPinValue+0x48>
    1562:	43 c0       	rjmp	.+134    	; 0x15ea <DIO_ReadPinValue+0xce>
    1564:	8c 81       	ldd	r24, Y+4	; 0x04
    1566:	9d 81       	ldd	r25, Y+5	; 0x05
    1568:	84 30       	cpi	r24, 0x04	; 4
    156a:	91 05       	cpc	r25, r1
    156c:	09 f4       	brne	.+2      	; 0x1570 <DIO_ReadPinValue+0x54>
    156e:	5b c0       	rjmp	.+182    	; 0x1626 <DIO_ReadPinValue+0x10a>
    1570:	77 c0       	rjmp	.+238    	; 0x1660 <DIO_ReadPinValue+0x144>
	{
	case DIO_PORTA :
		PinValue = READ_BIT(PINA , PIN_Number) ;
    1572:	e9 e3       	ldi	r30, 0x39	; 57
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	80 81       	ld	r24, Z
    1578:	48 2f       	mov	r20, r24
    157a:	50 e0       	ldi	r21, 0x00	; 0
    157c:	8b 81       	ldd	r24, Y+3	; 0x03
    157e:	28 2f       	mov	r18, r24
    1580:	30 e0       	ldi	r19, 0x00	; 0
    1582:	81 e0       	ldi	r24, 0x01	; 1
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	02 c0       	rjmp	.+4      	; 0x158c <DIO_ReadPinValue+0x70>
    1588:	88 0f       	add	r24, r24
    158a:	99 1f       	adc	r25, r25
    158c:	2a 95       	dec	r18
    158e:	e2 f7       	brpl	.-8      	; 0x1588 <DIO_ReadPinValue+0x6c>
    1590:	9a 01       	movw	r18, r20
    1592:	28 23       	and	r18, r24
    1594:	39 23       	and	r19, r25
    1596:	8b 81       	ldd	r24, Y+3	; 0x03
    1598:	88 2f       	mov	r24, r24
    159a:	90 e0       	ldi	r25, 0x00	; 0
    159c:	a9 01       	movw	r20, r18
    159e:	02 c0       	rjmp	.+4      	; 0x15a4 <DIO_ReadPinValue+0x88>
    15a0:	55 95       	asr	r21
    15a2:	47 95       	ror	r20
    15a4:	8a 95       	dec	r24
    15a6:	e2 f7       	brpl	.-8      	; 0x15a0 <DIO_ReadPinValue+0x84>
    15a8:	ca 01       	movw	r24, r20
    15aa:	89 83       	std	Y+1, r24	; 0x01
    15ac:	59 c0       	rjmp	.+178    	; 0x1660 <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTB :
		PinValue = READ_BIT(PINB , PIN_Number) ;
    15ae:	e6 e3       	ldi	r30, 0x36	; 54
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	48 2f       	mov	r20, r24
    15b6:	50 e0       	ldi	r21, 0x00	; 0
    15b8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ba:	28 2f       	mov	r18, r24
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	81 e0       	ldi	r24, 0x01	; 1
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <DIO_ReadPinValue+0xac>
    15c4:	88 0f       	add	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	2a 95       	dec	r18
    15ca:	e2 f7       	brpl	.-8      	; 0x15c4 <DIO_ReadPinValue+0xa8>
    15cc:	9a 01       	movw	r18, r20
    15ce:	28 23       	and	r18, r24
    15d0:	39 23       	and	r19, r25
    15d2:	8b 81       	ldd	r24, Y+3	; 0x03
    15d4:	88 2f       	mov	r24, r24
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	a9 01       	movw	r20, r18
    15da:	02 c0       	rjmp	.+4      	; 0x15e0 <DIO_ReadPinValue+0xc4>
    15dc:	55 95       	asr	r21
    15de:	47 95       	ror	r20
    15e0:	8a 95       	dec	r24
    15e2:	e2 f7       	brpl	.-8      	; 0x15dc <DIO_ReadPinValue+0xc0>
    15e4:	ca 01       	movw	r24, r20
    15e6:	89 83       	std	Y+1, r24	; 0x01
    15e8:	3b c0       	rjmp	.+118    	; 0x1660 <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTC :
		PinValue = READ_BIT(PINC , PIN_Number) ;
    15ea:	e3 e3       	ldi	r30, 0x33	; 51
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	48 2f       	mov	r20, r24
    15f2:	50 e0       	ldi	r21, 0x00	; 0
    15f4:	8b 81       	ldd	r24, Y+3	; 0x03
    15f6:	28 2f       	mov	r18, r24
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	81 e0       	ldi	r24, 0x01	; 1
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	02 c0       	rjmp	.+4      	; 0x1604 <DIO_ReadPinValue+0xe8>
    1600:	88 0f       	add	r24, r24
    1602:	99 1f       	adc	r25, r25
    1604:	2a 95       	dec	r18
    1606:	e2 f7       	brpl	.-8      	; 0x1600 <DIO_ReadPinValue+0xe4>
    1608:	9a 01       	movw	r18, r20
    160a:	28 23       	and	r18, r24
    160c:	39 23       	and	r19, r25
    160e:	8b 81       	ldd	r24, Y+3	; 0x03
    1610:	88 2f       	mov	r24, r24
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	a9 01       	movw	r20, r18
    1616:	02 c0       	rjmp	.+4      	; 0x161c <DIO_ReadPinValue+0x100>
    1618:	55 95       	asr	r21
    161a:	47 95       	ror	r20
    161c:	8a 95       	dec	r24
    161e:	e2 f7       	brpl	.-8      	; 0x1618 <DIO_ReadPinValue+0xfc>
    1620:	ca 01       	movw	r24, r20
    1622:	89 83       	std	Y+1, r24	; 0x01
    1624:	1d c0       	rjmp	.+58     	; 0x1660 <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTD :
		PinValue = READ_BIT(PIND , PIN_Number) ;
    1626:	e0 e3       	ldi	r30, 0x30	; 48
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	48 2f       	mov	r20, r24
    162e:	50 e0       	ldi	r21, 0x00	; 0
    1630:	8b 81       	ldd	r24, Y+3	; 0x03
    1632:	28 2f       	mov	r18, r24
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	81 e0       	ldi	r24, 0x01	; 1
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <DIO_ReadPinValue+0x124>
    163c:	88 0f       	add	r24, r24
    163e:	99 1f       	adc	r25, r25
    1640:	2a 95       	dec	r18
    1642:	e2 f7       	brpl	.-8      	; 0x163c <DIO_ReadPinValue+0x120>
    1644:	9a 01       	movw	r18, r20
    1646:	28 23       	and	r18, r24
    1648:	39 23       	and	r19, r25
    164a:	8b 81       	ldd	r24, Y+3	; 0x03
    164c:	88 2f       	mov	r24, r24
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	a9 01       	movw	r20, r18
    1652:	02 c0       	rjmp	.+4      	; 0x1658 <DIO_ReadPinValue+0x13c>
    1654:	55 95       	asr	r21
    1656:	47 95       	ror	r20
    1658:	8a 95       	dec	r24
    165a:	e2 f7       	brpl	.-8      	; 0x1654 <DIO_ReadPinValue+0x138>
    165c:	ca 01       	movw	r24, r20
    165e:	89 83       	std	Y+1, r24	; 0x01
		break ;
	}
	return PinValue ;
    1660:	89 81       	ldd	r24, Y+1	; 0x01
}
    1662:	0f 90       	pop	r0
    1664:	0f 90       	pop	r0
    1666:	0f 90       	pop	r0
    1668:	0f 90       	pop	r0
    166a:	0f 90       	pop	r0
    166c:	cf 91       	pop	r28
    166e:	df 91       	pop	r29
    1670:	08 95       	ret

00001672 <DIO_InitPort>:

void DIO_InitPort      (u8 PORT_Name , u8  Mode)
{
    1672:	df 93       	push	r29
    1674:	cf 93       	push	r28
    1676:	00 d0       	rcall	.+0      	; 0x1678 <DIO_InitPort+0x6>
    1678:	00 d0       	rcall	.+0      	; 0x167a <DIO_InitPort+0x8>
    167a:	cd b7       	in	r28, 0x3d	; 61
    167c:	de b7       	in	r29, 0x3e	; 62
    167e:	89 83       	std	Y+1, r24	; 0x01
    1680:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    1682:	89 81       	ldd	r24, Y+1	; 0x01
    1684:	28 2f       	mov	r18, r24
    1686:	30 e0       	ldi	r19, 0x00	; 0
    1688:	3c 83       	std	Y+4, r19	; 0x04
    168a:	2b 83       	std	Y+3, r18	; 0x03
    168c:	8b 81       	ldd	r24, Y+3	; 0x03
    168e:	9c 81       	ldd	r25, Y+4	; 0x04
    1690:	82 30       	cpi	r24, 0x02	; 2
    1692:	91 05       	cpc	r25, r1
    1694:	d9 f0       	breq	.+54     	; 0x16cc <DIO_InitPort+0x5a>
    1696:	2b 81       	ldd	r18, Y+3	; 0x03
    1698:	3c 81       	ldd	r19, Y+4	; 0x04
    169a:	23 30       	cpi	r18, 0x03	; 3
    169c:	31 05       	cpc	r19, r1
    169e:	34 f4       	brge	.+12     	; 0x16ac <DIO_InitPort+0x3a>
    16a0:	8b 81       	ldd	r24, Y+3	; 0x03
    16a2:	9c 81       	ldd	r25, Y+4	; 0x04
    16a4:	81 30       	cpi	r24, 0x01	; 1
    16a6:	91 05       	cpc	r25, r1
    16a8:	61 f0       	breq	.+24     	; 0x16c2 <DIO_InitPort+0x50>
    16aa:	1e c0       	rjmp	.+60     	; 0x16e8 <DIO_InitPort+0x76>
    16ac:	2b 81       	ldd	r18, Y+3	; 0x03
    16ae:	3c 81       	ldd	r19, Y+4	; 0x04
    16b0:	23 30       	cpi	r18, 0x03	; 3
    16b2:	31 05       	cpc	r19, r1
    16b4:	81 f0       	breq	.+32     	; 0x16d6 <DIO_InitPort+0x64>
    16b6:	8b 81       	ldd	r24, Y+3	; 0x03
    16b8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ba:	84 30       	cpi	r24, 0x04	; 4
    16bc:	91 05       	cpc	r25, r1
    16be:	81 f0       	breq	.+32     	; 0x16e0 <DIO_InitPort+0x6e>
    16c0:	13 c0       	rjmp	.+38     	; 0x16e8 <DIO_InitPort+0x76>
	{
	case DIO_PORTA :
		DDRA = Mode ;
    16c2:	ea e3       	ldi	r30, 0x3A	; 58
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	8a 81       	ldd	r24, Y+2	; 0x02
    16c8:	80 83       	st	Z, r24
    16ca:	0e c0       	rjmp	.+28     	; 0x16e8 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTB :
		DDRB = Mode ;
    16cc:	e7 e3       	ldi	r30, 0x37	; 55
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	8a 81       	ldd	r24, Y+2	; 0x02
    16d2:	80 83       	st	Z, r24
    16d4:	09 c0       	rjmp	.+18     	; 0x16e8 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTC :
		DDRC = Mode ;
    16d6:	e4 e3       	ldi	r30, 0x34	; 52
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	8a 81       	ldd	r24, Y+2	; 0x02
    16dc:	80 83       	st	Z, r24
    16de:	04 c0       	rjmp	.+8      	; 0x16e8 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTD :
		DDRD = Mode ;
    16e0:	e1 e3       	ldi	r30, 0x31	; 49
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	8a 81       	ldd	r24, Y+2	; 0x02
    16e6:	80 83       	st	Z, r24
		break ;
	}
}
    16e8:	0f 90       	pop	r0
    16ea:	0f 90       	pop	r0
    16ec:	0f 90       	pop	r0
    16ee:	0f 90       	pop	r0
    16f0:	cf 91       	pop	r28
    16f2:	df 91       	pop	r29
    16f4:	08 95       	ret

000016f6 <DIO_SetPortValue>:
void DIO_SetPortValue  (u8  PORT_Name , u8  Val )
{
    16f6:	df 93       	push	r29
    16f8:	cf 93       	push	r28
    16fa:	00 d0       	rcall	.+0      	; 0x16fc <DIO_SetPortValue+0x6>
    16fc:	00 d0       	rcall	.+0      	; 0x16fe <DIO_SetPortValue+0x8>
    16fe:	cd b7       	in	r28, 0x3d	; 61
    1700:	de b7       	in	r29, 0x3e	; 62
    1702:	89 83       	std	Y+1, r24	; 0x01
    1704:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    1706:	89 81       	ldd	r24, Y+1	; 0x01
    1708:	28 2f       	mov	r18, r24
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	3c 83       	std	Y+4, r19	; 0x04
    170e:	2b 83       	std	Y+3, r18	; 0x03
    1710:	8b 81       	ldd	r24, Y+3	; 0x03
    1712:	9c 81       	ldd	r25, Y+4	; 0x04
    1714:	82 30       	cpi	r24, 0x02	; 2
    1716:	91 05       	cpc	r25, r1
    1718:	d9 f0       	breq	.+54     	; 0x1750 <DIO_SetPortValue+0x5a>
    171a:	2b 81       	ldd	r18, Y+3	; 0x03
    171c:	3c 81       	ldd	r19, Y+4	; 0x04
    171e:	23 30       	cpi	r18, 0x03	; 3
    1720:	31 05       	cpc	r19, r1
    1722:	34 f4       	brge	.+12     	; 0x1730 <DIO_SetPortValue+0x3a>
    1724:	8b 81       	ldd	r24, Y+3	; 0x03
    1726:	9c 81       	ldd	r25, Y+4	; 0x04
    1728:	81 30       	cpi	r24, 0x01	; 1
    172a:	91 05       	cpc	r25, r1
    172c:	61 f0       	breq	.+24     	; 0x1746 <DIO_SetPortValue+0x50>
    172e:	1e c0       	rjmp	.+60     	; 0x176c <DIO_SetPortValue+0x76>
    1730:	2b 81       	ldd	r18, Y+3	; 0x03
    1732:	3c 81       	ldd	r19, Y+4	; 0x04
    1734:	23 30       	cpi	r18, 0x03	; 3
    1736:	31 05       	cpc	r19, r1
    1738:	81 f0       	breq	.+32     	; 0x175a <DIO_SetPortValue+0x64>
    173a:	8b 81       	ldd	r24, Y+3	; 0x03
    173c:	9c 81       	ldd	r25, Y+4	; 0x04
    173e:	84 30       	cpi	r24, 0x04	; 4
    1740:	91 05       	cpc	r25, r1
    1742:	81 f0       	breq	.+32     	; 0x1764 <DIO_SetPortValue+0x6e>
    1744:	13 c0       	rjmp	.+38     	; 0x176c <DIO_SetPortValue+0x76>
	{
	case DIO_PORTA :
		PORTA = Val ;
    1746:	eb e3       	ldi	r30, 0x3B	; 59
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	8a 81       	ldd	r24, Y+2	; 0x02
    174c:	80 83       	st	Z, r24
    174e:	0e c0       	rjmp	.+28     	; 0x176c <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTB :
		PORTB = Val ;
    1750:	e8 e3       	ldi	r30, 0x38	; 56
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	8a 81       	ldd	r24, Y+2	; 0x02
    1756:	80 83       	st	Z, r24
    1758:	09 c0       	rjmp	.+18     	; 0x176c <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTC :
		PORTC = Val ;
    175a:	e5 e3       	ldi	r30, 0x35	; 53
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	8a 81       	ldd	r24, Y+2	; 0x02
    1760:	80 83       	st	Z, r24
    1762:	04 c0       	rjmp	.+8      	; 0x176c <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTD :
		PORTD = Val ;
    1764:	e2 e3       	ldi	r30, 0x32	; 50
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	8a 81       	ldd	r24, Y+2	; 0x02
    176a:	80 83       	st	Z, r24
		break ;
	}
}
    176c:	0f 90       	pop	r0
    176e:	0f 90       	pop	r0
    1770:	0f 90       	pop	r0
    1772:	0f 90       	pop	r0
    1774:	cf 91       	pop	r28
    1776:	df 91       	pop	r29
    1778:	08 95       	ret

0000177a <DIO_TogPortValue>:
void DIO_TogPortValue  (u8  PORT_Name          )
{
    177a:	df 93       	push	r29
    177c:	cf 93       	push	r28
    177e:	00 d0       	rcall	.+0      	; 0x1780 <DIO_TogPortValue+0x6>
    1780:	0f 92       	push	r0
    1782:	cd b7       	in	r28, 0x3d	; 61
    1784:	de b7       	in	r29, 0x3e	; 62
    1786:	89 83       	std	Y+1, r24	; 0x01
	switch (PORT_Name)
    1788:	89 81       	ldd	r24, Y+1	; 0x01
    178a:	28 2f       	mov	r18, r24
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	3b 83       	std	Y+3, r19	; 0x03
    1790:	2a 83       	std	Y+2, r18	; 0x02
    1792:	8a 81       	ldd	r24, Y+2	; 0x02
    1794:	9b 81       	ldd	r25, Y+3	; 0x03
    1796:	82 30       	cpi	r24, 0x02	; 2
    1798:	91 05       	cpc	r25, r1
    179a:	f1 f0       	breq	.+60     	; 0x17d8 <DIO_TogPortValue+0x5e>
    179c:	2a 81       	ldd	r18, Y+2	; 0x02
    179e:	3b 81       	ldd	r19, Y+3	; 0x03
    17a0:	23 30       	cpi	r18, 0x03	; 3
    17a2:	31 05       	cpc	r19, r1
    17a4:	34 f4       	brge	.+12     	; 0x17b2 <DIO_TogPortValue+0x38>
    17a6:	8a 81       	ldd	r24, Y+2	; 0x02
    17a8:	9b 81       	ldd	r25, Y+3	; 0x03
    17aa:	81 30       	cpi	r24, 0x01	; 1
    17ac:	91 05       	cpc	r25, r1
    17ae:	61 f0       	breq	.+24     	; 0x17c8 <DIO_TogPortValue+0x4e>
    17b0:	2a c0       	rjmp	.+84     	; 0x1806 <DIO_TogPortValue+0x8c>
    17b2:	2a 81       	ldd	r18, Y+2	; 0x02
    17b4:	3b 81       	ldd	r19, Y+3	; 0x03
    17b6:	23 30       	cpi	r18, 0x03	; 3
    17b8:	31 05       	cpc	r19, r1
    17ba:	b1 f0       	breq	.+44     	; 0x17e8 <DIO_TogPortValue+0x6e>
    17bc:	8a 81       	ldd	r24, Y+2	; 0x02
    17be:	9b 81       	ldd	r25, Y+3	; 0x03
    17c0:	84 30       	cpi	r24, 0x04	; 4
    17c2:	91 05       	cpc	r25, r1
    17c4:	c9 f0       	breq	.+50     	; 0x17f8 <DIO_TogPortValue+0x7e>
    17c6:	1f c0       	rjmp	.+62     	; 0x1806 <DIO_TogPortValue+0x8c>
	{
	case DIO_PORTA :
		PORTA = ~PORTA ;
    17c8:	ab e3       	ldi	r26, 0x3B	; 59
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	eb e3       	ldi	r30, 0x3B	; 59
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	80 95       	com	r24
    17d4:	8c 93       	st	X, r24
    17d6:	17 c0       	rjmp	.+46     	; 0x1806 <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTB :
		PORTB = ~PORTB ;
    17d8:	a8 e3       	ldi	r26, 0x38	; 56
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	e8 e3       	ldi	r30, 0x38	; 56
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	80 81       	ld	r24, Z
    17e2:	80 95       	com	r24
    17e4:	8c 93       	st	X, r24
    17e6:	0f c0       	rjmp	.+30     	; 0x1806 <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTC :
		PORTC = ~PORTC ;
    17e8:	a5 e3       	ldi	r26, 0x35	; 53
    17ea:	b0 e0       	ldi	r27, 0x00	; 0
    17ec:	e5 e3       	ldi	r30, 0x35	; 53
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	80 95       	com	r24
    17f4:	8c 93       	st	X, r24
    17f6:	07 c0       	rjmp	.+14     	; 0x1806 <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTD :
		PORTD = ~PORTD ;
    17f8:	a2 e3       	ldi	r26, 0x32	; 50
    17fa:	b0 e0       	ldi	r27, 0x00	; 0
    17fc:	e2 e3       	ldi	r30, 0x32	; 50
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	80 81       	ld	r24, Z
    1802:	80 95       	com	r24
    1804:	8c 93       	st	X, r24
		break ;
	}
}
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	0f 90       	pop	r0
    180c:	cf 91       	pop	r28
    180e:	df 91       	pop	r29
    1810:	08 95       	ret

00001812 <DIO_ReadPortValue>:
u8    DIO_ReadPortValue (u8  PORT_Name       )
{
    1812:	df 93       	push	r29
    1814:	cf 93       	push	r28
    1816:	00 d0       	rcall	.+0      	; 0x1818 <DIO_ReadPortValue+0x6>
    1818:	00 d0       	rcall	.+0      	; 0x181a <DIO_ReadPortValue+0x8>
    181a:	cd b7       	in	r28, 0x3d	; 61
    181c:	de b7       	in	r29, 0x3e	; 62
    181e:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortVal ;
	switch (PORT_Name)
    1820:	8a 81       	ldd	r24, Y+2	; 0x02
    1822:	28 2f       	mov	r18, r24
    1824:	30 e0       	ldi	r19, 0x00	; 0
    1826:	3c 83       	std	Y+4, r19	; 0x04
    1828:	2b 83       	std	Y+3, r18	; 0x03
    182a:	8b 81       	ldd	r24, Y+3	; 0x03
    182c:	9c 81       	ldd	r25, Y+4	; 0x04
    182e:	82 30       	cpi	r24, 0x02	; 2
    1830:	91 05       	cpc	r25, r1
    1832:	d9 f0       	breq	.+54     	; 0x186a <DIO_ReadPortValue+0x58>
    1834:	2b 81       	ldd	r18, Y+3	; 0x03
    1836:	3c 81       	ldd	r19, Y+4	; 0x04
    1838:	23 30       	cpi	r18, 0x03	; 3
    183a:	31 05       	cpc	r19, r1
    183c:	34 f4       	brge	.+12     	; 0x184a <DIO_ReadPortValue+0x38>
    183e:	8b 81       	ldd	r24, Y+3	; 0x03
    1840:	9c 81       	ldd	r25, Y+4	; 0x04
    1842:	81 30       	cpi	r24, 0x01	; 1
    1844:	91 05       	cpc	r25, r1
    1846:	61 f0       	breq	.+24     	; 0x1860 <DIO_ReadPortValue+0x4e>
    1848:	1e c0       	rjmp	.+60     	; 0x1886 <DIO_ReadPortValue+0x74>
    184a:	2b 81       	ldd	r18, Y+3	; 0x03
    184c:	3c 81       	ldd	r19, Y+4	; 0x04
    184e:	23 30       	cpi	r18, 0x03	; 3
    1850:	31 05       	cpc	r19, r1
    1852:	81 f0       	breq	.+32     	; 0x1874 <DIO_ReadPortValue+0x62>
    1854:	8b 81       	ldd	r24, Y+3	; 0x03
    1856:	9c 81       	ldd	r25, Y+4	; 0x04
    1858:	84 30       	cpi	r24, 0x04	; 4
    185a:	91 05       	cpc	r25, r1
    185c:	81 f0       	breq	.+32     	; 0x187e <DIO_ReadPortValue+0x6c>
    185e:	13 c0       	rjmp	.+38     	; 0x1886 <DIO_ReadPortValue+0x74>
	{
	case DIO_PORTA :
		PortVal = PINA ;
    1860:	e9 e3       	ldi	r30, 0x39	; 57
    1862:	f0 e0       	ldi	r31, 0x00	; 0
    1864:	80 81       	ld	r24, Z
    1866:	89 83       	std	Y+1, r24	; 0x01
    1868:	0e c0       	rjmp	.+28     	; 0x1886 <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTB :
		PortVal = PINB ;
    186a:	e6 e3       	ldi	r30, 0x36	; 54
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	89 83       	std	Y+1, r24	; 0x01
    1872:	09 c0       	rjmp	.+18     	; 0x1886 <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTC :
		PortVal = PINC ;
    1874:	e3 e3       	ldi	r30, 0x33	; 51
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	80 81       	ld	r24, Z
    187a:	89 83       	std	Y+1, r24	; 0x01
    187c:	04 c0       	rjmp	.+8      	; 0x1886 <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTD :
		PortVal = PIND ;
    187e:	e0 e3       	ldi	r30, 0x30	; 48
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	89 83       	std	Y+1, r24	; 0x01
		break ;
	}
	return PortVal ;
    1886:	89 81       	ldd	r24, Y+1	; 0x01
}
    1888:	0f 90       	pop	r0
    188a:	0f 90       	pop	r0
    188c:	0f 90       	pop	r0
    188e:	0f 90       	pop	r0
    1890:	cf 91       	pop	r28
    1892:	df 91       	pop	r29
    1894:	08 95       	ret

00001896 <ADC_init>:

#include "ADC.h"

void (*ADC_PTR_FUN)(void) ;
void ADC_init (u8 ADC_ref)
{
    1896:	df 93       	push	r29
    1898:	cf 93       	push	r28
    189a:	00 d0       	rcall	.+0      	; 0x189c <ADC_init+0x6>
    189c:	0f 92       	push	r0
    189e:	cd b7       	in	r28, 0x3d	; 61
    18a0:	de b7       	in	r29, 0x3e	; 62
    18a2:	89 83       	std	Y+1, r24	; 0x01
	switch (ADC_ref)
    18a4:	89 81       	ldd	r24, Y+1	; 0x01
    18a6:	28 2f       	mov	r18, r24
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	3b 83       	std	Y+3, r19	; 0x03
    18ac:	2a 83       	std	Y+2, r18	; 0x02
    18ae:	8a 81       	ldd	r24, Y+2	; 0x02
    18b0:	9b 81       	ldd	r25, Y+3	; 0x03
    18b2:	82 30       	cpi	r24, 0x02	; 2
    18b4:	91 05       	cpc	r25, r1
    18b6:	d1 f0       	breq	.+52     	; 0x18ec <ADC_init+0x56>
    18b8:	2a 81       	ldd	r18, Y+2	; 0x02
    18ba:	3b 81       	ldd	r19, Y+3	; 0x03
    18bc:	23 30       	cpi	r18, 0x03	; 3
    18be:	31 05       	cpc	r19, r1
    18c0:	31 f0       	breq	.+12     	; 0x18ce <ADC_init+0x38>
    18c2:	8a 81       	ldd	r24, Y+2	; 0x02
    18c4:	9b 81       	ldd	r25, Y+3	; 0x03
    18c6:	81 30       	cpi	r24, 0x01	; 1
    18c8:	91 05       	cpc	r25, r1
    18ca:	f9 f0       	breq	.+62     	; 0x190a <ADC_init+0x74>
    18cc:	2c c0       	rjmp	.+88     	; 0x1926 <ADC_init+0x90>
	{
	case ADC_REFERANCE_EXTERNAL :
		CLR_BIT(ADMUX , REFS1) ;
    18ce:	a7 e2       	ldi	r26, 0x27	; 39
    18d0:	b0 e0       	ldi	r27, 0x00	; 0
    18d2:	e7 e2       	ldi	r30, 0x27	; 39
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	80 81       	ld	r24, Z
    18d8:	8f 77       	andi	r24, 0x7F	; 127
    18da:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , REFS0) ;
    18dc:	a7 e2       	ldi	r26, 0x27	; 39
    18de:	b0 e0       	ldi	r27, 0x00	; 0
    18e0:	e7 e2       	ldi	r30, 0x27	; 39
    18e2:	f0 e0       	ldi	r31, 0x00	; 0
    18e4:	80 81       	ld	r24, Z
    18e6:	8f 7b       	andi	r24, 0xBF	; 191
    18e8:	8c 93       	st	X, r24
    18ea:	1d c0       	rjmp	.+58     	; 0x1926 <ADC_init+0x90>
		break ;
	case ADC_REFERANCE_AVCC     :
		CLR_BIT(ADMUX , REFS1) ;
    18ec:	a7 e2       	ldi	r26, 0x27	; 39
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	e7 e2       	ldi	r30, 0x27	; 39
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	8f 77       	andi	r24, 0x7F	; 127
    18f8:	8c 93       	st	X, r24
		SET_BIT(ADMUX , REFS0) ;
    18fa:	a7 e2       	ldi	r26, 0x27	; 39
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	e7 e2       	ldi	r30, 0x27	; 39
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	80 64       	ori	r24, 0x40	; 64
    1906:	8c 93       	st	X, r24
    1908:	0e c0       	rjmp	.+28     	; 0x1926 <ADC_init+0x90>
		break ;
	case ADC_REFERANCE_INTERNAL :
		SET_BIT(ADMUX , REFS1) ;
    190a:	a7 e2       	ldi	r26, 0x27	; 39
    190c:	b0 e0       	ldi	r27, 0x00	; 0
    190e:	e7 e2       	ldi	r30, 0x27	; 39
    1910:	f0 e0       	ldi	r31, 0x00	; 0
    1912:	80 81       	ld	r24, Z
    1914:	80 68       	ori	r24, 0x80	; 128
    1916:	8c 93       	st	X, r24
		SET_BIT(ADMUX , REFS0) ;
    1918:	a7 e2       	ldi	r26, 0x27	; 39
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	e7 e2       	ldi	r30, 0x27	; 39
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	80 64       	ori	r24, 0x40	; 64
    1924:	8c 93       	st	X, r24
		break ;
	}

	/*right adjust*/
	CLR_BIT(ADMUX , ADLAR) ;
    1926:	a7 e2       	ldi	r26, 0x27	; 39
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e7 e2       	ldi	r30, 0x27	; 39
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	8f 7d       	andi	r24, 0xDF	; 223
    1932:	8c 93       	st	X, r24

	/*adc enable*/
	SET_BIT(ADCSRA , ADEN) ;
    1934:	a6 e2       	ldi	r26, 0x26	; 38
    1936:	b0 e0       	ldi	r27, 0x00	; 0
    1938:	e6 e2       	ldi	r30, 0x26	; 38
    193a:	f0 e0       	ldi	r31, 0x00	; 0
    193c:	80 81       	ld	r24, Z
    193e:	80 68       	ori	r24, 0x80	; 128
    1940:	8c 93       	st	X, r24

	/*enable ADC PIE*/
	SET_BIT(ADCSRA , ADIE) ;
    1942:	a6 e2       	ldi	r26, 0x26	; 38
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	e6 e2       	ldi	r30, 0x26	; 38
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	88 60       	ori	r24, 0x08	; 8
    194e:	8c 93       	st	X, r24

	/*prescaller/64*/
	SET_BIT(ADCSRA , ADPS2) ;
    1950:	a6 e2       	ldi	r26, 0x26	; 38
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	e6 e2       	ldi	r30, 0x26	; 38
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	80 81       	ld	r24, Z
    195a:	84 60       	ori	r24, 0x04	; 4
    195c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA , ADPS1) ;
    195e:	a6 e2       	ldi	r26, 0x26	; 38
    1960:	b0 e0       	ldi	r27, 0x00	; 0
    1962:	e6 e2       	ldi	r30, 0x26	; 38
    1964:	f0 e0       	ldi	r31, 0x00	; 0
    1966:	80 81       	ld	r24, Z
    1968:	82 60       	ori	r24, 0x02	; 2
    196a:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA , ADPS0) ;
    196c:	a6 e2       	ldi	r26, 0x26	; 38
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	e6 e2       	ldi	r30, 0x26	; 38
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	80 81       	ld	r24, Z
    1976:	8e 7f       	andi	r24, 0xFE	; 254
    1978:	8c 93       	st	X, r24

	/*disable auto trig*/
	CLR_BIT(ADCSRA , ADATE) ;
    197a:	a6 e2       	ldi	r26, 0x26	; 38
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e6 e2       	ldi	r30, 0x26	; 38
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	8f 7d       	andi	r24, 0xDF	; 223
    1986:	8c 93       	st	X, r24
}
    1988:	0f 90       	pop	r0
    198a:	0f 90       	pop	r0
    198c:	0f 90       	pop	r0
    198e:	cf 91       	pop	r28
    1990:	df 91       	pop	r29
    1992:	08 95       	ret

00001994 <ADC_StartConversion>:

void ADC_StartConversion (u8 ChannelNum)
{
    1994:	df 93       	push	r29
    1996:	cf 93       	push	r28
    1998:	00 d0       	rcall	.+0      	; 0x199a <ADC_StartConversion+0x6>
    199a:	0f 92       	push	r0
    199c:	cd b7       	in	r28, 0x3d	; 61
    199e:	de b7       	in	r29, 0x3e	; 62
    19a0:	89 83       	std	Y+1, r24	; 0x01
	switch (ChannelNum)
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
    19a4:	28 2f       	mov	r18, r24
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	3b 83       	std	Y+3, r19	; 0x03
    19aa:	2a 83       	std	Y+2, r18	; 0x02
    19ac:	8a 81       	ldd	r24, Y+2	; 0x02
    19ae:	9b 81       	ldd	r25, Y+3	; 0x03
    19b0:	83 30       	cpi	r24, 0x03	; 3
    19b2:	91 05       	cpc	r25, r1
    19b4:	09 f4       	brne	.+2      	; 0x19b8 <ADC_StartConversion+0x24>
    19b6:	70 c0       	rjmp	.+224    	; 0x1a98 <ADC_StartConversion+0x104>
    19b8:	2a 81       	ldd	r18, Y+2	; 0x02
    19ba:	3b 81       	ldd	r19, Y+3	; 0x03
    19bc:	24 30       	cpi	r18, 0x04	; 4
    19be:	31 05       	cpc	r19, r1
    19c0:	84 f4       	brge	.+32     	; 0x19e2 <ADC_StartConversion+0x4e>
    19c2:	8a 81       	ldd	r24, Y+2	; 0x02
    19c4:	9b 81       	ldd	r25, Y+3	; 0x03
    19c6:	81 30       	cpi	r24, 0x01	; 1
    19c8:	91 05       	cpc	r25, r1
    19ca:	d1 f1       	breq	.+116    	; 0x1a40 <ADC_StartConversion+0xac>
    19cc:	2a 81       	ldd	r18, Y+2	; 0x02
    19ce:	3b 81       	ldd	r19, Y+3	; 0x03
    19d0:	22 30       	cpi	r18, 0x02	; 2
    19d2:	31 05       	cpc	r19, r1
    19d4:	0c f0       	brlt	.+2      	; 0x19d8 <ADC_StartConversion+0x44>
    19d6:	4a c0       	rjmp	.+148    	; 0x1a6c <ADC_StartConversion+0xd8>
    19d8:	8a 81       	ldd	r24, Y+2	; 0x02
    19da:	9b 81       	ldd	r25, Y+3	; 0x03
    19dc:	00 97       	sbiw	r24, 0x00	; 0
    19de:	d1 f0       	breq	.+52     	; 0x1a14 <ADC_StartConversion+0x80>
    19e0:	c8 c0       	rjmp	.+400    	; 0x1b72 <ADC_StartConversion+0x1de>
    19e2:	2a 81       	ldd	r18, Y+2	; 0x02
    19e4:	3b 81       	ldd	r19, Y+3	; 0x03
    19e6:	25 30       	cpi	r18, 0x05	; 5
    19e8:	31 05       	cpc	r19, r1
    19ea:	09 f4       	brne	.+2      	; 0x19ee <ADC_StartConversion+0x5a>
    19ec:	81 c0       	rjmp	.+258    	; 0x1af0 <ADC_StartConversion+0x15c>
    19ee:	8a 81       	ldd	r24, Y+2	; 0x02
    19f0:	9b 81       	ldd	r25, Y+3	; 0x03
    19f2:	85 30       	cpi	r24, 0x05	; 5
    19f4:	91 05       	cpc	r25, r1
    19f6:	0c f4       	brge	.+2      	; 0x19fa <ADC_StartConversion+0x66>
    19f8:	65 c0       	rjmp	.+202    	; 0x1ac4 <ADC_StartConversion+0x130>
    19fa:	2a 81       	ldd	r18, Y+2	; 0x02
    19fc:	3b 81       	ldd	r19, Y+3	; 0x03
    19fe:	26 30       	cpi	r18, 0x06	; 6
    1a00:	31 05       	cpc	r19, r1
    1a02:	09 f4       	brne	.+2      	; 0x1a06 <ADC_StartConversion+0x72>
    1a04:	8b c0       	rjmp	.+278    	; 0x1b1c <ADC_StartConversion+0x188>
    1a06:	8a 81       	ldd	r24, Y+2	; 0x02
    1a08:	9b 81       	ldd	r25, Y+3	; 0x03
    1a0a:	87 30       	cpi	r24, 0x07	; 7
    1a0c:	91 05       	cpc	r25, r1
    1a0e:	09 f4       	brne	.+2      	; 0x1a12 <ADC_StartConversion+0x7e>
    1a10:	9b c0       	rjmp	.+310    	; 0x1b48 <ADC_StartConversion+0x1b4>
    1a12:	af c0       	rjmp	.+350    	; 0x1b72 <ADC_StartConversion+0x1de>
	{
	case ADC_CHANNEL0 :
		CLR_BIT(ADMUX , MUX2) ;
    1a14:	a7 e2       	ldi	r26, 0x27	; 39
    1a16:	b0 e0       	ldi	r27, 0x00	; 0
    1a18:	e7 e2       	ldi	r30, 0x27	; 39
    1a1a:	f0 e0       	ldi	r31, 0x00	; 0
    1a1c:	80 81       	ld	r24, Z
    1a1e:	8b 7f       	andi	r24, 0xFB	; 251
    1a20:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    1a22:	a7 e2       	ldi	r26, 0x27	; 39
    1a24:	b0 e0       	ldi	r27, 0x00	; 0
    1a26:	e7 e2       	ldi	r30, 0x27	; 39
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	80 81       	ld	r24, Z
    1a2c:	8d 7f       	andi	r24, 0xFD	; 253
    1a2e:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    1a30:	a7 e2       	ldi	r26, 0x27	; 39
    1a32:	b0 e0       	ldi	r27, 0x00	; 0
    1a34:	e7 e2       	ldi	r30, 0x27	; 39
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	8e 7f       	andi	r24, 0xFE	; 254
    1a3c:	8c 93       	st	X, r24
    1a3e:	99 c0       	rjmp	.+306    	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL1 :
		CLR_BIT(ADMUX , MUX2) ;
    1a40:	a7 e2       	ldi	r26, 0x27	; 39
    1a42:	b0 e0       	ldi	r27, 0x00	; 0
    1a44:	e7 e2       	ldi	r30, 0x27	; 39
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	8b 7f       	andi	r24, 0xFB	; 251
    1a4c:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    1a4e:	a7 e2       	ldi	r26, 0x27	; 39
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	e7 e2       	ldi	r30, 0x27	; 39
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 81       	ld	r24, Z
    1a58:	8d 7f       	andi	r24, 0xFD	; 253
    1a5a:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    1a5c:	a7 e2       	ldi	r26, 0x27	; 39
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e7 e2       	ldi	r30, 0x27	; 39
    1a62:	f0 e0       	ldi	r31, 0x00	; 0
    1a64:	80 81       	ld	r24, Z
    1a66:	81 60       	ori	r24, 0x01	; 1
    1a68:	8c 93       	st	X, r24
    1a6a:	83 c0       	rjmp	.+262    	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL2 :
		CLR_BIT(ADMUX , MUX2) ;
    1a6c:	a7 e2       	ldi	r26, 0x27	; 39
    1a6e:	b0 e0       	ldi	r27, 0x00	; 0
    1a70:	e7 e2       	ldi	r30, 0x27	; 39
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	80 81       	ld	r24, Z
    1a76:	8b 7f       	andi	r24, 0xFB	; 251
    1a78:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1a7a:	a7 e2       	ldi	r26, 0x27	; 39
    1a7c:	b0 e0       	ldi	r27, 0x00	; 0
    1a7e:	e7 e2       	ldi	r30, 0x27	; 39
    1a80:	f0 e0       	ldi	r31, 0x00	; 0
    1a82:	80 81       	ld	r24, Z
    1a84:	82 60       	ori	r24, 0x02	; 2
    1a86:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    1a88:	a7 e2       	ldi	r26, 0x27	; 39
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	e7 e2       	ldi	r30, 0x27	; 39
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	8e 7f       	andi	r24, 0xFE	; 254
    1a94:	8c 93       	st	X, r24
    1a96:	6d c0       	rjmp	.+218    	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL3 :
		CLR_BIT(ADMUX , MUX2) ;
    1a98:	a7 e2       	ldi	r26, 0x27	; 39
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	e7 e2       	ldi	r30, 0x27	; 39
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	80 81       	ld	r24, Z
    1aa2:	8b 7f       	andi	r24, 0xFB	; 251
    1aa4:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1aa6:	a7 e2       	ldi	r26, 0x27	; 39
    1aa8:	b0 e0       	ldi	r27, 0x00	; 0
    1aaa:	e7 e2       	ldi	r30, 0x27	; 39
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 81       	ld	r24, Z
    1ab0:	82 60       	ori	r24, 0x02	; 2
    1ab2:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    1ab4:	a7 e2       	ldi	r26, 0x27	; 39
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	e7 e2       	ldi	r30, 0x27	; 39
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	80 81       	ld	r24, Z
    1abe:	81 60       	ori	r24, 0x01	; 1
    1ac0:	8c 93       	st	X, r24
    1ac2:	57 c0       	rjmp	.+174    	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL4 :
		SET_BIT(ADMUX , MUX2) ;
    1ac4:	a7 e2       	ldi	r26, 0x27	; 39
    1ac6:	b0 e0       	ldi	r27, 0x00	; 0
    1ac8:	e7 e2       	ldi	r30, 0x27	; 39
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	84 60       	ori	r24, 0x04	; 4
    1ad0:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    1ad2:	a7 e2       	ldi	r26, 0x27	; 39
    1ad4:	b0 e0       	ldi	r27, 0x00	; 0
    1ad6:	e7 e2       	ldi	r30, 0x27	; 39
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	80 81       	ld	r24, Z
    1adc:	8d 7f       	andi	r24, 0xFD	; 253
    1ade:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    1ae0:	a7 e2       	ldi	r26, 0x27	; 39
    1ae2:	b0 e0       	ldi	r27, 0x00	; 0
    1ae4:	e7 e2       	ldi	r30, 0x27	; 39
    1ae6:	f0 e0       	ldi	r31, 0x00	; 0
    1ae8:	80 81       	ld	r24, Z
    1aea:	8e 7f       	andi	r24, 0xFE	; 254
    1aec:	8c 93       	st	X, r24
    1aee:	41 c0       	rjmp	.+130    	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL5 :
		SET_BIT(ADMUX , MUX2) ;
    1af0:	a7 e2       	ldi	r26, 0x27	; 39
    1af2:	b0 e0       	ldi	r27, 0x00	; 0
    1af4:	e7 e2       	ldi	r30, 0x27	; 39
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	80 81       	ld	r24, Z
    1afa:	84 60       	ori	r24, 0x04	; 4
    1afc:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    1afe:	a7 e2       	ldi	r26, 0x27	; 39
    1b00:	b0 e0       	ldi	r27, 0x00	; 0
    1b02:	e7 e2       	ldi	r30, 0x27	; 39
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	80 81       	ld	r24, Z
    1b08:	8d 7f       	andi	r24, 0xFD	; 253
    1b0a:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    1b0c:	a7 e2       	ldi	r26, 0x27	; 39
    1b0e:	b0 e0       	ldi	r27, 0x00	; 0
    1b10:	e7 e2       	ldi	r30, 0x27	; 39
    1b12:	f0 e0       	ldi	r31, 0x00	; 0
    1b14:	80 81       	ld	r24, Z
    1b16:	81 60       	ori	r24, 0x01	; 1
    1b18:	8c 93       	st	X, r24
    1b1a:	2b c0       	rjmp	.+86     	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL6 :
		SET_BIT(ADMUX , MUX2) ;
    1b1c:	a7 e2       	ldi	r26, 0x27	; 39
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	e7 e2       	ldi	r30, 0x27	; 39
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	84 60       	ori	r24, 0x04	; 4
    1b28:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1b2a:	a7 e2       	ldi	r26, 0x27	; 39
    1b2c:	b0 e0       	ldi	r27, 0x00	; 0
    1b2e:	e7 e2       	ldi	r30, 0x27	; 39
    1b30:	f0 e0       	ldi	r31, 0x00	; 0
    1b32:	80 81       	ld	r24, Z
    1b34:	82 60       	ori	r24, 0x02	; 2
    1b36:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    1b38:	a7 e2       	ldi	r26, 0x27	; 39
    1b3a:	b0 e0       	ldi	r27, 0x00	; 0
    1b3c:	e7 e2       	ldi	r30, 0x27	; 39
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	8e 7f       	andi	r24, 0xFE	; 254
    1b44:	8c 93       	st	X, r24
    1b46:	15 c0       	rjmp	.+42     	; 0x1b72 <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL7 :
		SET_BIT(ADMUX , MUX2) ;
    1b48:	a7 e2       	ldi	r26, 0x27	; 39
    1b4a:	b0 e0       	ldi	r27, 0x00	; 0
    1b4c:	e7 e2       	ldi	r30, 0x27	; 39
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	80 81       	ld	r24, Z
    1b52:	84 60       	ori	r24, 0x04	; 4
    1b54:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1b56:	a7 e2       	ldi	r26, 0x27	; 39
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	e7 e2       	ldi	r30, 0x27	; 39
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	82 60       	ori	r24, 0x02	; 2
    1b62:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    1b64:	a7 e2       	ldi	r26, 0x27	; 39
    1b66:	b0 e0       	ldi	r27, 0x00	; 0
    1b68:	e7 e2       	ldi	r30, 0x27	; 39
    1b6a:	f0 e0       	ldi	r31, 0x00	; 0
    1b6c:	80 81       	ld	r24, Z
    1b6e:	81 60       	ori	r24, 0x01	; 1
    1b70:	8c 93       	st	X, r24
		break ;
	}

	SET_BIT(ADCSRA , ADSC) ;
    1b72:	a6 e2       	ldi	r26, 0x26	; 38
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	e6 e2       	ldi	r30, 0x26	; 38
    1b78:	f0 e0       	ldi	r31, 0x00	; 0
    1b7a:	80 81       	ld	r24, Z
    1b7c:	80 64       	ori	r24, 0x40	; 64
    1b7e:	8c 93       	st	X, r24

}
    1b80:	0f 90       	pop	r0
    1b82:	0f 90       	pop	r0
    1b84:	0f 90       	pop	r0
    1b86:	cf 91       	pop	r28
    1b88:	df 91       	pop	r29
    1b8a:	08 95       	ret

00001b8c <ADC_ReadDataUsingPolling>:

u16 ADC_ReadDataUsingPolling (void)
{
    1b8c:	df 93       	push	r29
    1b8e:	cf 93       	push	r28
    1b90:	cd b7       	in	r28, 0x3d	; 61
    1b92:	de b7       	in	r29, 0x3e	; 62
	while (READ_BIT(ADCSRA , ADIF) == 0) ;
    1b94:	e6 e2       	ldi	r30, 0x26	; 38
    1b96:	f0 e0       	ldi	r31, 0x00	; 0
    1b98:	80 81       	ld	r24, Z
    1b9a:	88 2f       	mov	r24, r24
    1b9c:	90 e0       	ldi	r25, 0x00	; 0
    1b9e:	80 71       	andi	r24, 0x10	; 16
    1ba0:	90 70       	andi	r25, 0x00	; 0
    1ba2:	95 95       	asr	r25
    1ba4:	87 95       	ror	r24
    1ba6:	95 95       	asr	r25
    1ba8:	87 95       	ror	r24
    1baa:	95 95       	asr	r25
    1bac:	87 95       	ror	r24
    1bae:	95 95       	asr	r25
    1bb0:	87 95       	ror	r24
    1bb2:	00 97       	sbiw	r24, 0x00	; 0
    1bb4:	79 f3       	breq	.-34     	; 0x1b94 <ADC_ReadDataUsingPolling+0x8>
	SET_BIT(ADCSRA , ADIF) ;
    1bb6:	a6 e2       	ldi	r26, 0x26	; 38
    1bb8:	b0 e0       	ldi	r27, 0x00	; 0
    1bba:	e6 e2       	ldi	r30, 0x26	; 38
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	80 81       	ld	r24, Z
    1bc0:	80 61       	ori	r24, 0x10	; 16
    1bc2:	8c 93       	st	X, r24
	return ADC ;
    1bc4:	e4 e2       	ldi	r30, 0x24	; 36
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z
    1bca:	91 81       	ldd	r25, Z+1	; 0x01
}
    1bcc:	cf 91       	pop	r28
    1bce:	df 91       	pop	r29
    1bd0:	08 95       	ret

00001bd2 <ADC_ReadDataUsingInterrupt>:

u16 ADC_ReadDataUsingInterrupt (void)
{
    1bd2:	df 93       	push	r29
    1bd4:	cf 93       	push	r28
    1bd6:	cd b7       	in	r28, 0x3d	; 61
    1bd8:	de b7       	in	r29, 0x3e	; 62
	return ADC ;
    1bda:	e4 e2       	ldi	r30, 0x24	; 36
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	91 81       	ldd	r25, Z+1	; 0x01
}
    1be2:	cf 91       	pop	r28
    1be4:	df 91       	pop	r29
    1be6:	08 95       	ret

00001be8 <ADC_CallBack>:

void ADC_CallBack (void (*fptr)(void))
{
    1be8:	df 93       	push	r29
    1bea:	cf 93       	push	r28
    1bec:	00 d0       	rcall	.+0      	; 0x1bee <ADC_CallBack+0x6>
    1bee:	cd b7       	in	r28, 0x3d	; 61
    1bf0:	de b7       	in	r29, 0x3e	; 62
    1bf2:	9a 83       	std	Y+2, r25	; 0x02
    1bf4:	89 83       	std	Y+1, r24	; 0x01
	ADC_PTR_FUN = fptr ;
    1bf6:	89 81       	ldd	r24, Y+1	; 0x01
    1bf8:	9a 81       	ldd	r25, Y+2	; 0x02
    1bfa:	90 93 a5 01 	sts	0x01A5, r25
    1bfe:	80 93 a4 01 	sts	0x01A4, r24
}
    1c02:	0f 90       	pop	r0
    1c04:	0f 90       	pop	r0
    1c06:	cf 91       	pop	r28
    1c08:	df 91       	pop	r29
    1c0a:	08 95       	ret

00001c0c <__vector_16>:

void __vector_16 (void)__attribute__((signal)) ;
void __vector_16 (void)
{
    1c0c:	1f 92       	push	r1
    1c0e:	0f 92       	push	r0
    1c10:	0f b6       	in	r0, 0x3f	; 63
    1c12:	0f 92       	push	r0
    1c14:	11 24       	eor	r1, r1
    1c16:	2f 93       	push	r18
    1c18:	3f 93       	push	r19
    1c1a:	4f 93       	push	r20
    1c1c:	5f 93       	push	r21
    1c1e:	6f 93       	push	r22
    1c20:	7f 93       	push	r23
    1c22:	8f 93       	push	r24
    1c24:	9f 93       	push	r25
    1c26:	af 93       	push	r26
    1c28:	bf 93       	push	r27
    1c2a:	ef 93       	push	r30
    1c2c:	ff 93       	push	r31
    1c2e:	df 93       	push	r29
    1c30:	cf 93       	push	r28
    1c32:	cd b7       	in	r28, 0x3d	; 61
    1c34:	de b7       	in	r29, 0x3e	; 62
	if (ADC_PTR_FUN != 0)
    1c36:	80 91 a4 01 	lds	r24, 0x01A4
    1c3a:	90 91 a5 01 	lds	r25, 0x01A5
    1c3e:	00 97       	sbiw	r24, 0x00	; 0
    1c40:	29 f0       	breq	.+10     	; 0x1c4c <__vector_16+0x40>
	{
		ADC_PTR_FUN () ;
    1c42:	e0 91 a4 01 	lds	r30, 0x01A4
    1c46:	f0 91 a5 01 	lds	r31, 0x01A5
    1c4a:	09 95       	icall
	}
}
    1c4c:	cf 91       	pop	r28
    1c4e:	df 91       	pop	r29
    1c50:	ff 91       	pop	r31
    1c52:	ef 91       	pop	r30
    1c54:	bf 91       	pop	r27
    1c56:	af 91       	pop	r26
    1c58:	9f 91       	pop	r25
    1c5a:	8f 91       	pop	r24
    1c5c:	7f 91       	pop	r23
    1c5e:	6f 91       	pop	r22
    1c60:	5f 91       	pop	r21
    1c62:	4f 91       	pop	r20
    1c64:	3f 91       	pop	r19
    1c66:	2f 91       	pop	r18
    1c68:	0f 90       	pop	r0
    1c6a:	0f be       	out	0x3f, r0	; 63
    1c6c:	0f 90       	pop	r0
    1c6e:	1f 90       	pop	r1
    1c70:	18 95       	reti

00001c72 <LED_Init>:
#include "LED.h"
#include "../../LIB/BIT_MATH.h"


void LED_Init (u8 LedPort , u8 LedPin)
{
    1c72:	df 93       	push	r29
    1c74:	cf 93       	push	r28
    1c76:	00 d0       	rcall	.+0      	; 0x1c78 <LED_Init+0x6>
    1c78:	cd b7       	in	r28, 0x3d	; 61
    1c7a:	de b7       	in	r29, 0x3e	; 62
    1c7c:	89 83       	std	Y+1, r24	; 0x01
    1c7e:	6a 83       	std	Y+2, r22	; 0x02
	DIO_InitPin(LedPort, LedPin, DIO_OUTPUT) ;
    1c80:	89 81       	ldd	r24, Y+1	; 0x01
    1c82:	6a 81       	ldd	r22, Y+2	; 0x02
    1c84:	41 e0       	ldi	r20, 0x01	; 1
    1c86:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>
}
    1c8a:	0f 90       	pop	r0
    1c8c:	0f 90       	pop	r0
    1c8e:	cf 91       	pop	r28
    1c90:	df 91       	pop	r29
    1c92:	08 95       	ret

00001c94 <LED_On>:
void LED_On   (u8 LedPort , u8 LedPin)
{
    1c94:	df 93       	push	r29
    1c96:	cf 93       	push	r28
    1c98:	00 d0       	rcall	.+0      	; 0x1c9a <LED_On+0x6>
    1c9a:	cd b7       	in	r28, 0x3d	; 61
    1c9c:	de b7       	in	r29, 0x3e	; 62
    1c9e:	89 83       	std	Y+1, r24	; 0x01
    1ca0:	6a 83       	std	Y+2, r22	; 0x02
	DIO_SetPinValue(LedPort, LedPin, DIO_HIGH) ;
    1ca2:	89 81       	ldd	r24, Y+1	; 0x01
    1ca4:	6a 81       	ldd	r22, Y+2	; 0x02
    1ca6:	41 e0       	ldi	r20, 0x01	; 1
    1ca8:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
}
    1cac:	0f 90       	pop	r0
    1cae:	0f 90       	pop	r0
    1cb0:	cf 91       	pop	r28
    1cb2:	df 91       	pop	r29
    1cb4:	08 95       	ret

00001cb6 <LED_Off>:
void LED_Off  (u8 LedPort , u8 LedPin)
{
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	00 d0       	rcall	.+0      	; 0x1cbc <LED_Off+0x6>
    1cbc:	cd b7       	in	r28, 0x3d	; 61
    1cbe:	de b7       	in	r29, 0x3e	; 62
    1cc0:	89 83       	std	Y+1, r24	; 0x01
    1cc2:	6a 83       	std	Y+2, r22	; 0x02
	DIO_SetPinValue(LedPort, LedPin, DIO_LOW) ;
    1cc4:	89 81       	ldd	r24, Y+1	; 0x01
    1cc6:	6a 81       	ldd	r22, Y+2	; 0x02
    1cc8:	40 e0       	ldi	r20, 0x00	; 0
    1cca:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
}
    1cce:	0f 90       	pop	r0
    1cd0:	0f 90       	pop	r0
    1cd2:	cf 91       	pop	r28
    1cd4:	df 91       	pop	r29
    1cd6:	08 95       	ret

00001cd8 <LED_Tog>:
void LED_Tog  (u8 LedPort , u8 LedPin)
{
    1cd8:	df 93       	push	r29
    1cda:	cf 93       	push	r28
    1cdc:	00 d0       	rcall	.+0      	; 0x1cde <LED_Tog+0x6>
    1cde:	cd b7       	in	r28, 0x3d	; 61
    1ce0:	de b7       	in	r29, 0x3e	; 62
    1ce2:	89 83       	std	Y+1, r24	; 0x01
    1ce4:	6a 83       	std	Y+2, r22	; 0x02
	DIO_TogPinValue(LedPort, LedPin) ;
    1ce6:	89 81       	ldd	r24, Y+1	; 0x01
    1ce8:	6a 81       	ldd	r22, Y+2	; 0x02
    1cea:	0e 94 10 0a 	call	0x1420	; 0x1420 <DIO_TogPinValue>
}
    1cee:	0f 90       	pop	r0
    1cf0:	0f 90       	pop	r0
    1cf2:	cf 91       	pop	r28
    1cf4:	df 91       	pop	r29
    1cf6:	08 95       	ret

00001cf8 <LCD_Init>:
#include <util/delay.h>
#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"

void LCD_Init      (void)
{
    1cf8:	0f 93       	push	r16
    1cfa:	1f 93       	push	r17
    1cfc:	df 93       	push	r29
    1cfe:	cf 93       	push	r28
    1d00:	cd b7       	in	r28, 0x3d	; 61
    1d02:	de b7       	in	r29, 0x3e	; 62
    1d04:	c4 55       	subi	r28, 0x54	; 84
    1d06:	d0 40       	sbci	r29, 0x00	; 0
    1d08:	0f b6       	in	r0, 0x3f	; 63
    1d0a:	f8 94       	cli
    1d0c:	de bf       	out	0x3e, r29	; 62
    1d0e:	0f be       	out	0x3f, r0	; 63
    1d10:	cd bf       	out	0x3d, r28	; 61
    1d12:	fe 01       	movw	r30, r28
    1d14:	ef 5a       	subi	r30, 0xAF	; 175
    1d16:	ff 4f       	sbci	r31, 0xFF	; 255
    1d18:	80 e0       	ldi	r24, 0x00	; 0
    1d1a:	90 e0       	ldi	r25, 0x00	; 0
    1d1c:	a8 e4       	ldi	r26, 0x48	; 72
    1d1e:	b2 e4       	ldi	r27, 0x42	; 66
    1d20:	80 83       	st	Z, r24
    1d22:	91 83       	std	Z+1, r25	; 0x01
    1d24:	a2 83       	std	Z+2, r26	; 0x02
    1d26:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d28:	8e 01       	movw	r16, r28
    1d2a:	03 5b       	subi	r16, 0xB3	; 179
    1d2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1d2e:	fe 01       	movw	r30, r28
    1d30:	ef 5a       	subi	r30, 0xAF	; 175
    1d32:	ff 4f       	sbci	r31, 0xFF	; 255
    1d34:	60 81       	ld	r22, Z
    1d36:	71 81       	ldd	r23, Z+1	; 0x01
    1d38:	82 81       	ldd	r24, Z+2	; 0x02
    1d3a:	93 81       	ldd	r25, Z+3	; 0x03
    1d3c:	20 e0       	ldi	r18, 0x00	; 0
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	4a ef       	ldi	r20, 0xFA	; 250
    1d42:	54 e4       	ldi	r21, 0x44	; 68
    1d44:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d48:	dc 01       	movw	r26, r24
    1d4a:	cb 01       	movw	r24, r22
    1d4c:	f8 01       	movw	r30, r16
    1d4e:	80 83       	st	Z, r24
    1d50:	91 83       	std	Z+1, r25	; 0x01
    1d52:	a2 83       	std	Z+2, r26	; 0x02
    1d54:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1d56:	fe 01       	movw	r30, r28
    1d58:	e3 5b       	subi	r30, 0xB3	; 179
    1d5a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d5c:	60 81       	ld	r22, Z
    1d5e:	71 81       	ldd	r23, Z+1	; 0x01
    1d60:	82 81       	ldd	r24, Z+2	; 0x02
    1d62:	93 81       	ldd	r25, Z+3	; 0x03
    1d64:	20 e0       	ldi	r18, 0x00	; 0
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	40 e8       	ldi	r20, 0x80	; 128
    1d6a:	5f e3       	ldi	r21, 0x3F	; 63
    1d6c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d70:	88 23       	and	r24, r24
    1d72:	44 f4       	brge	.+16     	; 0x1d84 <LCD_Init+0x8c>
		__ticks = 1;
    1d74:	fe 01       	movw	r30, r28
    1d76:	e5 5b       	subi	r30, 0xB5	; 181
    1d78:	ff 4f       	sbci	r31, 0xFF	; 255
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	91 83       	std	Z+1, r25	; 0x01
    1d80:	80 83       	st	Z, r24
    1d82:	64 c0       	rjmp	.+200    	; 0x1e4c <LCD_Init+0x154>
	else if (__tmp > 65535)
    1d84:	fe 01       	movw	r30, r28
    1d86:	e3 5b       	subi	r30, 0xB3	; 179
    1d88:	ff 4f       	sbci	r31, 0xFF	; 255
    1d8a:	60 81       	ld	r22, Z
    1d8c:	71 81       	ldd	r23, Z+1	; 0x01
    1d8e:	82 81       	ldd	r24, Z+2	; 0x02
    1d90:	93 81       	ldd	r25, Z+3	; 0x03
    1d92:	20 e0       	ldi	r18, 0x00	; 0
    1d94:	3f ef       	ldi	r19, 0xFF	; 255
    1d96:	4f e7       	ldi	r20, 0x7F	; 127
    1d98:	57 e4       	ldi	r21, 0x47	; 71
    1d9a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d9e:	18 16       	cp	r1, r24
    1da0:	0c f0       	brlt	.+2      	; 0x1da4 <LCD_Init+0xac>
    1da2:	43 c0       	rjmp	.+134    	; 0x1e2a <LCD_Init+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1da4:	fe 01       	movw	r30, r28
    1da6:	ef 5a       	subi	r30, 0xAF	; 175
    1da8:	ff 4f       	sbci	r31, 0xFF	; 255
    1daa:	60 81       	ld	r22, Z
    1dac:	71 81       	ldd	r23, Z+1	; 0x01
    1dae:	82 81       	ldd	r24, Z+2	; 0x02
    1db0:	93 81       	ldd	r25, Z+3	; 0x03
    1db2:	20 e0       	ldi	r18, 0x00	; 0
    1db4:	30 e0       	ldi	r19, 0x00	; 0
    1db6:	40 e2       	ldi	r20, 0x20	; 32
    1db8:	51 e4       	ldi	r21, 0x41	; 65
    1dba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dbe:	dc 01       	movw	r26, r24
    1dc0:	cb 01       	movw	r24, r22
    1dc2:	8e 01       	movw	r16, r28
    1dc4:	05 5b       	subi	r16, 0xB5	; 181
    1dc6:	1f 4f       	sbci	r17, 0xFF	; 255
    1dc8:	bc 01       	movw	r22, r24
    1dca:	cd 01       	movw	r24, r26
    1dcc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	cb 01       	movw	r24, r22
    1dd4:	f8 01       	movw	r30, r16
    1dd6:	91 83       	std	Z+1, r25	; 0x01
    1dd8:	80 83       	st	Z, r24
    1dda:	1f c0       	rjmp	.+62     	; 0x1e1a <LCD_Init+0x122>
    1ddc:	fe 01       	movw	r30, r28
    1dde:	e7 5b       	subi	r30, 0xB7	; 183
    1de0:	ff 4f       	sbci	r31, 0xFF	; 255
    1de2:	88 ec       	ldi	r24, 0xC8	; 200
    1de4:	90 e0       	ldi	r25, 0x00	; 0
    1de6:	91 83       	std	Z+1, r25	; 0x01
    1de8:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1dea:	fe 01       	movw	r30, r28
    1dec:	e7 5b       	subi	r30, 0xB7	; 183
    1dee:	ff 4f       	sbci	r31, 0xFF	; 255
    1df0:	80 81       	ld	r24, Z
    1df2:	91 81       	ldd	r25, Z+1	; 0x01
    1df4:	01 97       	sbiw	r24, 0x01	; 1
    1df6:	f1 f7       	brne	.-4      	; 0x1df4 <LCD_Init+0xfc>
    1df8:	fe 01       	movw	r30, r28
    1dfa:	e7 5b       	subi	r30, 0xB7	; 183
    1dfc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dfe:	91 83       	std	Z+1, r25	; 0x01
    1e00:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e02:	de 01       	movw	r26, r28
    1e04:	a5 5b       	subi	r26, 0xB5	; 181
    1e06:	bf 4f       	sbci	r27, 0xFF	; 255
    1e08:	fe 01       	movw	r30, r28
    1e0a:	e5 5b       	subi	r30, 0xB5	; 181
    1e0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e0e:	80 81       	ld	r24, Z
    1e10:	91 81       	ldd	r25, Z+1	; 0x01
    1e12:	01 97       	sbiw	r24, 0x01	; 1
    1e14:	11 96       	adiw	r26, 0x01	; 1
    1e16:	9c 93       	st	X, r25
    1e18:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e1a:	fe 01       	movw	r30, r28
    1e1c:	e5 5b       	subi	r30, 0xB5	; 181
    1e1e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e20:	80 81       	ld	r24, Z
    1e22:	91 81       	ldd	r25, Z+1	; 0x01
    1e24:	00 97       	sbiw	r24, 0x00	; 0
    1e26:	d1 f6       	brne	.-76     	; 0x1ddc <LCD_Init+0xe4>
    1e28:	27 c0       	rjmp	.+78     	; 0x1e78 <LCD_Init+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e2a:	8e 01       	movw	r16, r28
    1e2c:	05 5b       	subi	r16, 0xB5	; 181
    1e2e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e30:	fe 01       	movw	r30, r28
    1e32:	e3 5b       	subi	r30, 0xB3	; 179
    1e34:	ff 4f       	sbci	r31, 0xFF	; 255
    1e36:	60 81       	ld	r22, Z
    1e38:	71 81       	ldd	r23, Z+1	; 0x01
    1e3a:	82 81       	ldd	r24, Z+2	; 0x02
    1e3c:	93 81       	ldd	r25, Z+3	; 0x03
    1e3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e42:	dc 01       	movw	r26, r24
    1e44:	cb 01       	movw	r24, r22
    1e46:	f8 01       	movw	r30, r16
    1e48:	91 83       	std	Z+1, r25	; 0x01
    1e4a:	80 83       	st	Z, r24
    1e4c:	de 01       	movw	r26, r28
    1e4e:	a9 5b       	subi	r26, 0xB9	; 185
    1e50:	bf 4f       	sbci	r27, 0xFF	; 255
    1e52:	fe 01       	movw	r30, r28
    1e54:	e5 5b       	subi	r30, 0xB5	; 181
    1e56:	ff 4f       	sbci	r31, 0xFF	; 255
    1e58:	80 81       	ld	r24, Z
    1e5a:	91 81       	ldd	r25, Z+1	; 0x01
    1e5c:	8d 93       	st	X+, r24
    1e5e:	9c 93       	st	X, r25
    1e60:	fe 01       	movw	r30, r28
    1e62:	e9 5b       	subi	r30, 0xB9	; 185
    1e64:	ff 4f       	sbci	r31, 0xFF	; 255
    1e66:	80 81       	ld	r24, Z
    1e68:	91 81       	ldd	r25, Z+1	; 0x01
    1e6a:	01 97       	sbiw	r24, 0x01	; 1
    1e6c:	f1 f7       	brne	.-4      	; 0x1e6a <LCD_Init+0x172>
    1e6e:	fe 01       	movw	r30, r28
    1e70:	e9 5b       	subi	r30, 0xB9	; 185
    1e72:	ff 4f       	sbci	r31, 0xFF	; 255
    1e74:	91 83       	std	Z+1, r25	; 0x01
    1e76:	80 83       	st	Z, r24
	LCD_WriteCmd(0x06) ;
	_delay_ms(1) ;

#elif MODE == 4
	_delay_ms (50) ;
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN4, DIO_OUTPUT) ;
    1e78:	83 e0       	ldi	r24, 0x03	; 3
    1e7a:	64 e0       	ldi	r22, 0x04	; 4
    1e7c:	41 e0       	ldi	r20, 0x01	; 1
    1e7e:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN5, DIO_OUTPUT) ;
    1e82:	83 e0       	ldi	r24, 0x03	; 3
    1e84:	65 e0       	ldi	r22, 0x05	; 5
    1e86:	41 e0       	ldi	r20, 0x01	; 1
    1e88:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN6, DIO_OUTPUT) ;
    1e8c:	83 e0       	ldi	r24, 0x03	; 3
    1e8e:	66 e0       	ldi	r22, 0x06	; 6
    1e90:	41 e0       	ldi	r20, 0x01	; 1
    1e92:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN7, DIO_OUTPUT) ;
    1e96:	83 e0       	ldi	r24, 0x03	; 3
    1e98:	67 e0       	ldi	r22, 0x07	; 7
    1e9a:	41 e0       	ldi	r20, 0x01	; 1
    1e9c:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>

	DIO_InitPin(LCD_RS_PORT, LCD_RS_PIN, DIO_OUTPUT) ;
    1ea0:	83 e0       	ldi	r24, 0x03	; 3
    1ea2:	60 e0       	ldi	r22, 0x00	; 0
    1ea4:	41 e0       	ldi	r20, 0x01	; 1
    1ea6:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>
	DIO_InitPin(LCD_RW_PORT, LCD_RW_PIN, DIO_OUTPUT) ;
    1eaa:	83 e0       	ldi	r24, 0x03	; 3
    1eac:	61 e0       	ldi	r22, 0x01	; 1
    1eae:	41 e0       	ldi	r20, 0x01	; 1
    1eb0:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>
	DIO_InitPin(LCD_E_PORT, LCD_E_PIN, DIO_OUTPUT) ;
    1eb4:	83 e0       	ldi	r24, 0x03	; 3
    1eb6:	62 e0       	ldi	r22, 0x02	; 2
    1eb8:	41 e0       	ldi	r20, 0x01	; 1
    1eba:	0e 94 2a 08 	call	0x1054	; 0x1054 <DIO_InitPin>

	LCD_WriteCmd(0x02) ;
    1ebe:	82 e0       	ldi	r24, 0x02	; 2
    1ec0:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    1ec4:	fe 01       	movw	r30, r28
    1ec6:	ed 5b       	subi	r30, 0xBD	; 189
    1ec8:	ff 4f       	sbci	r31, 0xFF	; 255
    1eca:	80 e0       	ldi	r24, 0x00	; 0
    1ecc:	90 e0       	ldi	r25, 0x00	; 0
    1ece:	a0 e8       	ldi	r26, 0x80	; 128
    1ed0:	bf e3       	ldi	r27, 0x3F	; 63
    1ed2:	80 83       	st	Z, r24
    1ed4:	91 83       	std	Z+1, r25	; 0x01
    1ed6:	a2 83       	std	Z+2, r26	; 0x02
    1ed8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1eda:	8e 01       	movw	r16, r28
    1edc:	01 5c       	subi	r16, 0xC1	; 193
    1ede:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee0:	fe 01       	movw	r30, r28
    1ee2:	ed 5b       	subi	r30, 0xBD	; 189
    1ee4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ee6:	60 81       	ld	r22, Z
    1ee8:	71 81       	ldd	r23, Z+1	; 0x01
    1eea:	82 81       	ldd	r24, Z+2	; 0x02
    1eec:	93 81       	ldd	r25, Z+3	; 0x03
    1eee:	20 e0       	ldi	r18, 0x00	; 0
    1ef0:	30 e0       	ldi	r19, 0x00	; 0
    1ef2:	4a ef       	ldi	r20, 0xFA	; 250
    1ef4:	54 e4       	ldi	r21, 0x44	; 68
    1ef6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1efa:	dc 01       	movw	r26, r24
    1efc:	cb 01       	movw	r24, r22
    1efe:	f8 01       	movw	r30, r16
    1f00:	80 83       	st	Z, r24
    1f02:	91 83       	std	Z+1, r25	; 0x01
    1f04:	a2 83       	std	Z+2, r26	; 0x02
    1f06:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1f08:	fe 01       	movw	r30, r28
    1f0a:	ff 96       	adiw	r30, 0x3f	; 63
    1f0c:	60 81       	ld	r22, Z
    1f0e:	71 81       	ldd	r23, Z+1	; 0x01
    1f10:	82 81       	ldd	r24, Z+2	; 0x02
    1f12:	93 81       	ldd	r25, Z+3	; 0x03
    1f14:	20 e0       	ldi	r18, 0x00	; 0
    1f16:	30 e0       	ldi	r19, 0x00	; 0
    1f18:	40 e8       	ldi	r20, 0x80	; 128
    1f1a:	5f e3       	ldi	r21, 0x3F	; 63
    1f1c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f20:	88 23       	and	r24, r24
    1f22:	2c f4       	brge	.+10     	; 0x1f2e <LCD_Init+0x236>
		__ticks = 1;
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	9e af       	std	Y+62, r25	; 0x3e
    1f2a:	8d af       	std	Y+61, r24	; 0x3d
    1f2c:	46 c0       	rjmp	.+140    	; 0x1fba <LCD_Init+0x2c2>
	else if (__tmp > 65535)
    1f2e:	fe 01       	movw	r30, r28
    1f30:	ff 96       	adiw	r30, 0x3f	; 63
    1f32:	60 81       	ld	r22, Z
    1f34:	71 81       	ldd	r23, Z+1	; 0x01
    1f36:	82 81       	ldd	r24, Z+2	; 0x02
    1f38:	93 81       	ldd	r25, Z+3	; 0x03
    1f3a:	20 e0       	ldi	r18, 0x00	; 0
    1f3c:	3f ef       	ldi	r19, 0xFF	; 255
    1f3e:	4f e7       	ldi	r20, 0x7F	; 127
    1f40:	57 e4       	ldi	r21, 0x47	; 71
    1f42:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f46:	18 16       	cp	r1, r24
    1f48:	64 f5       	brge	.+88     	; 0x1fa2 <LCD_Init+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f4a:	fe 01       	movw	r30, r28
    1f4c:	ed 5b       	subi	r30, 0xBD	; 189
    1f4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f50:	60 81       	ld	r22, Z
    1f52:	71 81       	ldd	r23, Z+1	; 0x01
    1f54:	82 81       	ldd	r24, Z+2	; 0x02
    1f56:	93 81       	ldd	r25, Z+3	; 0x03
    1f58:	20 e0       	ldi	r18, 0x00	; 0
    1f5a:	30 e0       	ldi	r19, 0x00	; 0
    1f5c:	40 e2       	ldi	r20, 0x20	; 32
    1f5e:	51 e4       	ldi	r21, 0x41	; 65
    1f60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f64:	dc 01       	movw	r26, r24
    1f66:	cb 01       	movw	r24, r22
    1f68:	bc 01       	movw	r22, r24
    1f6a:	cd 01       	movw	r24, r26
    1f6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f70:	dc 01       	movw	r26, r24
    1f72:	cb 01       	movw	r24, r22
    1f74:	9e af       	std	Y+62, r25	; 0x3e
    1f76:	8d af       	std	Y+61, r24	; 0x3d
    1f78:	0f c0       	rjmp	.+30     	; 0x1f98 <LCD_Init+0x2a0>
    1f7a:	88 ec       	ldi	r24, 0xC8	; 200
    1f7c:	90 e0       	ldi	r25, 0x00	; 0
    1f7e:	9c af       	std	Y+60, r25	; 0x3c
    1f80:	8b af       	std	Y+59, r24	; 0x3b
    1f82:	8b ad       	ldd	r24, Y+59	; 0x3b
    1f84:	9c ad       	ldd	r25, Y+60	; 0x3c
    1f86:	01 97       	sbiw	r24, 0x01	; 1
    1f88:	f1 f7       	brne	.-4      	; 0x1f86 <LCD_Init+0x28e>
    1f8a:	9c af       	std	Y+60, r25	; 0x3c
    1f8c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f8e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f90:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f92:	01 97       	sbiw	r24, 0x01	; 1
    1f94:	9e af       	std	Y+62, r25	; 0x3e
    1f96:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f98:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f9a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f9c:	00 97       	sbiw	r24, 0x00	; 0
    1f9e:	69 f7       	brne	.-38     	; 0x1f7a <LCD_Init+0x282>
    1fa0:	16 c0       	rjmp	.+44     	; 0x1fce <LCD_Init+0x2d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fa2:	fe 01       	movw	r30, r28
    1fa4:	ff 96       	adiw	r30, 0x3f	; 63
    1fa6:	60 81       	ld	r22, Z
    1fa8:	71 81       	ldd	r23, Z+1	; 0x01
    1faa:	82 81       	ldd	r24, Z+2	; 0x02
    1fac:	93 81       	ldd	r25, Z+3	; 0x03
    1fae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb2:	dc 01       	movw	r26, r24
    1fb4:	cb 01       	movw	r24, r22
    1fb6:	9e af       	std	Y+62, r25	; 0x3e
    1fb8:	8d af       	std	Y+61, r24	; 0x3d
    1fba:	8d ad       	ldd	r24, Y+61	; 0x3d
    1fbc:	9e ad       	ldd	r25, Y+62	; 0x3e
    1fbe:	9a af       	std	Y+58, r25	; 0x3a
    1fc0:	89 af       	std	Y+57, r24	; 0x39
    1fc2:	89 ad       	ldd	r24, Y+57	; 0x39
    1fc4:	9a ad       	ldd	r25, Y+58	; 0x3a
    1fc6:	01 97       	sbiw	r24, 0x01	; 1
    1fc8:	f1 f7       	brne	.-4      	; 0x1fc6 <LCD_Init+0x2ce>
    1fca:	9a af       	std	Y+58, r25	; 0x3a
    1fcc:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1) ;

	LCD_WriteCmd(0x28) ;
    1fce:	88 e2       	ldi	r24, 0x28	; 40
    1fd0:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	a0 e8       	ldi	r26, 0x80	; 128
    1fda:	bf e3       	ldi	r27, 0x3F	; 63
    1fdc:	8d ab       	std	Y+53, r24	; 0x35
    1fde:	9e ab       	std	Y+54, r25	; 0x36
    1fe0:	af ab       	std	Y+55, r26	; 0x37
    1fe2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fe4:	6d a9       	ldd	r22, Y+53	; 0x35
    1fe6:	7e a9       	ldd	r23, Y+54	; 0x36
    1fe8:	8f a9       	ldd	r24, Y+55	; 0x37
    1fea:	98 ad       	ldd	r25, Y+56	; 0x38
    1fec:	20 e0       	ldi	r18, 0x00	; 0
    1fee:	30 e0       	ldi	r19, 0x00	; 0
    1ff0:	4a ef       	ldi	r20, 0xFA	; 250
    1ff2:	54 e4       	ldi	r21, 0x44	; 68
    1ff4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ff8:	dc 01       	movw	r26, r24
    1ffa:	cb 01       	movw	r24, r22
    1ffc:	89 ab       	std	Y+49, r24	; 0x31
    1ffe:	9a ab       	std	Y+50, r25	; 0x32
    2000:	ab ab       	std	Y+51, r26	; 0x33
    2002:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2004:	69 a9       	ldd	r22, Y+49	; 0x31
    2006:	7a a9       	ldd	r23, Y+50	; 0x32
    2008:	8b a9       	ldd	r24, Y+51	; 0x33
    200a:	9c a9       	ldd	r25, Y+52	; 0x34
    200c:	20 e0       	ldi	r18, 0x00	; 0
    200e:	30 e0       	ldi	r19, 0x00	; 0
    2010:	40 e8       	ldi	r20, 0x80	; 128
    2012:	5f e3       	ldi	r21, 0x3F	; 63
    2014:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2018:	88 23       	and	r24, r24
    201a:	2c f4       	brge	.+10     	; 0x2026 <LCD_Init+0x32e>
		__ticks = 1;
    201c:	81 e0       	ldi	r24, 0x01	; 1
    201e:	90 e0       	ldi	r25, 0x00	; 0
    2020:	98 ab       	std	Y+48, r25	; 0x30
    2022:	8f a7       	std	Y+47, r24	; 0x2f
    2024:	3f c0       	rjmp	.+126    	; 0x20a4 <LCD_Init+0x3ac>
	else if (__tmp > 65535)
    2026:	69 a9       	ldd	r22, Y+49	; 0x31
    2028:	7a a9       	ldd	r23, Y+50	; 0x32
    202a:	8b a9       	ldd	r24, Y+51	; 0x33
    202c:	9c a9       	ldd	r25, Y+52	; 0x34
    202e:	20 e0       	ldi	r18, 0x00	; 0
    2030:	3f ef       	ldi	r19, 0xFF	; 255
    2032:	4f e7       	ldi	r20, 0x7F	; 127
    2034:	57 e4       	ldi	r21, 0x47	; 71
    2036:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    203a:	18 16       	cp	r1, r24
    203c:	4c f5       	brge	.+82     	; 0x2090 <LCD_Init+0x398>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    203e:	6d a9       	ldd	r22, Y+53	; 0x35
    2040:	7e a9       	ldd	r23, Y+54	; 0x36
    2042:	8f a9       	ldd	r24, Y+55	; 0x37
    2044:	98 ad       	ldd	r25, Y+56	; 0x38
    2046:	20 e0       	ldi	r18, 0x00	; 0
    2048:	30 e0       	ldi	r19, 0x00	; 0
    204a:	40 e2       	ldi	r20, 0x20	; 32
    204c:	51 e4       	ldi	r21, 0x41	; 65
    204e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2052:	dc 01       	movw	r26, r24
    2054:	cb 01       	movw	r24, r22
    2056:	bc 01       	movw	r22, r24
    2058:	cd 01       	movw	r24, r26
    205a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    205e:	dc 01       	movw	r26, r24
    2060:	cb 01       	movw	r24, r22
    2062:	98 ab       	std	Y+48, r25	; 0x30
    2064:	8f a7       	std	Y+47, r24	; 0x2f
    2066:	0f c0       	rjmp	.+30     	; 0x2086 <LCD_Init+0x38e>
    2068:	88 ec       	ldi	r24, 0xC8	; 200
    206a:	90 e0       	ldi	r25, 0x00	; 0
    206c:	9e a7       	std	Y+46, r25	; 0x2e
    206e:	8d a7       	std	Y+45, r24	; 0x2d
    2070:	8d a5       	ldd	r24, Y+45	; 0x2d
    2072:	9e a5       	ldd	r25, Y+46	; 0x2e
    2074:	01 97       	sbiw	r24, 0x01	; 1
    2076:	f1 f7       	brne	.-4      	; 0x2074 <LCD_Init+0x37c>
    2078:	9e a7       	std	Y+46, r25	; 0x2e
    207a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    207c:	8f a5       	ldd	r24, Y+47	; 0x2f
    207e:	98 a9       	ldd	r25, Y+48	; 0x30
    2080:	01 97       	sbiw	r24, 0x01	; 1
    2082:	98 ab       	std	Y+48, r25	; 0x30
    2084:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2086:	8f a5       	ldd	r24, Y+47	; 0x2f
    2088:	98 a9       	ldd	r25, Y+48	; 0x30
    208a:	00 97       	sbiw	r24, 0x00	; 0
    208c:	69 f7       	brne	.-38     	; 0x2068 <LCD_Init+0x370>
    208e:	14 c0       	rjmp	.+40     	; 0x20b8 <LCD_Init+0x3c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2090:	69 a9       	ldd	r22, Y+49	; 0x31
    2092:	7a a9       	ldd	r23, Y+50	; 0x32
    2094:	8b a9       	ldd	r24, Y+51	; 0x33
    2096:	9c a9       	ldd	r25, Y+52	; 0x34
    2098:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    209c:	dc 01       	movw	r26, r24
    209e:	cb 01       	movw	r24, r22
    20a0:	98 ab       	std	Y+48, r25	; 0x30
    20a2:	8f a7       	std	Y+47, r24	; 0x2f
    20a4:	8f a5       	ldd	r24, Y+47	; 0x2f
    20a6:	98 a9       	ldd	r25, Y+48	; 0x30
    20a8:	9c a7       	std	Y+44, r25	; 0x2c
    20aa:	8b a7       	std	Y+43, r24	; 0x2b
    20ac:	8b a5       	ldd	r24, Y+43	; 0x2b
    20ae:	9c a5       	ldd	r25, Y+44	; 0x2c
    20b0:	01 97       	sbiw	r24, 0x01	; 1
    20b2:	f1 f7       	brne	.-4      	; 0x20b0 <LCD_Init+0x3b8>
    20b4:	9c a7       	std	Y+44, r25	; 0x2c
    20b6:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1) ;

	LCD_WriteCmd(0x0E) ;
    20b8:	8e e0       	ldi	r24, 0x0E	; 14
    20ba:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    20be:	80 e0       	ldi	r24, 0x00	; 0
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	a0 e8       	ldi	r26, 0x80	; 128
    20c4:	bf e3       	ldi	r27, 0x3F	; 63
    20c6:	8f a3       	std	Y+39, r24	; 0x27
    20c8:	98 a7       	std	Y+40, r25	; 0x28
    20ca:	a9 a7       	std	Y+41, r26	; 0x29
    20cc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20ce:	6f a1       	ldd	r22, Y+39	; 0x27
    20d0:	78 a5       	ldd	r23, Y+40	; 0x28
    20d2:	89 a5       	ldd	r24, Y+41	; 0x29
    20d4:	9a a5       	ldd	r25, Y+42	; 0x2a
    20d6:	20 e0       	ldi	r18, 0x00	; 0
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	4a ef       	ldi	r20, 0xFA	; 250
    20dc:	54 e4       	ldi	r21, 0x44	; 68
    20de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20e2:	dc 01       	movw	r26, r24
    20e4:	cb 01       	movw	r24, r22
    20e6:	8b a3       	std	Y+35, r24	; 0x23
    20e8:	9c a3       	std	Y+36, r25	; 0x24
    20ea:	ad a3       	std	Y+37, r26	; 0x25
    20ec:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    20ee:	6b a1       	ldd	r22, Y+35	; 0x23
    20f0:	7c a1       	ldd	r23, Y+36	; 0x24
    20f2:	8d a1       	ldd	r24, Y+37	; 0x25
    20f4:	9e a1       	ldd	r25, Y+38	; 0x26
    20f6:	20 e0       	ldi	r18, 0x00	; 0
    20f8:	30 e0       	ldi	r19, 0x00	; 0
    20fa:	40 e8       	ldi	r20, 0x80	; 128
    20fc:	5f e3       	ldi	r21, 0x3F	; 63
    20fe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2102:	88 23       	and	r24, r24
    2104:	2c f4       	brge	.+10     	; 0x2110 <LCD_Init+0x418>
		__ticks = 1;
    2106:	81 e0       	ldi	r24, 0x01	; 1
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	9a a3       	std	Y+34, r25	; 0x22
    210c:	89 a3       	std	Y+33, r24	; 0x21
    210e:	3f c0       	rjmp	.+126    	; 0x218e <LCD_Init+0x496>
	else if (__tmp > 65535)
    2110:	6b a1       	ldd	r22, Y+35	; 0x23
    2112:	7c a1       	ldd	r23, Y+36	; 0x24
    2114:	8d a1       	ldd	r24, Y+37	; 0x25
    2116:	9e a1       	ldd	r25, Y+38	; 0x26
    2118:	20 e0       	ldi	r18, 0x00	; 0
    211a:	3f ef       	ldi	r19, 0xFF	; 255
    211c:	4f e7       	ldi	r20, 0x7F	; 127
    211e:	57 e4       	ldi	r21, 0x47	; 71
    2120:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2124:	18 16       	cp	r1, r24
    2126:	4c f5       	brge	.+82     	; 0x217a <LCD_Init+0x482>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2128:	6f a1       	ldd	r22, Y+39	; 0x27
    212a:	78 a5       	ldd	r23, Y+40	; 0x28
    212c:	89 a5       	ldd	r24, Y+41	; 0x29
    212e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2130:	20 e0       	ldi	r18, 0x00	; 0
    2132:	30 e0       	ldi	r19, 0x00	; 0
    2134:	40 e2       	ldi	r20, 0x20	; 32
    2136:	51 e4       	ldi	r21, 0x41	; 65
    2138:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    213c:	dc 01       	movw	r26, r24
    213e:	cb 01       	movw	r24, r22
    2140:	bc 01       	movw	r22, r24
    2142:	cd 01       	movw	r24, r26
    2144:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2148:	dc 01       	movw	r26, r24
    214a:	cb 01       	movw	r24, r22
    214c:	9a a3       	std	Y+34, r25	; 0x22
    214e:	89 a3       	std	Y+33, r24	; 0x21
    2150:	0f c0       	rjmp	.+30     	; 0x2170 <LCD_Init+0x478>
    2152:	88 ec       	ldi	r24, 0xC8	; 200
    2154:	90 e0       	ldi	r25, 0x00	; 0
    2156:	98 a3       	std	Y+32, r25	; 0x20
    2158:	8f 8f       	std	Y+31, r24	; 0x1f
    215a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    215c:	98 a1       	ldd	r25, Y+32	; 0x20
    215e:	01 97       	sbiw	r24, 0x01	; 1
    2160:	f1 f7       	brne	.-4      	; 0x215e <LCD_Init+0x466>
    2162:	98 a3       	std	Y+32, r25	; 0x20
    2164:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2166:	89 a1       	ldd	r24, Y+33	; 0x21
    2168:	9a a1       	ldd	r25, Y+34	; 0x22
    216a:	01 97       	sbiw	r24, 0x01	; 1
    216c:	9a a3       	std	Y+34, r25	; 0x22
    216e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2170:	89 a1       	ldd	r24, Y+33	; 0x21
    2172:	9a a1       	ldd	r25, Y+34	; 0x22
    2174:	00 97       	sbiw	r24, 0x00	; 0
    2176:	69 f7       	brne	.-38     	; 0x2152 <LCD_Init+0x45a>
    2178:	14 c0       	rjmp	.+40     	; 0x21a2 <LCD_Init+0x4aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    217a:	6b a1       	ldd	r22, Y+35	; 0x23
    217c:	7c a1       	ldd	r23, Y+36	; 0x24
    217e:	8d a1       	ldd	r24, Y+37	; 0x25
    2180:	9e a1       	ldd	r25, Y+38	; 0x26
    2182:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2186:	dc 01       	movw	r26, r24
    2188:	cb 01       	movw	r24, r22
    218a:	9a a3       	std	Y+34, r25	; 0x22
    218c:	89 a3       	std	Y+33, r24	; 0x21
    218e:	89 a1       	ldd	r24, Y+33	; 0x21
    2190:	9a a1       	ldd	r25, Y+34	; 0x22
    2192:	9e 8f       	std	Y+30, r25	; 0x1e
    2194:	8d 8f       	std	Y+29, r24	; 0x1d
    2196:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2198:	9e 8d       	ldd	r25, Y+30	; 0x1e
    219a:	01 97       	sbiw	r24, 0x01	; 1
    219c:	f1 f7       	brne	.-4      	; 0x219a <LCD_Init+0x4a2>
    219e:	9e 8f       	std	Y+30, r25	; 0x1e
    21a0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1) ;

	LCD_WriteCmd(0x01) ;
    21a2:	81 e0       	ldi	r24, 0x01	; 1
    21a4:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    21a8:	80 e0       	ldi	r24, 0x00	; 0
    21aa:	90 e0       	ldi	r25, 0x00	; 0
    21ac:	a0 ea       	ldi	r26, 0xA0	; 160
    21ae:	b0 e4       	ldi	r27, 0x40	; 64
    21b0:	89 8f       	std	Y+25, r24	; 0x19
    21b2:	9a 8f       	std	Y+26, r25	; 0x1a
    21b4:	ab 8f       	std	Y+27, r26	; 0x1b
    21b6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21b8:	69 8d       	ldd	r22, Y+25	; 0x19
    21ba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    21bc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    21be:	9c 8d       	ldd	r25, Y+28	; 0x1c
    21c0:	20 e0       	ldi	r18, 0x00	; 0
    21c2:	30 e0       	ldi	r19, 0x00	; 0
    21c4:	4a ef       	ldi	r20, 0xFA	; 250
    21c6:	54 e4       	ldi	r21, 0x44	; 68
    21c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21cc:	dc 01       	movw	r26, r24
    21ce:	cb 01       	movw	r24, r22
    21d0:	8d 8b       	std	Y+21, r24	; 0x15
    21d2:	9e 8b       	std	Y+22, r25	; 0x16
    21d4:	af 8b       	std	Y+23, r26	; 0x17
    21d6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    21d8:	6d 89       	ldd	r22, Y+21	; 0x15
    21da:	7e 89       	ldd	r23, Y+22	; 0x16
    21dc:	8f 89       	ldd	r24, Y+23	; 0x17
    21de:	98 8d       	ldd	r25, Y+24	; 0x18
    21e0:	20 e0       	ldi	r18, 0x00	; 0
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	40 e8       	ldi	r20, 0x80	; 128
    21e6:	5f e3       	ldi	r21, 0x3F	; 63
    21e8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21ec:	88 23       	and	r24, r24
    21ee:	2c f4       	brge	.+10     	; 0x21fa <LCD_Init+0x502>
		__ticks = 1;
    21f0:	81 e0       	ldi	r24, 0x01	; 1
    21f2:	90 e0       	ldi	r25, 0x00	; 0
    21f4:	9c 8b       	std	Y+20, r25	; 0x14
    21f6:	8b 8b       	std	Y+19, r24	; 0x13
    21f8:	3f c0       	rjmp	.+126    	; 0x2278 <LCD_Init+0x580>
	else if (__tmp > 65535)
    21fa:	6d 89       	ldd	r22, Y+21	; 0x15
    21fc:	7e 89       	ldd	r23, Y+22	; 0x16
    21fe:	8f 89       	ldd	r24, Y+23	; 0x17
    2200:	98 8d       	ldd	r25, Y+24	; 0x18
    2202:	20 e0       	ldi	r18, 0x00	; 0
    2204:	3f ef       	ldi	r19, 0xFF	; 255
    2206:	4f e7       	ldi	r20, 0x7F	; 127
    2208:	57 e4       	ldi	r21, 0x47	; 71
    220a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    220e:	18 16       	cp	r1, r24
    2210:	4c f5       	brge	.+82     	; 0x2264 <LCD_Init+0x56c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2212:	69 8d       	ldd	r22, Y+25	; 0x19
    2214:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2216:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2218:	9c 8d       	ldd	r25, Y+28	; 0x1c
    221a:	20 e0       	ldi	r18, 0x00	; 0
    221c:	30 e0       	ldi	r19, 0x00	; 0
    221e:	40 e2       	ldi	r20, 0x20	; 32
    2220:	51 e4       	ldi	r21, 0x41	; 65
    2222:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2226:	dc 01       	movw	r26, r24
    2228:	cb 01       	movw	r24, r22
    222a:	bc 01       	movw	r22, r24
    222c:	cd 01       	movw	r24, r26
    222e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2232:	dc 01       	movw	r26, r24
    2234:	cb 01       	movw	r24, r22
    2236:	9c 8b       	std	Y+20, r25	; 0x14
    2238:	8b 8b       	std	Y+19, r24	; 0x13
    223a:	0f c0       	rjmp	.+30     	; 0x225a <LCD_Init+0x562>
    223c:	88 ec       	ldi	r24, 0xC8	; 200
    223e:	90 e0       	ldi	r25, 0x00	; 0
    2240:	9a 8b       	std	Y+18, r25	; 0x12
    2242:	89 8b       	std	Y+17, r24	; 0x11
    2244:	89 89       	ldd	r24, Y+17	; 0x11
    2246:	9a 89       	ldd	r25, Y+18	; 0x12
    2248:	01 97       	sbiw	r24, 0x01	; 1
    224a:	f1 f7       	brne	.-4      	; 0x2248 <LCD_Init+0x550>
    224c:	9a 8b       	std	Y+18, r25	; 0x12
    224e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2250:	8b 89       	ldd	r24, Y+19	; 0x13
    2252:	9c 89       	ldd	r25, Y+20	; 0x14
    2254:	01 97       	sbiw	r24, 0x01	; 1
    2256:	9c 8b       	std	Y+20, r25	; 0x14
    2258:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    225a:	8b 89       	ldd	r24, Y+19	; 0x13
    225c:	9c 89       	ldd	r25, Y+20	; 0x14
    225e:	00 97       	sbiw	r24, 0x00	; 0
    2260:	69 f7       	brne	.-38     	; 0x223c <LCD_Init+0x544>
    2262:	14 c0       	rjmp	.+40     	; 0x228c <LCD_Init+0x594>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2264:	6d 89       	ldd	r22, Y+21	; 0x15
    2266:	7e 89       	ldd	r23, Y+22	; 0x16
    2268:	8f 89       	ldd	r24, Y+23	; 0x17
    226a:	98 8d       	ldd	r25, Y+24	; 0x18
    226c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2270:	dc 01       	movw	r26, r24
    2272:	cb 01       	movw	r24, r22
    2274:	9c 8b       	std	Y+20, r25	; 0x14
    2276:	8b 8b       	std	Y+19, r24	; 0x13
    2278:	8b 89       	ldd	r24, Y+19	; 0x13
    227a:	9c 89       	ldd	r25, Y+20	; 0x14
    227c:	98 8b       	std	Y+16, r25	; 0x10
    227e:	8f 87       	std	Y+15, r24	; 0x0f
    2280:	8f 85       	ldd	r24, Y+15	; 0x0f
    2282:	98 89       	ldd	r25, Y+16	; 0x10
    2284:	01 97       	sbiw	r24, 0x01	; 1
    2286:	f1 f7       	brne	.-4      	; 0x2284 <LCD_Init+0x58c>
    2288:	98 8b       	std	Y+16, r25	; 0x10
    228a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5) ;

	LCD_WriteCmd(0x06) ;
    228c:	86 e0       	ldi	r24, 0x06	; 6
    228e:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    2292:	80 e0       	ldi	r24, 0x00	; 0
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	a0 e8       	ldi	r26, 0x80	; 128
    2298:	bf e3       	ldi	r27, 0x3F	; 63
    229a:	8b 87       	std	Y+11, r24	; 0x0b
    229c:	9c 87       	std	Y+12, r25	; 0x0c
    229e:	ad 87       	std	Y+13, r26	; 0x0d
    22a0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    22a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    22a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    22a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    22aa:	20 e0       	ldi	r18, 0x00	; 0
    22ac:	30 e0       	ldi	r19, 0x00	; 0
    22ae:	4a ef       	ldi	r20, 0xFA	; 250
    22b0:	54 e4       	ldi	r21, 0x44	; 68
    22b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22b6:	dc 01       	movw	r26, r24
    22b8:	cb 01       	movw	r24, r22
    22ba:	8f 83       	std	Y+7, r24	; 0x07
    22bc:	98 87       	std	Y+8, r25	; 0x08
    22be:	a9 87       	std	Y+9, r26	; 0x09
    22c0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    22c2:	6f 81       	ldd	r22, Y+7	; 0x07
    22c4:	78 85       	ldd	r23, Y+8	; 0x08
    22c6:	89 85       	ldd	r24, Y+9	; 0x09
    22c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    22ca:	20 e0       	ldi	r18, 0x00	; 0
    22cc:	30 e0       	ldi	r19, 0x00	; 0
    22ce:	40 e8       	ldi	r20, 0x80	; 128
    22d0:	5f e3       	ldi	r21, 0x3F	; 63
    22d2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    22d6:	88 23       	and	r24, r24
    22d8:	2c f4       	brge	.+10     	; 0x22e4 <LCD_Init+0x5ec>
		__ticks = 1;
    22da:	81 e0       	ldi	r24, 0x01	; 1
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	9e 83       	std	Y+6, r25	; 0x06
    22e0:	8d 83       	std	Y+5, r24	; 0x05
    22e2:	3f c0       	rjmp	.+126    	; 0x2362 <LCD_Init+0x66a>
	else if (__tmp > 65535)
    22e4:	6f 81       	ldd	r22, Y+7	; 0x07
    22e6:	78 85       	ldd	r23, Y+8	; 0x08
    22e8:	89 85       	ldd	r24, Y+9	; 0x09
    22ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    22ec:	20 e0       	ldi	r18, 0x00	; 0
    22ee:	3f ef       	ldi	r19, 0xFF	; 255
    22f0:	4f e7       	ldi	r20, 0x7F	; 127
    22f2:	57 e4       	ldi	r21, 0x47	; 71
    22f4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22f8:	18 16       	cp	r1, r24
    22fa:	4c f5       	brge	.+82     	; 0x234e <LCD_Init+0x656>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    22fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    2300:	8d 85       	ldd	r24, Y+13	; 0x0d
    2302:	9e 85       	ldd	r25, Y+14	; 0x0e
    2304:	20 e0       	ldi	r18, 0x00	; 0
    2306:	30 e0       	ldi	r19, 0x00	; 0
    2308:	40 e2       	ldi	r20, 0x20	; 32
    230a:	51 e4       	ldi	r21, 0x41	; 65
    230c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2310:	dc 01       	movw	r26, r24
    2312:	cb 01       	movw	r24, r22
    2314:	bc 01       	movw	r22, r24
    2316:	cd 01       	movw	r24, r26
    2318:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    231c:	dc 01       	movw	r26, r24
    231e:	cb 01       	movw	r24, r22
    2320:	9e 83       	std	Y+6, r25	; 0x06
    2322:	8d 83       	std	Y+5, r24	; 0x05
    2324:	0f c0       	rjmp	.+30     	; 0x2344 <LCD_Init+0x64c>
    2326:	88 ec       	ldi	r24, 0xC8	; 200
    2328:	90 e0       	ldi	r25, 0x00	; 0
    232a:	9c 83       	std	Y+4, r25	; 0x04
    232c:	8b 83       	std	Y+3, r24	; 0x03
    232e:	8b 81       	ldd	r24, Y+3	; 0x03
    2330:	9c 81       	ldd	r25, Y+4	; 0x04
    2332:	01 97       	sbiw	r24, 0x01	; 1
    2334:	f1 f7       	brne	.-4      	; 0x2332 <LCD_Init+0x63a>
    2336:	9c 83       	std	Y+4, r25	; 0x04
    2338:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    233a:	8d 81       	ldd	r24, Y+5	; 0x05
    233c:	9e 81       	ldd	r25, Y+6	; 0x06
    233e:	01 97       	sbiw	r24, 0x01	; 1
    2340:	9e 83       	std	Y+6, r25	; 0x06
    2342:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2344:	8d 81       	ldd	r24, Y+5	; 0x05
    2346:	9e 81       	ldd	r25, Y+6	; 0x06
    2348:	00 97       	sbiw	r24, 0x00	; 0
    234a:	69 f7       	brne	.-38     	; 0x2326 <LCD_Init+0x62e>
    234c:	14 c0       	rjmp	.+40     	; 0x2376 <LCD_Init+0x67e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    234e:	6f 81       	ldd	r22, Y+7	; 0x07
    2350:	78 85       	ldd	r23, Y+8	; 0x08
    2352:	89 85       	ldd	r24, Y+9	; 0x09
    2354:	9a 85       	ldd	r25, Y+10	; 0x0a
    2356:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    235a:	dc 01       	movw	r26, r24
    235c:	cb 01       	movw	r24, r22
    235e:	9e 83       	std	Y+6, r25	; 0x06
    2360:	8d 83       	std	Y+5, r24	; 0x05
    2362:	8d 81       	ldd	r24, Y+5	; 0x05
    2364:	9e 81       	ldd	r25, Y+6	; 0x06
    2366:	9a 83       	std	Y+2, r25	; 0x02
    2368:	89 83       	std	Y+1, r24	; 0x01
    236a:	89 81       	ldd	r24, Y+1	; 0x01
    236c:	9a 81       	ldd	r25, Y+2	; 0x02
    236e:	01 97       	sbiw	r24, 0x01	; 1
    2370:	f1 f7       	brne	.-4      	; 0x236e <LCD_Init+0x676>
    2372:	9a 83       	std	Y+2, r25	; 0x02
    2374:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1) ;
#endif
}
    2376:	cc 5a       	subi	r28, 0xAC	; 172
    2378:	df 4f       	sbci	r29, 0xFF	; 255
    237a:	0f b6       	in	r0, 0x3f	; 63
    237c:	f8 94       	cli
    237e:	de bf       	out	0x3e, r29	; 62
    2380:	0f be       	out	0x3f, r0	; 63
    2382:	cd bf       	out	0x3d, r28	; 61
    2384:	cf 91       	pop	r28
    2386:	df 91       	pop	r29
    2388:	1f 91       	pop	r17
    238a:	0f 91       	pop	r16
    238c:	08 95       	ret

0000238e <LCD_WriteData>:
void LCD_WriteData (u8 Data)
{
    238e:	df 93       	push	r29
    2390:	cf 93       	push	r28
    2392:	cd b7       	in	r28, 0x3d	; 61
    2394:	de b7       	in	r29, 0x3e	; 62
    2396:	eb 97       	sbiw	r28, 0x3b	; 59
    2398:	0f b6       	in	r0, 0x3f	; 63
    239a:	f8 94       	cli
    239c:	de bf       	out	0x3e, r29	; 62
    239e:	0f be       	out	0x3f, r0	; 63
    23a0:	cd bf       	out	0x3d, r28	; 61
    23a2:	8b af       	std	Y+59, r24	; 0x3b
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
	_delay_ms (1) ;
#elif MODE == 4
	u8 HighNibble = Data >> 4 ;
    23a4:	8b ad       	ldd	r24, Y+59	; 0x3b
    23a6:	82 95       	swap	r24
    23a8:	8f 70       	andi	r24, 0x0F	; 15
    23aa:	8a af       	std	Y+58, r24	; 0x3a
	u8 LowNibble  = Data & 0x0f ;
    23ac:	8b ad       	ldd	r24, Y+59	; 0x3b
    23ae:	8f 70       	andi	r24, 0x0F	; 15
    23b0:	89 af       	std	Y+57, r24	; 0x39
	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    23b2:	83 e0       	ldi	r24, 0x03	; 3
    23b4:	61 e0       	ldi	r22, 0x01	; 1
    23b6:	40 e0       	ldi	r20, 0x00	; 0
    23b8:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_HIGH) ;
    23bc:	83 e0       	ldi	r24, 0x03	; 3
    23be:	60 e0       	ldi	r22, 0x00	; 0
    23c0:	41 e0       	ldi	r20, 0x01	; 1
    23c2:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(HighNibble , 0)) ;
    23c6:	8a ad       	ldd	r24, Y+58	; 0x3a
    23c8:	98 2f       	mov	r25, r24
    23ca:	91 70       	andi	r25, 0x01	; 1
    23cc:	83 e0       	ldi	r24, 0x03	; 3
    23ce:	64 e0       	ldi	r22, 0x04	; 4
    23d0:	49 2f       	mov	r20, r25
    23d2:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(HighNibble , 1)) ;
    23d6:	8a ad       	ldd	r24, Y+58	; 0x3a
    23d8:	88 2f       	mov	r24, r24
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	82 70       	andi	r24, 0x02	; 2
    23de:	90 70       	andi	r25, 0x00	; 0
    23e0:	95 95       	asr	r25
    23e2:	87 95       	ror	r24
    23e4:	98 2f       	mov	r25, r24
    23e6:	83 e0       	ldi	r24, 0x03	; 3
    23e8:	65 e0       	ldi	r22, 0x05	; 5
    23ea:	49 2f       	mov	r20, r25
    23ec:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(HighNibble , 2)) ;
    23f0:	8a ad       	ldd	r24, Y+58	; 0x3a
    23f2:	88 2f       	mov	r24, r24
    23f4:	90 e0       	ldi	r25, 0x00	; 0
    23f6:	84 70       	andi	r24, 0x04	; 4
    23f8:	90 70       	andi	r25, 0x00	; 0
    23fa:	95 95       	asr	r25
    23fc:	87 95       	ror	r24
    23fe:	95 95       	asr	r25
    2400:	87 95       	ror	r24
    2402:	98 2f       	mov	r25, r24
    2404:	83 e0       	ldi	r24, 0x03	; 3
    2406:	66 e0       	ldi	r22, 0x06	; 6
    2408:	49 2f       	mov	r20, r25
    240a:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(HighNibble , 3)) ;
    240e:	8a ad       	ldd	r24, Y+58	; 0x3a
    2410:	88 2f       	mov	r24, r24
    2412:	90 e0       	ldi	r25, 0x00	; 0
    2414:	88 70       	andi	r24, 0x08	; 8
    2416:	90 70       	andi	r25, 0x00	; 0
    2418:	95 95       	asr	r25
    241a:	87 95       	ror	r24
    241c:	95 95       	asr	r25
    241e:	87 95       	ror	r24
    2420:	95 95       	asr	r25
    2422:	87 95       	ror	r24
    2424:	98 2f       	mov	r25, r24
    2426:	83 e0       	ldi	r24, 0x03	; 3
    2428:	67 e0       	ldi	r22, 0x07	; 7
    242a:	49 2f       	mov	r20, r25
    242c:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    2430:	83 e0       	ldi	r24, 0x03	; 3
    2432:	62 e0       	ldi	r22, 0x02	; 2
    2434:	41 e0       	ldi	r20, 0x01	; 1
    2436:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    243a:	80 e0       	ldi	r24, 0x00	; 0
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	a0 e8       	ldi	r26, 0x80	; 128
    2440:	bf e3       	ldi	r27, 0x3F	; 63
    2442:	8d ab       	std	Y+53, r24	; 0x35
    2444:	9e ab       	std	Y+54, r25	; 0x36
    2446:	af ab       	std	Y+55, r26	; 0x37
    2448:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    244a:	6d a9       	ldd	r22, Y+53	; 0x35
    244c:	7e a9       	ldd	r23, Y+54	; 0x36
    244e:	8f a9       	ldd	r24, Y+55	; 0x37
    2450:	98 ad       	ldd	r25, Y+56	; 0x38
    2452:	20 e0       	ldi	r18, 0x00	; 0
    2454:	30 e0       	ldi	r19, 0x00	; 0
    2456:	4a ef       	ldi	r20, 0xFA	; 250
    2458:	54 e4       	ldi	r21, 0x44	; 68
    245a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    245e:	dc 01       	movw	r26, r24
    2460:	cb 01       	movw	r24, r22
    2462:	89 ab       	std	Y+49, r24	; 0x31
    2464:	9a ab       	std	Y+50, r25	; 0x32
    2466:	ab ab       	std	Y+51, r26	; 0x33
    2468:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    246a:	69 a9       	ldd	r22, Y+49	; 0x31
    246c:	7a a9       	ldd	r23, Y+50	; 0x32
    246e:	8b a9       	ldd	r24, Y+51	; 0x33
    2470:	9c a9       	ldd	r25, Y+52	; 0x34
    2472:	20 e0       	ldi	r18, 0x00	; 0
    2474:	30 e0       	ldi	r19, 0x00	; 0
    2476:	40 e8       	ldi	r20, 0x80	; 128
    2478:	5f e3       	ldi	r21, 0x3F	; 63
    247a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    247e:	88 23       	and	r24, r24
    2480:	2c f4       	brge	.+10     	; 0x248c <LCD_WriteData+0xfe>
		__ticks = 1;
    2482:	81 e0       	ldi	r24, 0x01	; 1
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	98 ab       	std	Y+48, r25	; 0x30
    2488:	8f a7       	std	Y+47, r24	; 0x2f
    248a:	3f c0       	rjmp	.+126    	; 0x250a <LCD_WriteData+0x17c>
	else if (__tmp > 65535)
    248c:	69 a9       	ldd	r22, Y+49	; 0x31
    248e:	7a a9       	ldd	r23, Y+50	; 0x32
    2490:	8b a9       	ldd	r24, Y+51	; 0x33
    2492:	9c a9       	ldd	r25, Y+52	; 0x34
    2494:	20 e0       	ldi	r18, 0x00	; 0
    2496:	3f ef       	ldi	r19, 0xFF	; 255
    2498:	4f e7       	ldi	r20, 0x7F	; 127
    249a:	57 e4       	ldi	r21, 0x47	; 71
    249c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24a0:	18 16       	cp	r1, r24
    24a2:	4c f5       	brge	.+82     	; 0x24f6 <LCD_WriteData+0x168>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24a4:	6d a9       	ldd	r22, Y+53	; 0x35
    24a6:	7e a9       	ldd	r23, Y+54	; 0x36
    24a8:	8f a9       	ldd	r24, Y+55	; 0x37
    24aa:	98 ad       	ldd	r25, Y+56	; 0x38
    24ac:	20 e0       	ldi	r18, 0x00	; 0
    24ae:	30 e0       	ldi	r19, 0x00	; 0
    24b0:	40 e2       	ldi	r20, 0x20	; 32
    24b2:	51 e4       	ldi	r21, 0x41	; 65
    24b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24b8:	dc 01       	movw	r26, r24
    24ba:	cb 01       	movw	r24, r22
    24bc:	bc 01       	movw	r22, r24
    24be:	cd 01       	movw	r24, r26
    24c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c4:	dc 01       	movw	r26, r24
    24c6:	cb 01       	movw	r24, r22
    24c8:	98 ab       	std	Y+48, r25	; 0x30
    24ca:	8f a7       	std	Y+47, r24	; 0x2f
    24cc:	0f c0       	rjmp	.+30     	; 0x24ec <LCD_WriteData+0x15e>
    24ce:	88 ec       	ldi	r24, 0xC8	; 200
    24d0:	90 e0       	ldi	r25, 0x00	; 0
    24d2:	9e a7       	std	Y+46, r25	; 0x2e
    24d4:	8d a7       	std	Y+45, r24	; 0x2d
    24d6:	8d a5       	ldd	r24, Y+45	; 0x2d
    24d8:	9e a5       	ldd	r25, Y+46	; 0x2e
    24da:	01 97       	sbiw	r24, 0x01	; 1
    24dc:	f1 f7       	brne	.-4      	; 0x24da <LCD_WriteData+0x14c>
    24de:	9e a7       	std	Y+46, r25	; 0x2e
    24e0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    24e4:	98 a9       	ldd	r25, Y+48	; 0x30
    24e6:	01 97       	sbiw	r24, 0x01	; 1
    24e8:	98 ab       	std	Y+48, r25	; 0x30
    24ea:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24ec:	8f a5       	ldd	r24, Y+47	; 0x2f
    24ee:	98 a9       	ldd	r25, Y+48	; 0x30
    24f0:	00 97       	sbiw	r24, 0x00	; 0
    24f2:	69 f7       	brne	.-38     	; 0x24ce <LCD_WriteData+0x140>
    24f4:	14 c0       	rjmp	.+40     	; 0x251e <LCD_WriteData+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24f6:	69 a9       	ldd	r22, Y+49	; 0x31
    24f8:	7a a9       	ldd	r23, Y+50	; 0x32
    24fa:	8b a9       	ldd	r24, Y+51	; 0x33
    24fc:	9c a9       	ldd	r25, Y+52	; 0x34
    24fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2502:	dc 01       	movw	r26, r24
    2504:	cb 01       	movw	r24, r22
    2506:	98 ab       	std	Y+48, r25	; 0x30
    2508:	8f a7       	std	Y+47, r24	; 0x2f
    250a:	8f a5       	ldd	r24, Y+47	; 0x2f
    250c:	98 a9       	ldd	r25, Y+48	; 0x30
    250e:	9c a7       	std	Y+44, r25	; 0x2c
    2510:	8b a7       	std	Y+43, r24	; 0x2b
    2512:	8b a5       	ldd	r24, Y+43	; 0x2b
    2514:	9c a5       	ldd	r25, Y+44	; 0x2c
    2516:	01 97       	sbiw	r24, 0x01	; 1
    2518:	f1 f7       	brne	.-4      	; 0x2516 <LCD_WriteData+0x188>
    251a:	9c a7       	std	Y+44, r25	; 0x2c
    251c:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    251e:	83 e0       	ldi	r24, 0x03	; 3
    2520:	62 e0       	ldi	r22, 0x02	; 2
    2522:	40 e0       	ldi	r20, 0x00	; 0
    2524:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2528:	80 e0       	ldi	r24, 0x00	; 0
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	a0 e8       	ldi	r26, 0x80	; 128
    252e:	bf e3       	ldi	r27, 0x3F	; 63
    2530:	8f a3       	std	Y+39, r24	; 0x27
    2532:	98 a7       	std	Y+40, r25	; 0x28
    2534:	a9 a7       	std	Y+41, r26	; 0x29
    2536:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2538:	6f a1       	ldd	r22, Y+39	; 0x27
    253a:	78 a5       	ldd	r23, Y+40	; 0x28
    253c:	89 a5       	ldd	r24, Y+41	; 0x29
    253e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2540:	20 e0       	ldi	r18, 0x00	; 0
    2542:	30 e0       	ldi	r19, 0x00	; 0
    2544:	4a ef       	ldi	r20, 0xFA	; 250
    2546:	54 e4       	ldi	r21, 0x44	; 68
    2548:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    254c:	dc 01       	movw	r26, r24
    254e:	cb 01       	movw	r24, r22
    2550:	8b a3       	std	Y+35, r24	; 0x23
    2552:	9c a3       	std	Y+36, r25	; 0x24
    2554:	ad a3       	std	Y+37, r26	; 0x25
    2556:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2558:	6b a1       	ldd	r22, Y+35	; 0x23
    255a:	7c a1       	ldd	r23, Y+36	; 0x24
    255c:	8d a1       	ldd	r24, Y+37	; 0x25
    255e:	9e a1       	ldd	r25, Y+38	; 0x26
    2560:	20 e0       	ldi	r18, 0x00	; 0
    2562:	30 e0       	ldi	r19, 0x00	; 0
    2564:	40 e8       	ldi	r20, 0x80	; 128
    2566:	5f e3       	ldi	r21, 0x3F	; 63
    2568:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    256c:	88 23       	and	r24, r24
    256e:	2c f4       	brge	.+10     	; 0x257a <LCD_WriteData+0x1ec>
		__ticks = 1;
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	9a a3       	std	Y+34, r25	; 0x22
    2576:	89 a3       	std	Y+33, r24	; 0x21
    2578:	3f c0       	rjmp	.+126    	; 0x25f8 <LCD_WriteData+0x26a>
	else if (__tmp > 65535)
    257a:	6b a1       	ldd	r22, Y+35	; 0x23
    257c:	7c a1       	ldd	r23, Y+36	; 0x24
    257e:	8d a1       	ldd	r24, Y+37	; 0x25
    2580:	9e a1       	ldd	r25, Y+38	; 0x26
    2582:	20 e0       	ldi	r18, 0x00	; 0
    2584:	3f ef       	ldi	r19, 0xFF	; 255
    2586:	4f e7       	ldi	r20, 0x7F	; 127
    2588:	57 e4       	ldi	r21, 0x47	; 71
    258a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    258e:	18 16       	cp	r1, r24
    2590:	4c f5       	brge	.+82     	; 0x25e4 <LCD_WriteData+0x256>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2592:	6f a1       	ldd	r22, Y+39	; 0x27
    2594:	78 a5       	ldd	r23, Y+40	; 0x28
    2596:	89 a5       	ldd	r24, Y+41	; 0x29
    2598:	9a a5       	ldd	r25, Y+42	; 0x2a
    259a:	20 e0       	ldi	r18, 0x00	; 0
    259c:	30 e0       	ldi	r19, 0x00	; 0
    259e:	40 e2       	ldi	r20, 0x20	; 32
    25a0:	51 e4       	ldi	r21, 0x41	; 65
    25a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25a6:	dc 01       	movw	r26, r24
    25a8:	cb 01       	movw	r24, r22
    25aa:	bc 01       	movw	r22, r24
    25ac:	cd 01       	movw	r24, r26
    25ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25b2:	dc 01       	movw	r26, r24
    25b4:	cb 01       	movw	r24, r22
    25b6:	9a a3       	std	Y+34, r25	; 0x22
    25b8:	89 a3       	std	Y+33, r24	; 0x21
    25ba:	0f c0       	rjmp	.+30     	; 0x25da <LCD_WriteData+0x24c>
    25bc:	88 ec       	ldi	r24, 0xC8	; 200
    25be:	90 e0       	ldi	r25, 0x00	; 0
    25c0:	98 a3       	std	Y+32, r25	; 0x20
    25c2:	8f 8f       	std	Y+31, r24	; 0x1f
    25c4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    25c6:	98 a1       	ldd	r25, Y+32	; 0x20
    25c8:	01 97       	sbiw	r24, 0x01	; 1
    25ca:	f1 f7       	brne	.-4      	; 0x25c8 <LCD_WriteData+0x23a>
    25cc:	98 a3       	std	Y+32, r25	; 0x20
    25ce:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25d0:	89 a1       	ldd	r24, Y+33	; 0x21
    25d2:	9a a1       	ldd	r25, Y+34	; 0x22
    25d4:	01 97       	sbiw	r24, 0x01	; 1
    25d6:	9a a3       	std	Y+34, r25	; 0x22
    25d8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25da:	89 a1       	ldd	r24, Y+33	; 0x21
    25dc:	9a a1       	ldd	r25, Y+34	; 0x22
    25de:	00 97       	sbiw	r24, 0x00	; 0
    25e0:	69 f7       	brne	.-38     	; 0x25bc <LCD_WriteData+0x22e>
    25e2:	14 c0       	rjmp	.+40     	; 0x260c <LCD_WriteData+0x27e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25e4:	6b a1       	ldd	r22, Y+35	; 0x23
    25e6:	7c a1       	ldd	r23, Y+36	; 0x24
    25e8:	8d a1       	ldd	r24, Y+37	; 0x25
    25ea:	9e a1       	ldd	r25, Y+38	; 0x26
    25ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25f0:	dc 01       	movw	r26, r24
    25f2:	cb 01       	movw	r24, r22
    25f4:	9a a3       	std	Y+34, r25	; 0x22
    25f6:	89 a3       	std	Y+33, r24	; 0x21
    25f8:	89 a1       	ldd	r24, Y+33	; 0x21
    25fa:	9a a1       	ldd	r25, Y+34	; 0x22
    25fc:	9e 8f       	std	Y+30, r25	; 0x1e
    25fe:	8d 8f       	std	Y+29, r24	; 0x1d
    2600:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2602:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2604:	01 97       	sbiw	r24, 0x01	; 1
    2606:	f1 f7       	brne	.-4      	; 0x2604 <LCD_WriteData+0x276>
    2608:	9e 8f       	std	Y+30, r25	; 0x1e
    260a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (1) ;


	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    260c:	83 e0       	ldi	r24, 0x03	; 3
    260e:	61 e0       	ldi	r22, 0x01	; 1
    2610:	40 e0       	ldi	r20, 0x00	; 0
    2612:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_HIGH) ;
    2616:	83 e0       	ldi	r24, 0x03	; 3
    2618:	60 e0       	ldi	r22, 0x00	; 0
    261a:	41 e0       	ldi	r20, 0x01	; 1
    261c:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(LowNibble , 0)) ;
    2620:	89 ad       	ldd	r24, Y+57	; 0x39
    2622:	98 2f       	mov	r25, r24
    2624:	91 70       	andi	r25, 0x01	; 1
    2626:	83 e0       	ldi	r24, 0x03	; 3
    2628:	64 e0       	ldi	r22, 0x04	; 4
    262a:	49 2f       	mov	r20, r25
    262c:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(LowNibble , 1)) ;
    2630:	89 ad       	ldd	r24, Y+57	; 0x39
    2632:	88 2f       	mov	r24, r24
    2634:	90 e0       	ldi	r25, 0x00	; 0
    2636:	82 70       	andi	r24, 0x02	; 2
    2638:	90 70       	andi	r25, 0x00	; 0
    263a:	95 95       	asr	r25
    263c:	87 95       	ror	r24
    263e:	98 2f       	mov	r25, r24
    2640:	83 e0       	ldi	r24, 0x03	; 3
    2642:	65 e0       	ldi	r22, 0x05	; 5
    2644:	49 2f       	mov	r20, r25
    2646:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(LowNibble , 2)) ;
    264a:	89 ad       	ldd	r24, Y+57	; 0x39
    264c:	88 2f       	mov	r24, r24
    264e:	90 e0       	ldi	r25, 0x00	; 0
    2650:	84 70       	andi	r24, 0x04	; 4
    2652:	90 70       	andi	r25, 0x00	; 0
    2654:	95 95       	asr	r25
    2656:	87 95       	ror	r24
    2658:	95 95       	asr	r25
    265a:	87 95       	ror	r24
    265c:	98 2f       	mov	r25, r24
    265e:	83 e0       	ldi	r24, 0x03	; 3
    2660:	66 e0       	ldi	r22, 0x06	; 6
    2662:	49 2f       	mov	r20, r25
    2664:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(LowNibble , 3)) ;
    2668:	89 ad       	ldd	r24, Y+57	; 0x39
    266a:	88 2f       	mov	r24, r24
    266c:	90 e0       	ldi	r25, 0x00	; 0
    266e:	88 70       	andi	r24, 0x08	; 8
    2670:	90 70       	andi	r25, 0x00	; 0
    2672:	95 95       	asr	r25
    2674:	87 95       	ror	r24
    2676:	95 95       	asr	r25
    2678:	87 95       	ror	r24
    267a:	95 95       	asr	r25
    267c:	87 95       	ror	r24
    267e:	98 2f       	mov	r25, r24
    2680:	83 e0       	ldi	r24, 0x03	; 3
    2682:	67 e0       	ldi	r22, 0x07	; 7
    2684:	49 2f       	mov	r20, r25
    2686:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    268a:	83 e0       	ldi	r24, 0x03	; 3
    268c:	62 e0       	ldi	r22, 0x02	; 2
    268e:	41 e0       	ldi	r20, 0x01	; 1
    2690:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2694:	80 e0       	ldi	r24, 0x00	; 0
    2696:	90 e0       	ldi	r25, 0x00	; 0
    2698:	a0 e8       	ldi	r26, 0x80	; 128
    269a:	bf e3       	ldi	r27, 0x3F	; 63
    269c:	89 8f       	std	Y+25, r24	; 0x19
    269e:	9a 8f       	std	Y+26, r25	; 0x1a
    26a0:	ab 8f       	std	Y+27, r26	; 0x1b
    26a2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26a4:	69 8d       	ldd	r22, Y+25	; 0x19
    26a6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    26a8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    26aa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    26ac:	20 e0       	ldi	r18, 0x00	; 0
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	4a ef       	ldi	r20, 0xFA	; 250
    26b2:	54 e4       	ldi	r21, 0x44	; 68
    26b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26b8:	dc 01       	movw	r26, r24
    26ba:	cb 01       	movw	r24, r22
    26bc:	8d 8b       	std	Y+21, r24	; 0x15
    26be:	9e 8b       	std	Y+22, r25	; 0x16
    26c0:	af 8b       	std	Y+23, r26	; 0x17
    26c2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    26c4:	6d 89       	ldd	r22, Y+21	; 0x15
    26c6:	7e 89       	ldd	r23, Y+22	; 0x16
    26c8:	8f 89       	ldd	r24, Y+23	; 0x17
    26ca:	98 8d       	ldd	r25, Y+24	; 0x18
    26cc:	20 e0       	ldi	r18, 0x00	; 0
    26ce:	30 e0       	ldi	r19, 0x00	; 0
    26d0:	40 e8       	ldi	r20, 0x80	; 128
    26d2:	5f e3       	ldi	r21, 0x3F	; 63
    26d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    26d8:	88 23       	and	r24, r24
    26da:	2c f4       	brge	.+10     	; 0x26e6 <LCD_WriteData+0x358>
		__ticks = 1;
    26dc:	81 e0       	ldi	r24, 0x01	; 1
    26de:	90 e0       	ldi	r25, 0x00	; 0
    26e0:	9c 8b       	std	Y+20, r25	; 0x14
    26e2:	8b 8b       	std	Y+19, r24	; 0x13
    26e4:	3f c0       	rjmp	.+126    	; 0x2764 <LCD_WriteData+0x3d6>
	else if (__tmp > 65535)
    26e6:	6d 89       	ldd	r22, Y+21	; 0x15
    26e8:	7e 89       	ldd	r23, Y+22	; 0x16
    26ea:	8f 89       	ldd	r24, Y+23	; 0x17
    26ec:	98 8d       	ldd	r25, Y+24	; 0x18
    26ee:	20 e0       	ldi	r18, 0x00	; 0
    26f0:	3f ef       	ldi	r19, 0xFF	; 255
    26f2:	4f e7       	ldi	r20, 0x7F	; 127
    26f4:	57 e4       	ldi	r21, 0x47	; 71
    26f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    26fa:	18 16       	cp	r1, r24
    26fc:	4c f5       	brge	.+82     	; 0x2750 <LCD_WriteData+0x3c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26fe:	69 8d       	ldd	r22, Y+25	; 0x19
    2700:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2702:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2704:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2706:	20 e0       	ldi	r18, 0x00	; 0
    2708:	30 e0       	ldi	r19, 0x00	; 0
    270a:	40 e2       	ldi	r20, 0x20	; 32
    270c:	51 e4       	ldi	r21, 0x41	; 65
    270e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2712:	dc 01       	movw	r26, r24
    2714:	cb 01       	movw	r24, r22
    2716:	bc 01       	movw	r22, r24
    2718:	cd 01       	movw	r24, r26
    271a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    271e:	dc 01       	movw	r26, r24
    2720:	cb 01       	movw	r24, r22
    2722:	9c 8b       	std	Y+20, r25	; 0x14
    2724:	8b 8b       	std	Y+19, r24	; 0x13
    2726:	0f c0       	rjmp	.+30     	; 0x2746 <LCD_WriteData+0x3b8>
    2728:	88 ec       	ldi	r24, 0xC8	; 200
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	9a 8b       	std	Y+18, r25	; 0x12
    272e:	89 8b       	std	Y+17, r24	; 0x11
    2730:	89 89       	ldd	r24, Y+17	; 0x11
    2732:	9a 89       	ldd	r25, Y+18	; 0x12
    2734:	01 97       	sbiw	r24, 0x01	; 1
    2736:	f1 f7       	brne	.-4      	; 0x2734 <LCD_WriteData+0x3a6>
    2738:	9a 8b       	std	Y+18, r25	; 0x12
    273a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    273c:	8b 89       	ldd	r24, Y+19	; 0x13
    273e:	9c 89       	ldd	r25, Y+20	; 0x14
    2740:	01 97       	sbiw	r24, 0x01	; 1
    2742:	9c 8b       	std	Y+20, r25	; 0x14
    2744:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2746:	8b 89       	ldd	r24, Y+19	; 0x13
    2748:	9c 89       	ldd	r25, Y+20	; 0x14
    274a:	00 97       	sbiw	r24, 0x00	; 0
    274c:	69 f7       	brne	.-38     	; 0x2728 <LCD_WriteData+0x39a>
    274e:	14 c0       	rjmp	.+40     	; 0x2778 <LCD_WriteData+0x3ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2750:	6d 89       	ldd	r22, Y+21	; 0x15
    2752:	7e 89       	ldd	r23, Y+22	; 0x16
    2754:	8f 89       	ldd	r24, Y+23	; 0x17
    2756:	98 8d       	ldd	r25, Y+24	; 0x18
    2758:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    275c:	dc 01       	movw	r26, r24
    275e:	cb 01       	movw	r24, r22
    2760:	9c 8b       	std	Y+20, r25	; 0x14
    2762:	8b 8b       	std	Y+19, r24	; 0x13
    2764:	8b 89       	ldd	r24, Y+19	; 0x13
    2766:	9c 89       	ldd	r25, Y+20	; 0x14
    2768:	98 8b       	std	Y+16, r25	; 0x10
    276a:	8f 87       	std	Y+15, r24	; 0x0f
    276c:	8f 85       	ldd	r24, Y+15	; 0x0f
    276e:	98 89       	ldd	r25, Y+16	; 0x10
    2770:	01 97       	sbiw	r24, 0x01	; 1
    2772:	f1 f7       	brne	.-4      	; 0x2770 <LCD_WriteData+0x3e2>
    2774:	98 8b       	std	Y+16, r25	; 0x10
    2776:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    2778:	83 e0       	ldi	r24, 0x03	; 3
    277a:	62 e0       	ldi	r22, 0x02	; 2
    277c:	40 e0       	ldi	r20, 0x00	; 0
    277e:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2782:	80 e0       	ldi	r24, 0x00	; 0
    2784:	90 e0       	ldi	r25, 0x00	; 0
    2786:	a0 e8       	ldi	r26, 0x80	; 128
    2788:	bf e3       	ldi	r27, 0x3F	; 63
    278a:	8b 87       	std	Y+11, r24	; 0x0b
    278c:	9c 87       	std	Y+12, r25	; 0x0c
    278e:	ad 87       	std	Y+13, r26	; 0x0d
    2790:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2792:	6b 85       	ldd	r22, Y+11	; 0x0b
    2794:	7c 85       	ldd	r23, Y+12	; 0x0c
    2796:	8d 85       	ldd	r24, Y+13	; 0x0d
    2798:	9e 85       	ldd	r25, Y+14	; 0x0e
    279a:	20 e0       	ldi	r18, 0x00	; 0
    279c:	30 e0       	ldi	r19, 0x00	; 0
    279e:	4a ef       	ldi	r20, 0xFA	; 250
    27a0:	54 e4       	ldi	r21, 0x44	; 68
    27a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27a6:	dc 01       	movw	r26, r24
    27a8:	cb 01       	movw	r24, r22
    27aa:	8f 83       	std	Y+7, r24	; 0x07
    27ac:	98 87       	std	Y+8, r25	; 0x08
    27ae:	a9 87       	std	Y+9, r26	; 0x09
    27b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    27b2:	6f 81       	ldd	r22, Y+7	; 0x07
    27b4:	78 85       	ldd	r23, Y+8	; 0x08
    27b6:	89 85       	ldd	r24, Y+9	; 0x09
    27b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    27ba:	20 e0       	ldi	r18, 0x00	; 0
    27bc:	30 e0       	ldi	r19, 0x00	; 0
    27be:	40 e8       	ldi	r20, 0x80	; 128
    27c0:	5f e3       	ldi	r21, 0x3F	; 63
    27c2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    27c6:	88 23       	and	r24, r24
    27c8:	2c f4       	brge	.+10     	; 0x27d4 <LCD_WriteData+0x446>
		__ticks = 1;
    27ca:	81 e0       	ldi	r24, 0x01	; 1
    27cc:	90 e0       	ldi	r25, 0x00	; 0
    27ce:	9e 83       	std	Y+6, r25	; 0x06
    27d0:	8d 83       	std	Y+5, r24	; 0x05
    27d2:	3f c0       	rjmp	.+126    	; 0x2852 <LCD_WriteData+0x4c4>
	else if (__tmp > 65535)
    27d4:	6f 81       	ldd	r22, Y+7	; 0x07
    27d6:	78 85       	ldd	r23, Y+8	; 0x08
    27d8:	89 85       	ldd	r24, Y+9	; 0x09
    27da:	9a 85       	ldd	r25, Y+10	; 0x0a
    27dc:	20 e0       	ldi	r18, 0x00	; 0
    27de:	3f ef       	ldi	r19, 0xFF	; 255
    27e0:	4f e7       	ldi	r20, 0x7F	; 127
    27e2:	57 e4       	ldi	r21, 0x47	; 71
    27e4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    27e8:	18 16       	cp	r1, r24
    27ea:	4c f5       	brge	.+82     	; 0x283e <LCD_WriteData+0x4b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    27ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    27f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    27f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    27f4:	20 e0       	ldi	r18, 0x00	; 0
    27f6:	30 e0       	ldi	r19, 0x00	; 0
    27f8:	40 e2       	ldi	r20, 0x20	; 32
    27fa:	51 e4       	ldi	r21, 0x41	; 65
    27fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2800:	dc 01       	movw	r26, r24
    2802:	cb 01       	movw	r24, r22
    2804:	bc 01       	movw	r22, r24
    2806:	cd 01       	movw	r24, r26
    2808:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    280c:	dc 01       	movw	r26, r24
    280e:	cb 01       	movw	r24, r22
    2810:	9e 83       	std	Y+6, r25	; 0x06
    2812:	8d 83       	std	Y+5, r24	; 0x05
    2814:	0f c0       	rjmp	.+30     	; 0x2834 <LCD_WriteData+0x4a6>
    2816:	88 ec       	ldi	r24, 0xC8	; 200
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	9c 83       	std	Y+4, r25	; 0x04
    281c:	8b 83       	std	Y+3, r24	; 0x03
    281e:	8b 81       	ldd	r24, Y+3	; 0x03
    2820:	9c 81       	ldd	r25, Y+4	; 0x04
    2822:	01 97       	sbiw	r24, 0x01	; 1
    2824:	f1 f7       	brne	.-4      	; 0x2822 <LCD_WriteData+0x494>
    2826:	9c 83       	std	Y+4, r25	; 0x04
    2828:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    282a:	8d 81       	ldd	r24, Y+5	; 0x05
    282c:	9e 81       	ldd	r25, Y+6	; 0x06
    282e:	01 97       	sbiw	r24, 0x01	; 1
    2830:	9e 83       	std	Y+6, r25	; 0x06
    2832:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2834:	8d 81       	ldd	r24, Y+5	; 0x05
    2836:	9e 81       	ldd	r25, Y+6	; 0x06
    2838:	00 97       	sbiw	r24, 0x00	; 0
    283a:	69 f7       	brne	.-38     	; 0x2816 <LCD_WriteData+0x488>
    283c:	14 c0       	rjmp	.+40     	; 0x2866 <LCD_WriteData+0x4d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    283e:	6f 81       	ldd	r22, Y+7	; 0x07
    2840:	78 85       	ldd	r23, Y+8	; 0x08
    2842:	89 85       	ldd	r24, Y+9	; 0x09
    2844:	9a 85       	ldd	r25, Y+10	; 0x0a
    2846:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    284a:	dc 01       	movw	r26, r24
    284c:	cb 01       	movw	r24, r22
    284e:	9e 83       	std	Y+6, r25	; 0x06
    2850:	8d 83       	std	Y+5, r24	; 0x05
    2852:	8d 81       	ldd	r24, Y+5	; 0x05
    2854:	9e 81       	ldd	r25, Y+6	; 0x06
    2856:	9a 83       	std	Y+2, r25	; 0x02
    2858:	89 83       	std	Y+1, r24	; 0x01
    285a:	89 81       	ldd	r24, Y+1	; 0x01
    285c:	9a 81       	ldd	r25, Y+2	; 0x02
    285e:	01 97       	sbiw	r24, 0x01	; 1
    2860:	f1 f7       	brne	.-4      	; 0x285e <LCD_WriteData+0x4d0>
    2862:	9a 83       	std	Y+2, r25	; 0x02
    2864:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (1) ;
#endif
}
    2866:	eb 96       	adiw	r28, 0x3b	; 59
    2868:	0f b6       	in	r0, 0x3f	; 63
    286a:	f8 94       	cli
    286c:	de bf       	out	0x3e, r29	; 62
    286e:	0f be       	out	0x3f, r0	; 63
    2870:	cd bf       	out	0x3d, r28	; 61
    2872:	cf 91       	pop	r28
    2874:	df 91       	pop	r29
    2876:	08 95       	ret

00002878 <LCD_WriteCmd>:
void LCD_WriteCmd  (u8 Cmd)
{
    2878:	df 93       	push	r29
    287a:	cf 93       	push	r28
    287c:	cd b7       	in	r28, 0x3d	; 61
    287e:	de b7       	in	r29, 0x3e	; 62
    2880:	eb 97       	sbiw	r28, 0x3b	; 59
    2882:	0f b6       	in	r0, 0x3f	; 63
    2884:	f8 94       	cli
    2886:	de bf       	out	0x3e, r29	; 62
    2888:	0f be       	out	0x3f, r0	; 63
    288a:	cd bf       	out	0x3d, r28	; 61
    288c:	8b af       	std	Y+59, r24	; 0x3b
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
	_delay_ms (1) ;
#elif MODE == 4
	u8 HighNibble = Cmd >> 4 ;
    288e:	8b ad       	ldd	r24, Y+59	; 0x3b
    2890:	82 95       	swap	r24
    2892:	8f 70       	andi	r24, 0x0F	; 15
    2894:	8a af       	std	Y+58, r24	; 0x3a
	u8 LowNibble  = Cmd & 0x0f ;
    2896:	8b ad       	ldd	r24, Y+59	; 0x3b
    2898:	8f 70       	andi	r24, 0x0F	; 15
    289a:	89 af       	std	Y+57, r24	; 0x39
	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    289c:	83 e0       	ldi	r24, 0x03	; 3
    289e:	61 e0       	ldi	r22, 0x01	; 1
    28a0:	40 e0       	ldi	r20, 0x00	; 0
    28a2:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_LOW) ;
    28a6:	83 e0       	ldi	r24, 0x03	; 3
    28a8:	60 e0       	ldi	r22, 0x00	; 0
    28aa:	40 e0       	ldi	r20, 0x00	; 0
    28ac:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(HighNibble , 0)) ;
    28b0:	8a ad       	ldd	r24, Y+58	; 0x3a
    28b2:	98 2f       	mov	r25, r24
    28b4:	91 70       	andi	r25, 0x01	; 1
    28b6:	83 e0       	ldi	r24, 0x03	; 3
    28b8:	64 e0       	ldi	r22, 0x04	; 4
    28ba:	49 2f       	mov	r20, r25
    28bc:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(HighNibble , 1)) ;
    28c0:	8a ad       	ldd	r24, Y+58	; 0x3a
    28c2:	88 2f       	mov	r24, r24
    28c4:	90 e0       	ldi	r25, 0x00	; 0
    28c6:	82 70       	andi	r24, 0x02	; 2
    28c8:	90 70       	andi	r25, 0x00	; 0
    28ca:	95 95       	asr	r25
    28cc:	87 95       	ror	r24
    28ce:	98 2f       	mov	r25, r24
    28d0:	83 e0       	ldi	r24, 0x03	; 3
    28d2:	65 e0       	ldi	r22, 0x05	; 5
    28d4:	49 2f       	mov	r20, r25
    28d6:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(HighNibble , 2)) ;
    28da:	8a ad       	ldd	r24, Y+58	; 0x3a
    28dc:	88 2f       	mov	r24, r24
    28de:	90 e0       	ldi	r25, 0x00	; 0
    28e0:	84 70       	andi	r24, 0x04	; 4
    28e2:	90 70       	andi	r25, 0x00	; 0
    28e4:	95 95       	asr	r25
    28e6:	87 95       	ror	r24
    28e8:	95 95       	asr	r25
    28ea:	87 95       	ror	r24
    28ec:	98 2f       	mov	r25, r24
    28ee:	83 e0       	ldi	r24, 0x03	; 3
    28f0:	66 e0       	ldi	r22, 0x06	; 6
    28f2:	49 2f       	mov	r20, r25
    28f4:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(HighNibble , 3)) ;
    28f8:	8a ad       	ldd	r24, Y+58	; 0x3a
    28fa:	88 2f       	mov	r24, r24
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	88 70       	andi	r24, 0x08	; 8
    2900:	90 70       	andi	r25, 0x00	; 0
    2902:	95 95       	asr	r25
    2904:	87 95       	ror	r24
    2906:	95 95       	asr	r25
    2908:	87 95       	ror	r24
    290a:	95 95       	asr	r25
    290c:	87 95       	ror	r24
    290e:	98 2f       	mov	r25, r24
    2910:	83 e0       	ldi	r24, 0x03	; 3
    2912:	67 e0       	ldi	r22, 0x07	; 7
    2914:	49 2f       	mov	r20, r25
    2916:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    291a:	83 e0       	ldi	r24, 0x03	; 3
    291c:	62 e0       	ldi	r22, 0x02	; 2
    291e:	41 e0       	ldi	r20, 0x01	; 1
    2920:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2924:	80 e0       	ldi	r24, 0x00	; 0
    2926:	90 e0       	ldi	r25, 0x00	; 0
    2928:	a0 e8       	ldi	r26, 0x80	; 128
    292a:	bf e3       	ldi	r27, 0x3F	; 63
    292c:	8d ab       	std	Y+53, r24	; 0x35
    292e:	9e ab       	std	Y+54, r25	; 0x36
    2930:	af ab       	std	Y+55, r26	; 0x37
    2932:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2934:	6d a9       	ldd	r22, Y+53	; 0x35
    2936:	7e a9       	ldd	r23, Y+54	; 0x36
    2938:	8f a9       	ldd	r24, Y+55	; 0x37
    293a:	98 ad       	ldd	r25, Y+56	; 0x38
    293c:	20 e0       	ldi	r18, 0x00	; 0
    293e:	30 e0       	ldi	r19, 0x00	; 0
    2940:	4a ef       	ldi	r20, 0xFA	; 250
    2942:	54 e4       	ldi	r21, 0x44	; 68
    2944:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2948:	dc 01       	movw	r26, r24
    294a:	cb 01       	movw	r24, r22
    294c:	89 ab       	std	Y+49, r24	; 0x31
    294e:	9a ab       	std	Y+50, r25	; 0x32
    2950:	ab ab       	std	Y+51, r26	; 0x33
    2952:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2954:	69 a9       	ldd	r22, Y+49	; 0x31
    2956:	7a a9       	ldd	r23, Y+50	; 0x32
    2958:	8b a9       	ldd	r24, Y+51	; 0x33
    295a:	9c a9       	ldd	r25, Y+52	; 0x34
    295c:	20 e0       	ldi	r18, 0x00	; 0
    295e:	30 e0       	ldi	r19, 0x00	; 0
    2960:	40 e8       	ldi	r20, 0x80	; 128
    2962:	5f e3       	ldi	r21, 0x3F	; 63
    2964:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2968:	88 23       	and	r24, r24
    296a:	2c f4       	brge	.+10     	; 0x2976 <LCD_WriteCmd+0xfe>
		__ticks = 1;
    296c:	81 e0       	ldi	r24, 0x01	; 1
    296e:	90 e0       	ldi	r25, 0x00	; 0
    2970:	98 ab       	std	Y+48, r25	; 0x30
    2972:	8f a7       	std	Y+47, r24	; 0x2f
    2974:	3f c0       	rjmp	.+126    	; 0x29f4 <LCD_WriteCmd+0x17c>
	else if (__tmp > 65535)
    2976:	69 a9       	ldd	r22, Y+49	; 0x31
    2978:	7a a9       	ldd	r23, Y+50	; 0x32
    297a:	8b a9       	ldd	r24, Y+51	; 0x33
    297c:	9c a9       	ldd	r25, Y+52	; 0x34
    297e:	20 e0       	ldi	r18, 0x00	; 0
    2980:	3f ef       	ldi	r19, 0xFF	; 255
    2982:	4f e7       	ldi	r20, 0x7F	; 127
    2984:	57 e4       	ldi	r21, 0x47	; 71
    2986:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    298a:	18 16       	cp	r1, r24
    298c:	4c f5       	brge	.+82     	; 0x29e0 <LCD_WriteCmd+0x168>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    298e:	6d a9       	ldd	r22, Y+53	; 0x35
    2990:	7e a9       	ldd	r23, Y+54	; 0x36
    2992:	8f a9       	ldd	r24, Y+55	; 0x37
    2994:	98 ad       	ldd	r25, Y+56	; 0x38
    2996:	20 e0       	ldi	r18, 0x00	; 0
    2998:	30 e0       	ldi	r19, 0x00	; 0
    299a:	40 e2       	ldi	r20, 0x20	; 32
    299c:	51 e4       	ldi	r21, 0x41	; 65
    299e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29a2:	dc 01       	movw	r26, r24
    29a4:	cb 01       	movw	r24, r22
    29a6:	bc 01       	movw	r22, r24
    29a8:	cd 01       	movw	r24, r26
    29aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ae:	dc 01       	movw	r26, r24
    29b0:	cb 01       	movw	r24, r22
    29b2:	98 ab       	std	Y+48, r25	; 0x30
    29b4:	8f a7       	std	Y+47, r24	; 0x2f
    29b6:	0f c0       	rjmp	.+30     	; 0x29d6 <LCD_WriteCmd+0x15e>
    29b8:	88 ec       	ldi	r24, 0xC8	; 200
    29ba:	90 e0       	ldi	r25, 0x00	; 0
    29bc:	9e a7       	std	Y+46, r25	; 0x2e
    29be:	8d a7       	std	Y+45, r24	; 0x2d
    29c0:	8d a5       	ldd	r24, Y+45	; 0x2d
    29c2:	9e a5       	ldd	r25, Y+46	; 0x2e
    29c4:	01 97       	sbiw	r24, 0x01	; 1
    29c6:	f1 f7       	brne	.-4      	; 0x29c4 <LCD_WriteCmd+0x14c>
    29c8:	9e a7       	std	Y+46, r25	; 0x2e
    29ca:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29cc:	8f a5       	ldd	r24, Y+47	; 0x2f
    29ce:	98 a9       	ldd	r25, Y+48	; 0x30
    29d0:	01 97       	sbiw	r24, 0x01	; 1
    29d2:	98 ab       	std	Y+48, r25	; 0x30
    29d4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29d6:	8f a5       	ldd	r24, Y+47	; 0x2f
    29d8:	98 a9       	ldd	r25, Y+48	; 0x30
    29da:	00 97       	sbiw	r24, 0x00	; 0
    29dc:	69 f7       	brne	.-38     	; 0x29b8 <LCD_WriteCmd+0x140>
    29de:	14 c0       	rjmp	.+40     	; 0x2a08 <LCD_WriteCmd+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29e0:	69 a9       	ldd	r22, Y+49	; 0x31
    29e2:	7a a9       	ldd	r23, Y+50	; 0x32
    29e4:	8b a9       	ldd	r24, Y+51	; 0x33
    29e6:	9c a9       	ldd	r25, Y+52	; 0x34
    29e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ec:	dc 01       	movw	r26, r24
    29ee:	cb 01       	movw	r24, r22
    29f0:	98 ab       	std	Y+48, r25	; 0x30
    29f2:	8f a7       	std	Y+47, r24	; 0x2f
    29f4:	8f a5       	ldd	r24, Y+47	; 0x2f
    29f6:	98 a9       	ldd	r25, Y+48	; 0x30
    29f8:	9c a7       	std	Y+44, r25	; 0x2c
    29fa:	8b a7       	std	Y+43, r24	; 0x2b
    29fc:	8b a5       	ldd	r24, Y+43	; 0x2b
    29fe:	9c a5       	ldd	r25, Y+44	; 0x2c
    2a00:	01 97       	sbiw	r24, 0x01	; 1
    2a02:	f1 f7       	brne	.-4      	; 0x2a00 <LCD_WriteCmd+0x188>
    2a04:	9c a7       	std	Y+44, r25	; 0x2c
    2a06:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    2a08:	83 e0       	ldi	r24, 0x03	; 3
    2a0a:	62 e0       	ldi	r22, 0x02	; 2
    2a0c:	40 e0       	ldi	r20, 0x00	; 0
    2a0e:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2a12:	80 e0       	ldi	r24, 0x00	; 0
    2a14:	90 e0       	ldi	r25, 0x00	; 0
    2a16:	a0 e8       	ldi	r26, 0x80	; 128
    2a18:	bf e3       	ldi	r27, 0x3F	; 63
    2a1a:	8f a3       	std	Y+39, r24	; 0x27
    2a1c:	98 a7       	std	Y+40, r25	; 0x28
    2a1e:	a9 a7       	std	Y+41, r26	; 0x29
    2a20:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a22:	6f a1       	ldd	r22, Y+39	; 0x27
    2a24:	78 a5       	ldd	r23, Y+40	; 0x28
    2a26:	89 a5       	ldd	r24, Y+41	; 0x29
    2a28:	9a a5       	ldd	r25, Y+42	; 0x2a
    2a2a:	20 e0       	ldi	r18, 0x00	; 0
    2a2c:	30 e0       	ldi	r19, 0x00	; 0
    2a2e:	4a ef       	ldi	r20, 0xFA	; 250
    2a30:	54 e4       	ldi	r21, 0x44	; 68
    2a32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a36:	dc 01       	movw	r26, r24
    2a38:	cb 01       	movw	r24, r22
    2a3a:	8b a3       	std	Y+35, r24	; 0x23
    2a3c:	9c a3       	std	Y+36, r25	; 0x24
    2a3e:	ad a3       	std	Y+37, r26	; 0x25
    2a40:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2a42:	6b a1       	ldd	r22, Y+35	; 0x23
    2a44:	7c a1       	ldd	r23, Y+36	; 0x24
    2a46:	8d a1       	ldd	r24, Y+37	; 0x25
    2a48:	9e a1       	ldd	r25, Y+38	; 0x26
    2a4a:	20 e0       	ldi	r18, 0x00	; 0
    2a4c:	30 e0       	ldi	r19, 0x00	; 0
    2a4e:	40 e8       	ldi	r20, 0x80	; 128
    2a50:	5f e3       	ldi	r21, 0x3F	; 63
    2a52:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a56:	88 23       	and	r24, r24
    2a58:	2c f4       	brge	.+10     	; 0x2a64 <LCD_WriteCmd+0x1ec>
		__ticks = 1;
    2a5a:	81 e0       	ldi	r24, 0x01	; 1
    2a5c:	90 e0       	ldi	r25, 0x00	; 0
    2a5e:	9a a3       	std	Y+34, r25	; 0x22
    2a60:	89 a3       	std	Y+33, r24	; 0x21
    2a62:	3f c0       	rjmp	.+126    	; 0x2ae2 <LCD_WriteCmd+0x26a>
	else if (__tmp > 65535)
    2a64:	6b a1       	ldd	r22, Y+35	; 0x23
    2a66:	7c a1       	ldd	r23, Y+36	; 0x24
    2a68:	8d a1       	ldd	r24, Y+37	; 0x25
    2a6a:	9e a1       	ldd	r25, Y+38	; 0x26
    2a6c:	20 e0       	ldi	r18, 0x00	; 0
    2a6e:	3f ef       	ldi	r19, 0xFF	; 255
    2a70:	4f e7       	ldi	r20, 0x7F	; 127
    2a72:	57 e4       	ldi	r21, 0x47	; 71
    2a74:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a78:	18 16       	cp	r1, r24
    2a7a:	4c f5       	brge	.+82     	; 0x2ace <LCD_WriteCmd+0x256>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a7c:	6f a1       	ldd	r22, Y+39	; 0x27
    2a7e:	78 a5       	ldd	r23, Y+40	; 0x28
    2a80:	89 a5       	ldd	r24, Y+41	; 0x29
    2a82:	9a a5       	ldd	r25, Y+42	; 0x2a
    2a84:	20 e0       	ldi	r18, 0x00	; 0
    2a86:	30 e0       	ldi	r19, 0x00	; 0
    2a88:	40 e2       	ldi	r20, 0x20	; 32
    2a8a:	51 e4       	ldi	r21, 0x41	; 65
    2a8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a90:	dc 01       	movw	r26, r24
    2a92:	cb 01       	movw	r24, r22
    2a94:	bc 01       	movw	r22, r24
    2a96:	cd 01       	movw	r24, r26
    2a98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a9c:	dc 01       	movw	r26, r24
    2a9e:	cb 01       	movw	r24, r22
    2aa0:	9a a3       	std	Y+34, r25	; 0x22
    2aa2:	89 a3       	std	Y+33, r24	; 0x21
    2aa4:	0f c0       	rjmp	.+30     	; 0x2ac4 <LCD_WriteCmd+0x24c>
    2aa6:	88 ec       	ldi	r24, 0xC8	; 200
    2aa8:	90 e0       	ldi	r25, 0x00	; 0
    2aaa:	98 a3       	std	Y+32, r25	; 0x20
    2aac:	8f 8f       	std	Y+31, r24	; 0x1f
    2aae:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2ab0:	98 a1       	ldd	r25, Y+32	; 0x20
    2ab2:	01 97       	sbiw	r24, 0x01	; 1
    2ab4:	f1 f7       	brne	.-4      	; 0x2ab2 <LCD_WriteCmd+0x23a>
    2ab6:	98 a3       	std	Y+32, r25	; 0x20
    2ab8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2aba:	89 a1       	ldd	r24, Y+33	; 0x21
    2abc:	9a a1       	ldd	r25, Y+34	; 0x22
    2abe:	01 97       	sbiw	r24, 0x01	; 1
    2ac0:	9a a3       	std	Y+34, r25	; 0x22
    2ac2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ac4:	89 a1       	ldd	r24, Y+33	; 0x21
    2ac6:	9a a1       	ldd	r25, Y+34	; 0x22
    2ac8:	00 97       	sbiw	r24, 0x00	; 0
    2aca:	69 f7       	brne	.-38     	; 0x2aa6 <LCD_WriteCmd+0x22e>
    2acc:	14 c0       	rjmp	.+40     	; 0x2af6 <LCD_WriteCmd+0x27e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ace:	6b a1       	ldd	r22, Y+35	; 0x23
    2ad0:	7c a1       	ldd	r23, Y+36	; 0x24
    2ad2:	8d a1       	ldd	r24, Y+37	; 0x25
    2ad4:	9e a1       	ldd	r25, Y+38	; 0x26
    2ad6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ada:	dc 01       	movw	r26, r24
    2adc:	cb 01       	movw	r24, r22
    2ade:	9a a3       	std	Y+34, r25	; 0x22
    2ae0:	89 a3       	std	Y+33, r24	; 0x21
    2ae2:	89 a1       	ldd	r24, Y+33	; 0x21
    2ae4:	9a a1       	ldd	r25, Y+34	; 0x22
    2ae6:	9e 8f       	std	Y+30, r25	; 0x1e
    2ae8:	8d 8f       	std	Y+29, r24	; 0x1d
    2aea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2aec:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2aee:	01 97       	sbiw	r24, 0x01	; 1
    2af0:	f1 f7       	brne	.-4      	; 0x2aee <LCD_WriteCmd+0x276>
    2af2:	9e 8f       	std	Y+30, r25	; 0x1e
    2af4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (1) ;


	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    2af6:	83 e0       	ldi	r24, 0x03	; 3
    2af8:	61 e0       	ldi	r22, 0x01	; 1
    2afa:	40 e0       	ldi	r20, 0x00	; 0
    2afc:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_LOW) ;
    2b00:	83 e0       	ldi	r24, 0x03	; 3
    2b02:	60 e0       	ldi	r22, 0x00	; 0
    2b04:	40 e0       	ldi	r20, 0x00	; 0
    2b06:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(LowNibble , 0)) ;
    2b0a:	89 ad       	ldd	r24, Y+57	; 0x39
    2b0c:	98 2f       	mov	r25, r24
    2b0e:	91 70       	andi	r25, 0x01	; 1
    2b10:	83 e0       	ldi	r24, 0x03	; 3
    2b12:	64 e0       	ldi	r22, 0x04	; 4
    2b14:	49 2f       	mov	r20, r25
    2b16:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(LowNibble , 1)) ;
    2b1a:	89 ad       	ldd	r24, Y+57	; 0x39
    2b1c:	88 2f       	mov	r24, r24
    2b1e:	90 e0       	ldi	r25, 0x00	; 0
    2b20:	82 70       	andi	r24, 0x02	; 2
    2b22:	90 70       	andi	r25, 0x00	; 0
    2b24:	95 95       	asr	r25
    2b26:	87 95       	ror	r24
    2b28:	98 2f       	mov	r25, r24
    2b2a:	83 e0       	ldi	r24, 0x03	; 3
    2b2c:	65 e0       	ldi	r22, 0x05	; 5
    2b2e:	49 2f       	mov	r20, r25
    2b30:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(LowNibble , 2)) ;
    2b34:	89 ad       	ldd	r24, Y+57	; 0x39
    2b36:	88 2f       	mov	r24, r24
    2b38:	90 e0       	ldi	r25, 0x00	; 0
    2b3a:	84 70       	andi	r24, 0x04	; 4
    2b3c:	90 70       	andi	r25, 0x00	; 0
    2b3e:	95 95       	asr	r25
    2b40:	87 95       	ror	r24
    2b42:	95 95       	asr	r25
    2b44:	87 95       	ror	r24
    2b46:	98 2f       	mov	r25, r24
    2b48:	83 e0       	ldi	r24, 0x03	; 3
    2b4a:	66 e0       	ldi	r22, 0x06	; 6
    2b4c:	49 2f       	mov	r20, r25
    2b4e:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(LowNibble , 3)) ;
    2b52:	89 ad       	ldd	r24, Y+57	; 0x39
    2b54:	88 2f       	mov	r24, r24
    2b56:	90 e0       	ldi	r25, 0x00	; 0
    2b58:	88 70       	andi	r24, 0x08	; 8
    2b5a:	90 70       	andi	r25, 0x00	; 0
    2b5c:	95 95       	asr	r25
    2b5e:	87 95       	ror	r24
    2b60:	95 95       	asr	r25
    2b62:	87 95       	ror	r24
    2b64:	95 95       	asr	r25
    2b66:	87 95       	ror	r24
    2b68:	98 2f       	mov	r25, r24
    2b6a:	83 e0       	ldi	r24, 0x03	; 3
    2b6c:	67 e0       	ldi	r22, 0x07	; 7
    2b6e:	49 2f       	mov	r20, r25
    2b70:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    2b74:	83 e0       	ldi	r24, 0x03	; 3
    2b76:	62 e0       	ldi	r22, 0x02	; 2
    2b78:	41 e0       	ldi	r20, 0x01	; 1
    2b7a:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2b7e:	80 e0       	ldi	r24, 0x00	; 0
    2b80:	90 e0       	ldi	r25, 0x00	; 0
    2b82:	a0 e8       	ldi	r26, 0x80	; 128
    2b84:	bf e3       	ldi	r27, 0x3F	; 63
    2b86:	89 8f       	std	Y+25, r24	; 0x19
    2b88:	9a 8f       	std	Y+26, r25	; 0x1a
    2b8a:	ab 8f       	std	Y+27, r26	; 0x1b
    2b8c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b8e:	69 8d       	ldd	r22, Y+25	; 0x19
    2b90:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b92:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b94:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b96:	20 e0       	ldi	r18, 0x00	; 0
    2b98:	30 e0       	ldi	r19, 0x00	; 0
    2b9a:	4a ef       	ldi	r20, 0xFA	; 250
    2b9c:	54 e4       	ldi	r21, 0x44	; 68
    2b9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ba2:	dc 01       	movw	r26, r24
    2ba4:	cb 01       	movw	r24, r22
    2ba6:	8d 8b       	std	Y+21, r24	; 0x15
    2ba8:	9e 8b       	std	Y+22, r25	; 0x16
    2baa:	af 8b       	std	Y+23, r26	; 0x17
    2bac:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2bae:	6d 89       	ldd	r22, Y+21	; 0x15
    2bb0:	7e 89       	ldd	r23, Y+22	; 0x16
    2bb2:	8f 89       	ldd	r24, Y+23	; 0x17
    2bb4:	98 8d       	ldd	r25, Y+24	; 0x18
    2bb6:	20 e0       	ldi	r18, 0x00	; 0
    2bb8:	30 e0       	ldi	r19, 0x00	; 0
    2bba:	40 e8       	ldi	r20, 0x80	; 128
    2bbc:	5f e3       	ldi	r21, 0x3F	; 63
    2bbe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2bc2:	88 23       	and	r24, r24
    2bc4:	2c f4       	brge	.+10     	; 0x2bd0 <LCD_WriteCmd+0x358>
		__ticks = 1;
    2bc6:	81 e0       	ldi	r24, 0x01	; 1
    2bc8:	90 e0       	ldi	r25, 0x00	; 0
    2bca:	9c 8b       	std	Y+20, r25	; 0x14
    2bcc:	8b 8b       	std	Y+19, r24	; 0x13
    2bce:	3f c0       	rjmp	.+126    	; 0x2c4e <LCD_WriteCmd+0x3d6>
	else if (__tmp > 65535)
    2bd0:	6d 89       	ldd	r22, Y+21	; 0x15
    2bd2:	7e 89       	ldd	r23, Y+22	; 0x16
    2bd4:	8f 89       	ldd	r24, Y+23	; 0x17
    2bd6:	98 8d       	ldd	r25, Y+24	; 0x18
    2bd8:	20 e0       	ldi	r18, 0x00	; 0
    2bda:	3f ef       	ldi	r19, 0xFF	; 255
    2bdc:	4f e7       	ldi	r20, 0x7F	; 127
    2bde:	57 e4       	ldi	r21, 0x47	; 71
    2be0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2be4:	18 16       	cp	r1, r24
    2be6:	4c f5       	brge	.+82     	; 0x2c3a <LCD_WriteCmd+0x3c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2be8:	69 8d       	ldd	r22, Y+25	; 0x19
    2bea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2bec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2bee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2bf0:	20 e0       	ldi	r18, 0x00	; 0
    2bf2:	30 e0       	ldi	r19, 0x00	; 0
    2bf4:	40 e2       	ldi	r20, 0x20	; 32
    2bf6:	51 e4       	ldi	r21, 0x41	; 65
    2bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bfc:	dc 01       	movw	r26, r24
    2bfe:	cb 01       	movw	r24, r22
    2c00:	bc 01       	movw	r22, r24
    2c02:	cd 01       	movw	r24, r26
    2c04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c08:	dc 01       	movw	r26, r24
    2c0a:	cb 01       	movw	r24, r22
    2c0c:	9c 8b       	std	Y+20, r25	; 0x14
    2c0e:	8b 8b       	std	Y+19, r24	; 0x13
    2c10:	0f c0       	rjmp	.+30     	; 0x2c30 <LCD_WriteCmd+0x3b8>
    2c12:	88 ec       	ldi	r24, 0xC8	; 200
    2c14:	90 e0       	ldi	r25, 0x00	; 0
    2c16:	9a 8b       	std	Y+18, r25	; 0x12
    2c18:	89 8b       	std	Y+17, r24	; 0x11
    2c1a:	89 89       	ldd	r24, Y+17	; 0x11
    2c1c:	9a 89       	ldd	r25, Y+18	; 0x12
    2c1e:	01 97       	sbiw	r24, 0x01	; 1
    2c20:	f1 f7       	brne	.-4      	; 0x2c1e <LCD_WriteCmd+0x3a6>
    2c22:	9a 8b       	std	Y+18, r25	; 0x12
    2c24:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c26:	8b 89       	ldd	r24, Y+19	; 0x13
    2c28:	9c 89       	ldd	r25, Y+20	; 0x14
    2c2a:	01 97       	sbiw	r24, 0x01	; 1
    2c2c:	9c 8b       	std	Y+20, r25	; 0x14
    2c2e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c30:	8b 89       	ldd	r24, Y+19	; 0x13
    2c32:	9c 89       	ldd	r25, Y+20	; 0x14
    2c34:	00 97       	sbiw	r24, 0x00	; 0
    2c36:	69 f7       	brne	.-38     	; 0x2c12 <LCD_WriteCmd+0x39a>
    2c38:	14 c0       	rjmp	.+40     	; 0x2c62 <LCD_WriteCmd+0x3ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c3a:	6d 89       	ldd	r22, Y+21	; 0x15
    2c3c:	7e 89       	ldd	r23, Y+22	; 0x16
    2c3e:	8f 89       	ldd	r24, Y+23	; 0x17
    2c40:	98 8d       	ldd	r25, Y+24	; 0x18
    2c42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c46:	dc 01       	movw	r26, r24
    2c48:	cb 01       	movw	r24, r22
    2c4a:	9c 8b       	std	Y+20, r25	; 0x14
    2c4c:	8b 8b       	std	Y+19, r24	; 0x13
    2c4e:	8b 89       	ldd	r24, Y+19	; 0x13
    2c50:	9c 89       	ldd	r25, Y+20	; 0x14
    2c52:	98 8b       	std	Y+16, r25	; 0x10
    2c54:	8f 87       	std	Y+15, r24	; 0x0f
    2c56:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c58:	98 89       	ldd	r25, Y+16	; 0x10
    2c5a:	01 97       	sbiw	r24, 0x01	; 1
    2c5c:	f1 f7       	brne	.-4      	; 0x2c5a <LCD_WriteCmd+0x3e2>
    2c5e:	98 8b       	std	Y+16, r25	; 0x10
    2c60:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    2c62:	83 e0       	ldi	r24, 0x03	; 3
    2c64:	62 e0       	ldi	r22, 0x02	; 2
    2c66:	40 e0       	ldi	r20, 0x00	; 0
    2c68:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
    2c6c:	80 e0       	ldi	r24, 0x00	; 0
    2c6e:	90 e0       	ldi	r25, 0x00	; 0
    2c70:	a0 e8       	ldi	r26, 0x80	; 128
    2c72:	bf e3       	ldi	r27, 0x3F	; 63
    2c74:	8b 87       	std	Y+11, r24	; 0x0b
    2c76:	9c 87       	std	Y+12, r25	; 0x0c
    2c78:	ad 87       	std	Y+13, r26	; 0x0d
    2c7a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c7c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c7e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c80:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c82:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c84:	20 e0       	ldi	r18, 0x00	; 0
    2c86:	30 e0       	ldi	r19, 0x00	; 0
    2c88:	4a ef       	ldi	r20, 0xFA	; 250
    2c8a:	54 e4       	ldi	r21, 0x44	; 68
    2c8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c90:	dc 01       	movw	r26, r24
    2c92:	cb 01       	movw	r24, r22
    2c94:	8f 83       	std	Y+7, r24	; 0x07
    2c96:	98 87       	std	Y+8, r25	; 0x08
    2c98:	a9 87       	std	Y+9, r26	; 0x09
    2c9a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2c9c:	6f 81       	ldd	r22, Y+7	; 0x07
    2c9e:	78 85       	ldd	r23, Y+8	; 0x08
    2ca0:	89 85       	ldd	r24, Y+9	; 0x09
    2ca2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ca4:	20 e0       	ldi	r18, 0x00	; 0
    2ca6:	30 e0       	ldi	r19, 0x00	; 0
    2ca8:	40 e8       	ldi	r20, 0x80	; 128
    2caa:	5f e3       	ldi	r21, 0x3F	; 63
    2cac:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2cb0:	88 23       	and	r24, r24
    2cb2:	2c f4       	brge	.+10     	; 0x2cbe <LCD_WriteCmd+0x446>
		__ticks = 1;
    2cb4:	81 e0       	ldi	r24, 0x01	; 1
    2cb6:	90 e0       	ldi	r25, 0x00	; 0
    2cb8:	9e 83       	std	Y+6, r25	; 0x06
    2cba:	8d 83       	std	Y+5, r24	; 0x05
    2cbc:	3f c0       	rjmp	.+126    	; 0x2d3c <LCD_WriteCmd+0x4c4>
	else if (__tmp > 65535)
    2cbe:	6f 81       	ldd	r22, Y+7	; 0x07
    2cc0:	78 85       	ldd	r23, Y+8	; 0x08
    2cc2:	89 85       	ldd	r24, Y+9	; 0x09
    2cc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cc6:	20 e0       	ldi	r18, 0x00	; 0
    2cc8:	3f ef       	ldi	r19, 0xFF	; 255
    2cca:	4f e7       	ldi	r20, 0x7F	; 127
    2ccc:	57 e4       	ldi	r21, 0x47	; 71
    2cce:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2cd2:	18 16       	cp	r1, r24
    2cd4:	4c f5       	brge	.+82     	; 0x2d28 <LCD_WriteCmd+0x4b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cd6:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cd8:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cda:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cdc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cde:	20 e0       	ldi	r18, 0x00	; 0
    2ce0:	30 e0       	ldi	r19, 0x00	; 0
    2ce2:	40 e2       	ldi	r20, 0x20	; 32
    2ce4:	51 e4       	ldi	r21, 0x41	; 65
    2ce6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cea:	dc 01       	movw	r26, r24
    2cec:	cb 01       	movw	r24, r22
    2cee:	bc 01       	movw	r22, r24
    2cf0:	cd 01       	movw	r24, r26
    2cf2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cf6:	dc 01       	movw	r26, r24
    2cf8:	cb 01       	movw	r24, r22
    2cfa:	9e 83       	std	Y+6, r25	; 0x06
    2cfc:	8d 83       	std	Y+5, r24	; 0x05
    2cfe:	0f c0       	rjmp	.+30     	; 0x2d1e <LCD_WriteCmd+0x4a6>
    2d00:	88 ec       	ldi	r24, 0xC8	; 200
    2d02:	90 e0       	ldi	r25, 0x00	; 0
    2d04:	9c 83       	std	Y+4, r25	; 0x04
    2d06:	8b 83       	std	Y+3, r24	; 0x03
    2d08:	8b 81       	ldd	r24, Y+3	; 0x03
    2d0a:	9c 81       	ldd	r25, Y+4	; 0x04
    2d0c:	01 97       	sbiw	r24, 0x01	; 1
    2d0e:	f1 f7       	brne	.-4      	; 0x2d0c <LCD_WriteCmd+0x494>
    2d10:	9c 83       	std	Y+4, r25	; 0x04
    2d12:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d14:	8d 81       	ldd	r24, Y+5	; 0x05
    2d16:	9e 81       	ldd	r25, Y+6	; 0x06
    2d18:	01 97       	sbiw	r24, 0x01	; 1
    2d1a:	9e 83       	std	Y+6, r25	; 0x06
    2d1c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d1e:	8d 81       	ldd	r24, Y+5	; 0x05
    2d20:	9e 81       	ldd	r25, Y+6	; 0x06
    2d22:	00 97       	sbiw	r24, 0x00	; 0
    2d24:	69 f7       	brne	.-38     	; 0x2d00 <LCD_WriteCmd+0x488>
    2d26:	14 c0       	rjmp	.+40     	; 0x2d50 <LCD_WriteCmd+0x4d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d28:	6f 81       	ldd	r22, Y+7	; 0x07
    2d2a:	78 85       	ldd	r23, Y+8	; 0x08
    2d2c:	89 85       	ldd	r24, Y+9	; 0x09
    2d2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d34:	dc 01       	movw	r26, r24
    2d36:	cb 01       	movw	r24, r22
    2d38:	9e 83       	std	Y+6, r25	; 0x06
    2d3a:	8d 83       	std	Y+5, r24	; 0x05
    2d3c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d3e:	9e 81       	ldd	r25, Y+6	; 0x06
    2d40:	9a 83       	std	Y+2, r25	; 0x02
    2d42:	89 83       	std	Y+1, r24	; 0x01
    2d44:	89 81       	ldd	r24, Y+1	; 0x01
    2d46:	9a 81       	ldd	r25, Y+2	; 0x02
    2d48:	01 97       	sbiw	r24, 0x01	; 1
    2d4a:	f1 f7       	brne	.-4      	; 0x2d48 <LCD_WriteCmd+0x4d0>
    2d4c:	9a 83       	std	Y+2, r25	; 0x02
    2d4e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (1) ;
#endif
}
    2d50:	eb 96       	adiw	r28, 0x3b	; 59
    2d52:	0f b6       	in	r0, 0x3f	; 63
    2d54:	f8 94       	cli
    2d56:	de bf       	out	0x3e, r29	; 62
    2d58:	0f be       	out	0x3f, r0	; 63
    2d5a:	cd bf       	out	0x3d, r28	; 61
    2d5c:	cf 91       	pop	r28
    2d5e:	df 91       	pop	r29
    2d60:	08 95       	ret

00002d62 <LCD_WriteString>:

void LCD_WriteString (u8 str [])
{
    2d62:	df 93       	push	r29
    2d64:	cf 93       	push	r28
    2d66:	00 d0       	rcall	.+0      	; 0x2d68 <LCD_WriteString+0x6>
    2d68:	0f 92       	push	r0
    2d6a:	cd b7       	in	r28, 0x3d	; 61
    2d6c:	de b7       	in	r29, 0x3e	; 62
    2d6e:	9b 83       	std	Y+3, r25	; 0x03
    2d70:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0 ;
    2d72:	19 82       	std	Y+1, r1	; 0x01
    2d74:	0e c0       	rjmp	.+28     	; 0x2d92 <LCD_WriteString+0x30>
	while (str [i] != '\0')
	{
		LCD_WriteData(str [i]) ;
    2d76:	89 81       	ldd	r24, Y+1	; 0x01
    2d78:	28 2f       	mov	r18, r24
    2d7a:	30 e0       	ldi	r19, 0x00	; 0
    2d7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2d7e:	9b 81       	ldd	r25, Y+3	; 0x03
    2d80:	fc 01       	movw	r30, r24
    2d82:	e2 0f       	add	r30, r18
    2d84:	f3 1f       	adc	r31, r19
    2d86:	80 81       	ld	r24, Z
    2d88:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>
		i ++ ;
    2d8c:	89 81       	ldd	r24, Y+1	; 0x01
    2d8e:	8f 5f       	subi	r24, 0xFF	; 255
    2d90:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_WriteString (u8 str [])
{
	u8 i = 0 ;
	while (str [i] != '\0')
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
    2d94:	28 2f       	mov	r18, r24
    2d96:	30 e0       	ldi	r19, 0x00	; 0
    2d98:	8a 81       	ldd	r24, Y+2	; 0x02
    2d9a:	9b 81       	ldd	r25, Y+3	; 0x03
    2d9c:	fc 01       	movw	r30, r24
    2d9e:	e2 0f       	add	r30, r18
    2da0:	f3 1f       	adc	r31, r19
    2da2:	80 81       	ld	r24, Z
    2da4:	88 23       	and	r24, r24
    2da6:	39 f7       	brne	.-50     	; 0x2d76 <LCD_WriteString+0x14>
	{
		LCD_WriteData(str [i]) ;
		i ++ ;
	}
}
    2da8:	0f 90       	pop	r0
    2daa:	0f 90       	pop	r0
    2dac:	0f 90       	pop	r0
    2dae:	cf 91       	pop	r28
    2db0:	df 91       	pop	r29
    2db2:	08 95       	ret

00002db4 <LCD_Clear_Display>:

void LCD_Clear_Display (void)
{
    2db4:	df 93       	push	r29
    2db6:	cf 93       	push	r28
    2db8:	cd b7       	in	r28, 0x3d	; 61
    2dba:	de b7       	in	r29, 0x3e	; 62
    2dbc:	2e 97       	sbiw	r28, 0x0e	; 14
    2dbe:	0f b6       	in	r0, 0x3f	; 63
    2dc0:	f8 94       	cli
    2dc2:	de bf       	out	0x3e, r29	; 62
    2dc4:	0f be       	out	0x3f, r0	; 63
    2dc6:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd(0x01) ;
    2dc8:	81 e0       	ldi	r24, 0x01	; 1
    2dca:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    2dce:	80 e0       	ldi	r24, 0x00	; 0
    2dd0:	90 e0       	ldi	r25, 0x00	; 0
    2dd2:	a0 ea       	ldi	r26, 0xA0	; 160
    2dd4:	b0 e4       	ldi	r27, 0x40	; 64
    2dd6:	8b 87       	std	Y+11, r24	; 0x0b
    2dd8:	9c 87       	std	Y+12, r25	; 0x0c
    2dda:	ad 87       	std	Y+13, r26	; 0x0d
    2ddc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2dde:	6b 85       	ldd	r22, Y+11	; 0x0b
    2de0:	7c 85       	ldd	r23, Y+12	; 0x0c
    2de2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2de4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2de6:	20 e0       	ldi	r18, 0x00	; 0
    2de8:	30 e0       	ldi	r19, 0x00	; 0
    2dea:	4a ef       	ldi	r20, 0xFA	; 250
    2dec:	54 e4       	ldi	r21, 0x44	; 68
    2dee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2df2:	dc 01       	movw	r26, r24
    2df4:	cb 01       	movw	r24, r22
    2df6:	8f 83       	std	Y+7, r24	; 0x07
    2df8:	98 87       	std	Y+8, r25	; 0x08
    2dfa:	a9 87       	std	Y+9, r26	; 0x09
    2dfc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2dfe:	6f 81       	ldd	r22, Y+7	; 0x07
    2e00:	78 85       	ldd	r23, Y+8	; 0x08
    2e02:	89 85       	ldd	r24, Y+9	; 0x09
    2e04:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e06:	20 e0       	ldi	r18, 0x00	; 0
    2e08:	30 e0       	ldi	r19, 0x00	; 0
    2e0a:	40 e8       	ldi	r20, 0x80	; 128
    2e0c:	5f e3       	ldi	r21, 0x3F	; 63
    2e0e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e12:	88 23       	and	r24, r24
    2e14:	2c f4       	brge	.+10     	; 0x2e20 <LCD_Clear_Display+0x6c>
		__ticks = 1;
    2e16:	81 e0       	ldi	r24, 0x01	; 1
    2e18:	90 e0       	ldi	r25, 0x00	; 0
    2e1a:	9e 83       	std	Y+6, r25	; 0x06
    2e1c:	8d 83       	std	Y+5, r24	; 0x05
    2e1e:	3f c0       	rjmp	.+126    	; 0x2e9e <LCD_Clear_Display+0xea>
	else if (__tmp > 65535)
    2e20:	6f 81       	ldd	r22, Y+7	; 0x07
    2e22:	78 85       	ldd	r23, Y+8	; 0x08
    2e24:	89 85       	ldd	r24, Y+9	; 0x09
    2e26:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e28:	20 e0       	ldi	r18, 0x00	; 0
    2e2a:	3f ef       	ldi	r19, 0xFF	; 255
    2e2c:	4f e7       	ldi	r20, 0x7F	; 127
    2e2e:	57 e4       	ldi	r21, 0x47	; 71
    2e30:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e34:	18 16       	cp	r1, r24
    2e36:	4c f5       	brge	.+82     	; 0x2e8a <LCD_Clear_Display+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e38:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e3a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e3c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e3e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e40:	20 e0       	ldi	r18, 0x00	; 0
    2e42:	30 e0       	ldi	r19, 0x00	; 0
    2e44:	40 e2       	ldi	r20, 0x20	; 32
    2e46:	51 e4       	ldi	r21, 0x41	; 65
    2e48:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e4c:	dc 01       	movw	r26, r24
    2e4e:	cb 01       	movw	r24, r22
    2e50:	bc 01       	movw	r22, r24
    2e52:	cd 01       	movw	r24, r26
    2e54:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e58:	dc 01       	movw	r26, r24
    2e5a:	cb 01       	movw	r24, r22
    2e5c:	9e 83       	std	Y+6, r25	; 0x06
    2e5e:	8d 83       	std	Y+5, r24	; 0x05
    2e60:	0f c0       	rjmp	.+30     	; 0x2e80 <LCD_Clear_Display+0xcc>
    2e62:	88 ec       	ldi	r24, 0xC8	; 200
    2e64:	90 e0       	ldi	r25, 0x00	; 0
    2e66:	9c 83       	std	Y+4, r25	; 0x04
    2e68:	8b 83       	std	Y+3, r24	; 0x03
    2e6a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e6c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e6e:	01 97       	sbiw	r24, 0x01	; 1
    2e70:	f1 f7       	brne	.-4      	; 0x2e6e <LCD_Clear_Display+0xba>
    2e72:	9c 83       	std	Y+4, r25	; 0x04
    2e74:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e76:	8d 81       	ldd	r24, Y+5	; 0x05
    2e78:	9e 81       	ldd	r25, Y+6	; 0x06
    2e7a:	01 97       	sbiw	r24, 0x01	; 1
    2e7c:	9e 83       	std	Y+6, r25	; 0x06
    2e7e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e80:	8d 81       	ldd	r24, Y+5	; 0x05
    2e82:	9e 81       	ldd	r25, Y+6	; 0x06
    2e84:	00 97       	sbiw	r24, 0x00	; 0
    2e86:	69 f7       	brne	.-38     	; 0x2e62 <LCD_Clear_Display+0xae>
    2e88:	14 c0       	rjmp	.+40     	; 0x2eb2 <LCD_Clear_Display+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e8a:	6f 81       	ldd	r22, Y+7	; 0x07
    2e8c:	78 85       	ldd	r23, Y+8	; 0x08
    2e8e:	89 85       	ldd	r24, Y+9	; 0x09
    2e90:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e92:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e96:	dc 01       	movw	r26, r24
    2e98:	cb 01       	movw	r24, r22
    2e9a:	9e 83       	std	Y+6, r25	; 0x06
    2e9c:	8d 83       	std	Y+5, r24	; 0x05
    2e9e:	8d 81       	ldd	r24, Y+5	; 0x05
    2ea0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ea2:	9a 83       	std	Y+2, r25	; 0x02
    2ea4:	89 83       	std	Y+1, r24	; 0x01
    2ea6:	89 81       	ldd	r24, Y+1	; 0x01
    2ea8:	9a 81       	ldd	r25, Y+2	; 0x02
    2eaa:	01 97       	sbiw	r24, 0x01	; 1
    2eac:	f1 f7       	brne	.-4      	; 0x2eaa <LCD_Clear_Display+0xf6>
    2eae:	9a 83       	std	Y+2, r25	; 0x02
    2eb0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5) ;
}
    2eb2:	2e 96       	adiw	r28, 0x0e	; 14
    2eb4:	0f b6       	in	r0, 0x3f	; 63
    2eb6:	f8 94       	cli
    2eb8:	de bf       	out	0x3e, r29	; 62
    2eba:	0f be       	out	0x3f, r0	; 63
    2ebc:	cd bf       	out	0x3d, r28	; 61
    2ebe:	cf 91       	pop	r28
    2ec0:	df 91       	pop	r29
    2ec2:	08 95       	ret

00002ec4 <LCD_ShiftLeft>:

void LCD_ShiftLeft (void)
{
    2ec4:	df 93       	push	r29
    2ec6:	cf 93       	push	r28
    2ec8:	cd b7       	in	r28, 0x3d	; 61
    2eca:	de b7       	in	r29, 0x3e	; 62
    2ecc:	2e 97       	sbiw	r28, 0x0e	; 14
    2ece:	0f b6       	in	r0, 0x3f	; 63
    2ed0:	f8 94       	cli
    2ed2:	de bf       	out	0x3e, r29	; 62
    2ed4:	0f be       	out	0x3f, r0	; 63
    2ed6:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd(0x18) ;
    2ed8:	88 e1       	ldi	r24, 0x18	; 24
    2eda:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    2ede:	80 e0       	ldi	r24, 0x00	; 0
    2ee0:	90 e0       	ldi	r25, 0x00	; 0
    2ee2:	a0 e8       	ldi	r26, 0x80	; 128
    2ee4:	bf e3       	ldi	r27, 0x3F	; 63
    2ee6:	8b 87       	std	Y+11, r24	; 0x0b
    2ee8:	9c 87       	std	Y+12, r25	; 0x0c
    2eea:	ad 87       	std	Y+13, r26	; 0x0d
    2eec:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2eee:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ef0:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ef2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ef4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ef6:	20 e0       	ldi	r18, 0x00	; 0
    2ef8:	30 e0       	ldi	r19, 0x00	; 0
    2efa:	4a ef       	ldi	r20, 0xFA	; 250
    2efc:	54 e4       	ldi	r21, 0x44	; 68
    2efe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f02:	dc 01       	movw	r26, r24
    2f04:	cb 01       	movw	r24, r22
    2f06:	8f 83       	std	Y+7, r24	; 0x07
    2f08:	98 87       	std	Y+8, r25	; 0x08
    2f0a:	a9 87       	std	Y+9, r26	; 0x09
    2f0c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2f0e:	6f 81       	ldd	r22, Y+7	; 0x07
    2f10:	78 85       	ldd	r23, Y+8	; 0x08
    2f12:	89 85       	ldd	r24, Y+9	; 0x09
    2f14:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f16:	20 e0       	ldi	r18, 0x00	; 0
    2f18:	30 e0       	ldi	r19, 0x00	; 0
    2f1a:	40 e8       	ldi	r20, 0x80	; 128
    2f1c:	5f e3       	ldi	r21, 0x3F	; 63
    2f1e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2f22:	88 23       	and	r24, r24
    2f24:	2c f4       	brge	.+10     	; 0x2f30 <LCD_ShiftLeft+0x6c>
		__ticks = 1;
    2f26:	81 e0       	ldi	r24, 0x01	; 1
    2f28:	90 e0       	ldi	r25, 0x00	; 0
    2f2a:	9e 83       	std	Y+6, r25	; 0x06
    2f2c:	8d 83       	std	Y+5, r24	; 0x05
    2f2e:	3f c0       	rjmp	.+126    	; 0x2fae <LCD_ShiftLeft+0xea>
	else if (__tmp > 65535)
    2f30:	6f 81       	ldd	r22, Y+7	; 0x07
    2f32:	78 85       	ldd	r23, Y+8	; 0x08
    2f34:	89 85       	ldd	r24, Y+9	; 0x09
    2f36:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f38:	20 e0       	ldi	r18, 0x00	; 0
    2f3a:	3f ef       	ldi	r19, 0xFF	; 255
    2f3c:	4f e7       	ldi	r20, 0x7F	; 127
    2f3e:	57 e4       	ldi	r21, 0x47	; 71
    2f40:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2f44:	18 16       	cp	r1, r24
    2f46:	4c f5       	brge	.+82     	; 0x2f9a <LCD_ShiftLeft+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f48:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f4a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f4c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f4e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f50:	20 e0       	ldi	r18, 0x00	; 0
    2f52:	30 e0       	ldi	r19, 0x00	; 0
    2f54:	40 e2       	ldi	r20, 0x20	; 32
    2f56:	51 e4       	ldi	r21, 0x41	; 65
    2f58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f5c:	dc 01       	movw	r26, r24
    2f5e:	cb 01       	movw	r24, r22
    2f60:	bc 01       	movw	r22, r24
    2f62:	cd 01       	movw	r24, r26
    2f64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f68:	dc 01       	movw	r26, r24
    2f6a:	cb 01       	movw	r24, r22
    2f6c:	9e 83       	std	Y+6, r25	; 0x06
    2f6e:	8d 83       	std	Y+5, r24	; 0x05
    2f70:	0f c0       	rjmp	.+30     	; 0x2f90 <LCD_ShiftLeft+0xcc>
    2f72:	88 ec       	ldi	r24, 0xC8	; 200
    2f74:	90 e0       	ldi	r25, 0x00	; 0
    2f76:	9c 83       	std	Y+4, r25	; 0x04
    2f78:	8b 83       	std	Y+3, r24	; 0x03
    2f7a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f7c:	9c 81       	ldd	r25, Y+4	; 0x04
    2f7e:	01 97       	sbiw	r24, 0x01	; 1
    2f80:	f1 f7       	brne	.-4      	; 0x2f7e <LCD_ShiftLeft+0xba>
    2f82:	9c 83       	std	Y+4, r25	; 0x04
    2f84:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f86:	8d 81       	ldd	r24, Y+5	; 0x05
    2f88:	9e 81       	ldd	r25, Y+6	; 0x06
    2f8a:	01 97       	sbiw	r24, 0x01	; 1
    2f8c:	9e 83       	std	Y+6, r25	; 0x06
    2f8e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f90:	8d 81       	ldd	r24, Y+5	; 0x05
    2f92:	9e 81       	ldd	r25, Y+6	; 0x06
    2f94:	00 97       	sbiw	r24, 0x00	; 0
    2f96:	69 f7       	brne	.-38     	; 0x2f72 <LCD_ShiftLeft+0xae>
    2f98:	14 c0       	rjmp	.+40     	; 0x2fc2 <LCD_ShiftLeft+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f9a:	6f 81       	ldd	r22, Y+7	; 0x07
    2f9c:	78 85       	ldd	r23, Y+8	; 0x08
    2f9e:	89 85       	ldd	r24, Y+9	; 0x09
    2fa0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2fa2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fa6:	dc 01       	movw	r26, r24
    2fa8:	cb 01       	movw	r24, r22
    2faa:	9e 83       	std	Y+6, r25	; 0x06
    2fac:	8d 83       	std	Y+5, r24	; 0x05
    2fae:	8d 81       	ldd	r24, Y+5	; 0x05
    2fb0:	9e 81       	ldd	r25, Y+6	; 0x06
    2fb2:	9a 83       	std	Y+2, r25	; 0x02
    2fb4:	89 83       	std	Y+1, r24	; 0x01
    2fb6:	89 81       	ldd	r24, Y+1	; 0x01
    2fb8:	9a 81       	ldd	r25, Y+2	; 0x02
    2fba:	01 97       	sbiw	r24, 0x01	; 1
    2fbc:	f1 f7       	brne	.-4      	; 0x2fba <LCD_ShiftLeft+0xf6>
    2fbe:	9a 83       	std	Y+2, r25	; 0x02
    2fc0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1) ;
}
    2fc2:	2e 96       	adiw	r28, 0x0e	; 14
    2fc4:	0f b6       	in	r0, 0x3f	; 63
    2fc6:	f8 94       	cli
    2fc8:	de bf       	out	0x3e, r29	; 62
    2fca:	0f be       	out	0x3f, r0	; 63
    2fcc:	cd bf       	out	0x3d, r28	; 61
    2fce:	cf 91       	pop	r28
    2fd0:	df 91       	pop	r29
    2fd2:	08 95       	ret

00002fd4 <LCD_ShiftRight>:
void LCD_ShiftRight (void)
{
    2fd4:	df 93       	push	r29
    2fd6:	cf 93       	push	r28
    2fd8:	cd b7       	in	r28, 0x3d	; 61
    2fda:	de b7       	in	r29, 0x3e	; 62
    2fdc:	2e 97       	sbiw	r28, 0x0e	; 14
    2fde:	0f b6       	in	r0, 0x3f	; 63
    2fe0:	f8 94       	cli
    2fe2:	de bf       	out	0x3e, r29	; 62
    2fe4:	0f be       	out	0x3f, r0	; 63
    2fe6:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd(0x1C) ;
    2fe8:	8c e1       	ldi	r24, 0x1C	; 28
    2fea:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
    2fee:	80 e0       	ldi	r24, 0x00	; 0
    2ff0:	90 e0       	ldi	r25, 0x00	; 0
    2ff2:	a0 e8       	ldi	r26, 0x80	; 128
    2ff4:	bf e3       	ldi	r27, 0x3F	; 63
    2ff6:	8b 87       	std	Y+11, r24	; 0x0b
    2ff8:	9c 87       	std	Y+12, r25	; 0x0c
    2ffa:	ad 87       	std	Y+13, r26	; 0x0d
    2ffc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ffe:	6b 85       	ldd	r22, Y+11	; 0x0b
    3000:	7c 85       	ldd	r23, Y+12	; 0x0c
    3002:	8d 85       	ldd	r24, Y+13	; 0x0d
    3004:	9e 85       	ldd	r25, Y+14	; 0x0e
    3006:	20 e0       	ldi	r18, 0x00	; 0
    3008:	30 e0       	ldi	r19, 0x00	; 0
    300a:	4a ef       	ldi	r20, 0xFA	; 250
    300c:	54 e4       	ldi	r21, 0x44	; 68
    300e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3012:	dc 01       	movw	r26, r24
    3014:	cb 01       	movw	r24, r22
    3016:	8f 83       	std	Y+7, r24	; 0x07
    3018:	98 87       	std	Y+8, r25	; 0x08
    301a:	a9 87       	std	Y+9, r26	; 0x09
    301c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    301e:	6f 81       	ldd	r22, Y+7	; 0x07
    3020:	78 85       	ldd	r23, Y+8	; 0x08
    3022:	89 85       	ldd	r24, Y+9	; 0x09
    3024:	9a 85       	ldd	r25, Y+10	; 0x0a
    3026:	20 e0       	ldi	r18, 0x00	; 0
    3028:	30 e0       	ldi	r19, 0x00	; 0
    302a:	40 e8       	ldi	r20, 0x80	; 128
    302c:	5f e3       	ldi	r21, 0x3F	; 63
    302e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3032:	88 23       	and	r24, r24
    3034:	2c f4       	brge	.+10     	; 0x3040 <LCD_ShiftRight+0x6c>
		__ticks = 1;
    3036:	81 e0       	ldi	r24, 0x01	; 1
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	9e 83       	std	Y+6, r25	; 0x06
    303c:	8d 83       	std	Y+5, r24	; 0x05
    303e:	3f c0       	rjmp	.+126    	; 0x30be <LCD_ShiftRight+0xea>
	else if (__tmp > 65535)
    3040:	6f 81       	ldd	r22, Y+7	; 0x07
    3042:	78 85       	ldd	r23, Y+8	; 0x08
    3044:	89 85       	ldd	r24, Y+9	; 0x09
    3046:	9a 85       	ldd	r25, Y+10	; 0x0a
    3048:	20 e0       	ldi	r18, 0x00	; 0
    304a:	3f ef       	ldi	r19, 0xFF	; 255
    304c:	4f e7       	ldi	r20, 0x7F	; 127
    304e:	57 e4       	ldi	r21, 0x47	; 71
    3050:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3054:	18 16       	cp	r1, r24
    3056:	4c f5       	brge	.+82     	; 0x30aa <LCD_ShiftRight+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3058:	6b 85       	ldd	r22, Y+11	; 0x0b
    305a:	7c 85       	ldd	r23, Y+12	; 0x0c
    305c:	8d 85       	ldd	r24, Y+13	; 0x0d
    305e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3060:	20 e0       	ldi	r18, 0x00	; 0
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	40 e2       	ldi	r20, 0x20	; 32
    3066:	51 e4       	ldi	r21, 0x41	; 65
    3068:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    306c:	dc 01       	movw	r26, r24
    306e:	cb 01       	movw	r24, r22
    3070:	bc 01       	movw	r22, r24
    3072:	cd 01       	movw	r24, r26
    3074:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3078:	dc 01       	movw	r26, r24
    307a:	cb 01       	movw	r24, r22
    307c:	9e 83       	std	Y+6, r25	; 0x06
    307e:	8d 83       	std	Y+5, r24	; 0x05
    3080:	0f c0       	rjmp	.+30     	; 0x30a0 <LCD_ShiftRight+0xcc>
    3082:	88 ec       	ldi	r24, 0xC8	; 200
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	9c 83       	std	Y+4, r25	; 0x04
    3088:	8b 83       	std	Y+3, r24	; 0x03
    308a:	8b 81       	ldd	r24, Y+3	; 0x03
    308c:	9c 81       	ldd	r25, Y+4	; 0x04
    308e:	01 97       	sbiw	r24, 0x01	; 1
    3090:	f1 f7       	brne	.-4      	; 0x308e <LCD_ShiftRight+0xba>
    3092:	9c 83       	std	Y+4, r25	; 0x04
    3094:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3096:	8d 81       	ldd	r24, Y+5	; 0x05
    3098:	9e 81       	ldd	r25, Y+6	; 0x06
    309a:	01 97       	sbiw	r24, 0x01	; 1
    309c:	9e 83       	std	Y+6, r25	; 0x06
    309e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30a0:	8d 81       	ldd	r24, Y+5	; 0x05
    30a2:	9e 81       	ldd	r25, Y+6	; 0x06
    30a4:	00 97       	sbiw	r24, 0x00	; 0
    30a6:	69 f7       	brne	.-38     	; 0x3082 <LCD_ShiftRight+0xae>
    30a8:	14 c0       	rjmp	.+40     	; 0x30d2 <LCD_ShiftRight+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30aa:	6f 81       	ldd	r22, Y+7	; 0x07
    30ac:	78 85       	ldd	r23, Y+8	; 0x08
    30ae:	89 85       	ldd	r24, Y+9	; 0x09
    30b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    30b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30b6:	dc 01       	movw	r26, r24
    30b8:	cb 01       	movw	r24, r22
    30ba:	9e 83       	std	Y+6, r25	; 0x06
    30bc:	8d 83       	std	Y+5, r24	; 0x05
    30be:	8d 81       	ldd	r24, Y+5	; 0x05
    30c0:	9e 81       	ldd	r25, Y+6	; 0x06
    30c2:	9a 83       	std	Y+2, r25	; 0x02
    30c4:	89 83       	std	Y+1, r24	; 0x01
    30c6:	89 81       	ldd	r24, Y+1	; 0x01
    30c8:	9a 81       	ldd	r25, Y+2	; 0x02
    30ca:	01 97       	sbiw	r24, 0x01	; 1
    30cc:	f1 f7       	brne	.-4      	; 0x30ca <LCD_ShiftRight+0xf6>
    30ce:	9a 83       	std	Y+2, r25	; 0x02
    30d0:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1) ;
}
    30d2:	2e 96       	adiw	r28, 0x0e	; 14
    30d4:	0f b6       	in	r0, 0x3f	; 63
    30d6:	f8 94       	cli
    30d8:	de bf       	out	0x3e, r29	; 62
    30da:	0f be       	out	0x3f, r0	; 63
    30dc:	cd bf       	out	0x3d, r28	; 61
    30de:	cf 91       	pop	r28
    30e0:	df 91       	pop	r29
    30e2:	08 95       	ret

000030e4 <LCD_Move_Cursor>:
void LCD_Move_Cursor (u8 row , u8 col)
{
    30e4:	df 93       	push	r29
    30e6:	cf 93       	push	r28
    30e8:	00 d0       	rcall	.+0      	; 0x30ea <LCD_Move_Cursor+0x6>
    30ea:	0f 92       	push	r0
    30ec:	cd b7       	in	r28, 0x3d	; 61
    30ee:	de b7       	in	r29, 0x3e	; 62
    30f0:	8a 83       	std	Y+2, r24	; 0x02
    30f2:	6b 83       	std	Y+3, r22	; 0x03
	u8 AC = 0 ;
    30f4:	19 82       	std	Y+1, r1	; 0x01
	if (row == 0)
    30f6:	8a 81       	ldd	r24, Y+2	; 0x02
    30f8:	88 23       	and	r24, r24
    30fa:	19 f4       	brne	.+6      	; 0x3102 <LCD_Move_Cursor+0x1e>
	{
		AC = col ;
    30fc:	8b 81       	ldd	r24, Y+3	; 0x03
    30fe:	89 83       	std	Y+1, r24	; 0x01
    3100:	06 c0       	rjmp	.+12     	; 0x310e <LCD_Move_Cursor+0x2a>
	}
	else if (row == 1)
    3102:	8a 81       	ldd	r24, Y+2	; 0x02
    3104:	81 30       	cpi	r24, 0x01	; 1
    3106:	19 f4       	brne	.+6      	; 0x310e <LCD_Move_Cursor+0x2a>
	{
		AC = col+0x40 ;
    3108:	8b 81       	ldd	r24, Y+3	; 0x03
    310a:	80 5c       	subi	r24, 0xC0	; 192
    310c:	89 83       	std	Y+1, r24	; 0x01
	}
	LCD_WriteCmd(AC+0x80) ;
    310e:	89 81       	ldd	r24, Y+1	; 0x01
    3110:	80 58       	subi	r24, 0x80	; 128
    3112:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
}
    3116:	0f 90       	pop	r0
    3118:	0f 90       	pop	r0
    311a:	0f 90       	pop	r0
    311c:	cf 91       	pop	r28
    311e:	df 91       	pop	r29
    3120:	08 95       	ret

00003122 <LCD_DispalyCustomChar>:

void LCD_DispalyCustomChar (u8 Arr [] , u8 BlockNumber , u8 row , u8 col)
{
    3122:	df 93       	push	r29
    3124:	cf 93       	push	r28
    3126:	00 d0       	rcall	.+0      	; 0x3128 <LCD_DispalyCustomChar+0x6>
    3128:	00 d0       	rcall	.+0      	; 0x312a <LCD_DispalyCustomChar+0x8>
    312a:	00 d0       	rcall	.+0      	; 0x312c <LCD_DispalyCustomChar+0xa>
    312c:	cd b7       	in	r28, 0x3d	; 61
    312e:	de b7       	in	r29, 0x3e	; 62
    3130:	9b 83       	std	Y+3, r25	; 0x03
    3132:	8a 83       	std	Y+2, r24	; 0x02
    3134:	6c 83       	std	Y+4, r22	; 0x04
    3136:	4d 83       	std	Y+5, r20	; 0x05
    3138:	2e 83       	std	Y+6, r18	; 0x06
	u8 i ;
	LCD_WriteCmd(BlockNumber*8 + 0x40) ;
    313a:	8c 81       	ldd	r24, Y+4	; 0x04
    313c:	88 2f       	mov	r24, r24
    313e:	90 e0       	ldi	r25, 0x00	; 0
    3140:	08 96       	adiw	r24, 0x08	; 8
    3142:	88 0f       	add	r24, r24
    3144:	99 1f       	adc	r25, r25
    3146:	88 0f       	add	r24, r24
    3148:	99 1f       	adc	r25, r25
    314a:	88 0f       	add	r24, r24
    314c:	99 1f       	adc	r25, r25
    314e:	0e 94 3c 14 	call	0x2878	; 0x2878 <LCD_WriteCmd>
	for (i = 0 ; i < 8 ; i ++)
    3152:	19 82       	std	Y+1, r1	; 0x01
    3154:	0e c0       	rjmp	.+28     	; 0x3172 <LCD_DispalyCustomChar+0x50>
	{
		LCD_WriteData(Arr [i]) ;
    3156:	89 81       	ldd	r24, Y+1	; 0x01
    3158:	28 2f       	mov	r18, r24
    315a:	30 e0       	ldi	r19, 0x00	; 0
    315c:	8a 81       	ldd	r24, Y+2	; 0x02
    315e:	9b 81       	ldd	r25, Y+3	; 0x03
    3160:	fc 01       	movw	r30, r24
    3162:	e2 0f       	add	r30, r18
    3164:	f3 1f       	adc	r31, r19
    3166:	80 81       	ld	r24, Z
    3168:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>

void LCD_DispalyCustomChar (u8 Arr [] , u8 BlockNumber , u8 row , u8 col)
{
	u8 i ;
	LCD_WriteCmd(BlockNumber*8 + 0x40) ;
	for (i = 0 ; i < 8 ; i ++)
    316c:	89 81       	ldd	r24, Y+1	; 0x01
    316e:	8f 5f       	subi	r24, 0xFF	; 255
    3170:	89 83       	std	Y+1, r24	; 0x01
    3172:	89 81       	ldd	r24, Y+1	; 0x01
    3174:	88 30       	cpi	r24, 0x08	; 8
    3176:	78 f3       	brcs	.-34     	; 0x3156 <LCD_DispalyCustomChar+0x34>
	{
		LCD_WriteData(Arr [i]) ;
	}
	LCD_Move_Cursor(row, col) ;
    3178:	8d 81       	ldd	r24, Y+5	; 0x05
    317a:	6e 81       	ldd	r22, Y+6	; 0x06
    317c:	0e 94 72 18 	call	0x30e4	; 0x30e4 <LCD_Move_Cursor>
	LCD_WriteData(BlockNumber) ;
    3180:	8c 81       	ldd	r24, Y+4	; 0x04
    3182:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>
}
    3186:	26 96       	adiw	r28, 0x06	; 6
    3188:	0f b6       	in	r0, 0x3f	; 63
    318a:	f8 94       	cli
    318c:	de bf       	out	0x3e, r29	; 62
    318e:	0f be       	out	0x3f, r0	; 63
    3190:	cd bf       	out	0x3d, r28	; 61
    3192:	cf 91       	pop	r28
    3194:	df 91       	pop	r29
    3196:	08 95       	ret

00003198 <KP_Init>:
		{'9','6','3','='},
		{'/','*','-','+'}
};

void KP_Init       (u8 KP_Port )
{
    3198:	df 93       	push	r29
    319a:	cf 93       	push	r28
    319c:	0f 92       	push	r0
    319e:	cd b7       	in	r28, 0x3d	; 61
    31a0:	de b7       	in	r29, 0x3e	; 62
    31a2:	89 83       	std	Y+1, r24	; 0x01
	DIO_InitPort(KP_Port,0xf0);
    31a4:	89 81       	ldd	r24, Y+1	; 0x01
    31a6:	60 ef       	ldi	r22, 0xF0	; 240
    31a8:	0e 94 39 0b 	call	0x1672	; 0x1672 <DIO_InitPort>
	DIO_SetPortValue(KP_Port,0xff);
    31ac:	89 81       	ldd	r24, Y+1	; 0x01
    31ae:	6f ef       	ldi	r22, 0xFF	; 255
    31b0:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <DIO_SetPortValue>
}
    31b4:	0f 90       	pop	r0
    31b6:	cf 91       	pop	r28
    31b8:	df 91       	pop	r29
    31ba:	08 95       	ret

000031bc <KP_GetValue>:
u8   KP_GetValue (u8 KP_Port )
{
    31bc:	df 93       	push	r29
    31be:	cf 93       	push	r28
    31c0:	cd b7       	in	r28, 0x3d	; 61
    31c2:	de b7       	in	r29, 0x3e	; 62
    31c4:	a1 97       	sbiw	r28, 0x21	; 33
    31c6:	0f b6       	in	r0, 0x3f	; 63
    31c8:	f8 94       	cli
    31ca:	de bf       	out	0x3e, r29	; 62
    31cc:	0f be       	out	0x3f, r0	; 63
    31ce:	cd bf       	out	0x3d, r28	; 61
    31d0:	89 a3       	std	Y+33, r24	; 0x21
	u8 value=KP_NOT_PRESSED;
    31d2:	8f ef       	ldi	r24, 0xFF	; 255
    31d4:	88 a3       	std	Y+32, r24	; 0x20
	u8 state;
	u8 row,col;
	for(col=0;col<4;col++)
    31d6:	1d 8e       	std	Y+29, r1	; 0x1d
    31d8:	2a c1       	rjmp	.+596    	; 0x342e <KP_GetValue+0x272>
	{
		DIO_SetPinValue(KP_Port,col+4,DIO_LOW);
    31da:	8d 8d       	ldd	r24, Y+29	; 0x1d
    31dc:	98 2f       	mov	r25, r24
    31de:	9c 5f       	subi	r25, 0xFC	; 252
    31e0:	89 a1       	ldd	r24, Y+33	; 0x21
    31e2:	69 2f       	mov	r22, r25
    31e4:	40 e0       	ldi	r20, 0x00	; 0
    31e6:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
		for(row=0;row<4;row++)
    31ea:	1e 8e       	std	Y+30, r1	; 0x1e
    31ec:	11 c1       	rjmp	.+546    	; 0x3410 <KP_GetValue+0x254>
		{
			state=DIO_ReadPinValue(KP_Port,row);
    31ee:	89 a1       	ldd	r24, Y+33	; 0x21
    31f0:	6e 8d       	ldd	r22, Y+30	; 0x1e
    31f2:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_ReadPinValue>
    31f6:	8f 8f       	std	Y+31, r24	; 0x1f
			if(state==KP_PRESSED)
    31f8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    31fa:	88 23       	and	r24, r24
    31fc:	09 f0       	breq	.+2      	; 0x3200 <KP_GetValue+0x44>
    31fe:	05 c1       	rjmp	.+522    	; 0x340a <KP_GetValue+0x24e>
    3200:	80 e0       	ldi	r24, 0x00	; 0
    3202:	90 e0       	ldi	r25, 0x00	; 0
    3204:	a0 ea       	ldi	r26, 0xA0	; 160
    3206:	b1 e4       	ldi	r27, 0x41	; 65
    3208:	89 8f       	std	Y+25, r24	; 0x19
    320a:	9a 8f       	std	Y+26, r25	; 0x1a
    320c:	ab 8f       	std	Y+27, r26	; 0x1b
    320e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3210:	69 8d       	ldd	r22, Y+25	; 0x19
    3212:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3214:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3216:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3218:	20 e0       	ldi	r18, 0x00	; 0
    321a:	30 e0       	ldi	r19, 0x00	; 0
    321c:	4a ef       	ldi	r20, 0xFA	; 250
    321e:	54 e4       	ldi	r21, 0x44	; 68
    3220:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3224:	dc 01       	movw	r26, r24
    3226:	cb 01       	movw	r24, r22
    3228:	8d 8b       	std	Y+21, r24	; 0x15
    322a:	9e 8b       	std	Y+22, r25	; 0x16
    322c:	af 8b       	std	Y+23, r26	; 0x17
    322e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3230:	6d 89       	ldd	r22, Y+21	; 0x15
    3232:	7e 89       	ldd	r23, Y+22	; 0x16
    3234:	8f 89       	ldd	r24, Y+23	; 0x17
    3236:	98 8d       	ldd	r25, Y+24	; 0x18
    3238:	20 e0       	ldi	r18, 0x00	; 0
    323a:	30 e0       	ldi	r19, 0x00	; 0
    323c:	40 e8       	ldi	r20, 0x80	; 128
    323e:	5f e3       	ldi	r21, 0x3F	; 63
    3240:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3244:	88 23       	and	r24, r24
    3246:	2c f4       	brge	.+10     	; 0x3252 <KP_GetValue+0x96>
		__ticks = 1;
    3248:	81 e0       	ldi	r24, 0x01	; 1
    324a:	90 e0       	ldi	r25, 0x00	; 0
    324c:	9c 8b       	std	Y+20, r25	; 0x14
    324e:	8b 8b       	std	Y+19, r24	; 0x13
    3250:	3f c0       	rjmp	.+126    	; 0x32d0 <KP_GetValue+0x114>
	else if (__tmp > 65535)
    3252:	6d 89       	ldd	r22, Y+21	; 0x15
    3254:	7e 89       	ldd	r23, Y+22	; 0x16
    3256:	8f 89       	ldd	r24, Y+23	; 0x17
    3258:	98 8d       	ldd	r25, Y+24	; 0x18
    325a:	20 e0       	ldi	r18, 0x00	; 0
    325c:	3f ef       	ldi	r19, 0xFF	; 255
    325e:	4f e7       	ldi	r20, 0x7F	; 127
    3260:	57 e4       	ldi	r21, 0x47	; 71
    3262:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3266:	18 16       	cp	r1, r24
    3268:	4c f5       	brge	.+82     	; 0x32bc <KP_GetValue+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    326a:	69 8d       	ldd	r22, Y+25	; 0x19
    326c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    326e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3270:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3272:	20 e0       	ldi	r18, 0x00	; 0
    3274:	30 e0       	ldi	r19, 0x00	; 0
    3276:	40 e2       	ldi	r20, 0x20	; 32
    3278:	51 e4       	ldi	r21, 0x41	; 65
    327a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    327e:	dc 01       	movw	r26, r24
    3280:	cb 01       	movw	r24, r22
    3282:	bc 01       	movw	r22, r24
    3284:	cd 01       	movw	r24, r26
    3286:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    328a:	dc 01       	movw	r26, r24
    328c:	cb 01       	movw	r24, r22
    328e:	9c 8b       	std	Y+20, r25	; 0x14
    3290:	8b 8b       	std	Y+19, r24	; 0x13
    3292:	0f c0       	rjmp	.+30     	; 0x32b2 <KP_GetValue+0xf6>
    3294:	88 ec       	ldi	r24, 0xC8	; 200
    3296:	90 e0       	ldi	r25, 0x00	; 0
    3298:	9a 8b       	std	Y+18, r25	; 0x12
    329a:	89 8b       	std	Y+17, r24	; 0x11
    329c:	89 89       	ldd	r24, Y+17	; 0x11
    329e:	9a 89       	ldd	r25, Y+18	; 0x12
    32a0:	01 97       	sbiw	r24, 0x01	; 1
    32a2:	f1 f7       	brne	.-4      	; 0x32a0 <KP_GetValue+0xe4>
    32a4:	9a 8b       	std	Y+18, r25	; 0x12
    32a6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32a8:	8b 89       	ldd	r24, Y+19	; 0x13
    32aa:	9c 89       	ldd	r25, Y+20	; 0x14
    32ac:	01 97       	sbiw	r24, 0x01	; 1
    32ae:	9c 8b       	std	Y+20, r25	; 0x14
    32b0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32b2:	8b 89       	ldd	r24, Y+19	; 0x13
    32b4:	9c 89       	ldd	r25, Y+20	; 0x14
    32b6:	00 97       	sbiw	r24, 0x00	; 0
    32b8:	69 f7       	brne	.-38     	; 0x3294 <KP_GetValue+0xd8>
    32ba:	14 c0       	rjmp	.+40     	; 0x32e4 <KP_GetValue+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32bc:	6d 89       	ldd	r22, Y+21	; 0x15
    32be:	7e 89       	ldd	r23, Y+22	; 0x16
    32c0:	8f 89       	ldd	r24, Y+23	; 0x17
    32c2:	98 8d       	ldd	r25, Y+24	; 0x18
    32c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32c8:	dc 01       	movw	r26, r24
    32ca:	cb 01       	movw	r24, r22
    32cc:	9c 8b       	std	Y+20, r25	; 0x14
    32ce:	8b 8b       	std	Y+19, r24	; 0x13
    32d0:	8b 89       	ldd	r24, Y+19	; 0x13
    32d2:	9c 89       	ldd	r25, Y+20	; 0x14
    32d4:	98 8b       	std	Y+16, r25	; 0x10
    32d6:	8f 87       	std	Y+15, r24	; 0x0f
    32d8:	8f 85       	ldd	r24, Y+15	; 0x0f
    32da:	98 89       	ldd	r25, Y+16	; 0x10
    32dc:	01 97       	sbiw	r24, 0x01	; 1
    32de:	f1 f7       	brne	.-4      	; 0x32dc <KP_GetValue+0x120>
    32e0:	98 8b       	std	Y+16, r25	; 0x10
    32e2:	8f 87       	std	Y+15, r24	; 0x0f
			{
				_delay_ms(20);
				state=DIO_ReadPinValue(KP_Port,row);
    32e4:	89 a1       	ldd	r24, Y+33	; 0x21
    32e6:	6e 8d       	ldd	r22, Y+30	; 0x1e
    32e8:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_ReadPinValue>
    32ec:	8f 8f       	std	Y+31, r24	; 0x1f
				if(state==KP_PRESSED)
    32ee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    32f0:	88 23       	and	r24, r24
    32f2:	09 f0       	breq	.+2      	; 0x32f6 <KP_GetValue+0x13a>
    32f4:	8a c0       	rjmp	.+276    	; 0x340a <KP_GetValue+0x24e>
				{
					value=KP_arr[col][row];
    32f6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    32f8:	48 2f       	mov	r20, r24
    32fa:	50 e0       	ldi	r21, 0x00	; 0
    32fc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    32fe:	28 2f       	mov	r18, r24
    3300:	30 e0       	ldi	r19, 0x00	; 0
    3302:	ca 01       	movw	r24, r20
    3304:	88 0f       	add	r24, r24
    3306:	99 1f       	adc	r25, r25
    3308:	88 0f       	add	r24, r24
    330a:	99 1f       	adc	r25, r25
    330c:	82 0f       	add	r24, r18
    330e:	93 1f       	adc	r25, r19
    3310:	fc 01       	movw	r30, r24
    3312:	e4 57       	subi	r30, 0x74	; 116
    3314:	fe 4f       	sbci	r31, 0xFE	; 254
    3316:	80 81       	ld	r24, Z
    3318:	88 a3       	std	Y+32, r24	; 0x20
					while(DIO_ReadPinValue(KP_Port,row)==KP_PRESSED);
    331a:	89 a1       	ldd	r24, Y+33	; 0x21
    331c:	6e 8d       	ldd	r22, Y+30	; 0x1e
    331e:	0e 94 8e 0a 	call	0x151c	; 0x151c <DIO_ReadPinValue>
    3322:	88 23       	and	r24, r24
    3324:	d1 f3       	breq	.-12     	; 0x331a <KP_GetValue+0x15e>
    3326:	80 e0       	ldi	r24, 0x00	; 0
    3328:	90 e0       	ldi	r25, 0x00	; 0
    332a:	a0 ea       	ldi	r26, 0xA0	; 160
    332c:	b1 e4       	ldi	r27, 0x41	; 65
    332e:	8b 87       	std	Y+11, r24	; 0x0b
    3330:	9c 87       	std	Y+12, r25	; 0x0c
    3332:	ad 87       	std	Y+13, r26	; 0x0d
    3334:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3336:	6b 85       	ldd	r22, Y+11	; 0x0b
    3338:	7c 85       	ldd	r23, Y+12	; 0x0c
    333a:	8d 85       	ldd	r24, Y+13	; 0x0d
    333c:	9e 85       	ldd	r25, Y+14	; 0x0e
    333e:	20 e0       	ldi	r18, 0x00	; 0
    3340:	30 e0       	ldi	r19, 0x00	; 0
    3342:	4a ef       	ldi	r20, 0xFA	; 250
    3344:	54 e4       	ldi	r21, 0x44	; 68
    3346:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    334a:	dc 01       	movw	r26, r24
    334c:	cb 01       	movw	r24, r22
    334e:	8f 83       	std	Y+7, r24	; 0x07
    3350:	98 87       	std	Y+8, r25	; 0x08
    3352:	a9 87       	std	Y+9, r26	; 0x09
    3354:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3356:	6f 81       	ldd	r22, Y+7	; 0x07
    3358:	78 85       	ldd	r23, Y+8	; 0x08
    335a:	89 85       	ldd	r24, Y+9	; 0x09
    335c:	9a 85       	ldd	r25, Y+10	; 0x0a
    335e:	20 e0       	ldi	r18, 0x00	; 0
    3360:	30 e0       	ldi	r19, 0x00	; 0
    3362:	40 e8       	ldi	r20, 0x80	; 128
    3364:	5f e3       	ldi	r21, 0x3F	; 63
    3366:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    336a:	88 23       	and	r24, r24
    336c:	2c f4       	brge	.+10     	; 0x3378 <KP_GetValue+0x1bc>
		__ticks = 1;
    336e:	81 e0       	ldi	r24, 0x01	; 1
    3370:	90 e0       	ldi	r25, 0x00	; 0
    3372:	9e 83       	std	Y+6, r25	; 0x06
    3374:	8d 83       	std	Y+5, r24	; 0x05
    3376:	3f c0       	rjmp	.+126    	; 0x33f6 <KP_GetValue+0x23a>
	else if (__tmp > 65535)
    3378:	6f 81       	ldd	r22, Y+7	; 0x07
    337a:	78 85       	ldd	r23, Y+8	; 0x08
    337c:	89 85       	ldd	r24, Y+9	; 0x09
    337e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3380:	20 e0       	ldi	r18, 0x00	; 0
    3382:	3f ef       	ldi	r19, 0xFF	; 255
    3384:	4f e7       	ldi	r20, 0x7F	; 127
    3386:	57 e4       	ldi	r21, 0x47	; 71
    3388:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    338c:	18 16       	cp	r1, r24
    338e:	4c f5       	brge	.+82     	; 0x33e2 <KP_GetValue+0x226>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3390:	6b 85       	ldd	r22, Y+11	; 0x0b
    3392:	7c 85       	ldd	r23, Y+12	; 0x0c
    3394:	8d 85       	ldd	r24, Y+13	; 0x0d
    3396:	9e 85       	ldd	r25, Y+14	; 0x0e
    3398:	20 e0       	ldi	r18, 0x00	; 0
    339a:	30 e0       	ldi	r19, 0x00	; 0
    339c:	40 e2       	ldi	r20, 0x20	; 32
    339e:	51 e4       	ldi	r21, 0x41	; 65
    33a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33a4:	dc 01       	movw	r26, r24
    33a6:	cb 01       	movw	r24, r22
    33a8:	bc 01       	movw	r22, r24
    33aa:	cd 01       	movw	r24, r26
    33ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33b0:	dc 01       	movw	r26, r24
    33b2:	cb 01       	movw	r24, r22
    33b4:	9e 83       	std	Y+6, r25	; 0x06
    33b6:	8d 83       	std	Y+5, r24	; 0x05
    33b8:	0f c0       	rjmp	.+30     	; 0x33d8 <KP_GetValue+0x21c>
    33ba:	88 ec       	ldi	r24, 0xC8	; 200
    33bc:	90 e0       	ldi	r25, 0x00	; 0
    33be:	9c 83       	std	Y+4, r25	; 0x04
    33c0:	8b 83       	std	Y+3, r24	; 0x03
    33c2:	8b 81       	ldd	r24, Y+3	; 0x03
    33c4:	9c 81       	ldd	r25, Y+4	; 0x04
    33c6:	01 97       	sbiw	r24, 0x01	; 1
    33c8:	f1 f7       	brne	.-4      	; 0x33c6 <KP_GetValue+0x20a>
    33ca:	9c 83       	std	Y+4, r25	; 0x04
    33cc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33ce:	8d 81       	ldd	r24, Y+5	; 0x05
    33d0:	9e 81       	ldd	r25, Y+6	; 0x06
    33d2:	01 97       	sbiw	r24, 0x01	; 1
    33d4:	9e 83       	std	Y+6, r25	; 0x06
    33d6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33d8:	8d 81       	ldd	r24, Y+5	; 0x05
    33da:	9e 81       	ldd	r25, Y+6	; 0x06
    33dc:	00 97       	sbiw	r24, 0x00	; 0
    33de:	69 f7       	brne	.-38     	; 0x33ba <KP_GetValue+0x1fe>
    33e0:	14 c0       	rjmp	.+40     	; 0x340a <KP_GetValue+0x24e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33e2:	6f 81       	ldd	r22, Y+7	; 0x07
    33e4:	78 85       	ldd	r23, Y+8	; 0x08
    33e6:	89 85       	ldd	r24, Y+9	; 0x09
    33e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    33ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33ee:	dc 01       	movw	r26, r24
    33f0:	cb 01       	movw	r24, r22
    33f2:	9e 83       	std	Y+6, r25	; 0x06
    33f4:	8d 83       	std	Y+5, r24	; 0x05
    33f6:	8d 81       	ldd	r24, Y+5	; 0x05
    33f8:	9e 81       	ldd	r25, Y+6	; 0x06
    33fa:	9a 83       	std	Y+2, r25	; 0x02
    33fc:	89 83       	std	Y+1, r24	; 0x01
    33fe:	89 81       	ldd	r24, Y+1	; 0x01
    3400:	9a 81       	ldd	r25, Y+2	; 0x02
    3402:	01 97       	sbiw	r24, 0x01	; 1
    3404:	f1 f7       	brne	.-4      	; 0x3402 <KP_GetValue+0x246>
    3406:	9a 83       	std	Y+2, r25	; 0x02
    3408:	89 83       	std	Y+1, r24	; 0x01
	u8 state;
	u8 row,col;
	for(col=0;col<4;col++)
	{
		DIO_SetPinValue(KP_Port,col+4,DIO_LOW);
		for(row=0;row<4;row++)
    340a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    340c:	8f 5f       	subi	r24, 0xFF	; 255
    340e:	8e 8f       	std	Y+30, r24	; 0x1e
    3410:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3412:	84 30       	cpi	r24, 0x04	; 4
    3414:	08 f4       	brcc	.+2      	; 0x3418 <KP_GetValue+0x25c>
    3416:	eb ce       	rjmp	.-554    	; 0x31ee <KP_GetValue+0x32>
					_delay_ms(20);

				}
			}
		}
		DIO_SetPinValue(KP_Port,col+4,DIO_HIGH);
    3418:	8d 8d       	ldd	r24, Y+29	; 0x1d
    341a:	98 2f       	mov	r25, r24
    341c:	9c 5f       	subi	r25, 0xFC	; 252
    341e:	89 a1       	ldd	r24, Y+33	; 0x21
    3420:	69 2f       	mov	r22, r25
    3422:	41 e0       	ldi	r20, 0x01	; 1
    3424:	0e 94 1d 09 	call	0x123a	; 0x123a <DIO_SetPinValue>
u8   KP_GetValue (u8 KP_Port )
{
	u8 value=KP_NOT_PRESSED;
	u8 state;
	u8 row,col;
	for(col=0;col<4;col++)
    3428:	8d 8d       	ldd	r24, Y+29	; 0x1d
    342a:	8f 5f       	subi	r24, 0xFF	; 255
    342c:	8d 8f       	std	Y+29, r24	; 0x1d
    342e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3430:	84 30       	cpi	r24, 0x04	; 4
    3432:	08 f4       	brcc	.+2      	; 0x3436 <KP_GetValue+0x27a>
    3434:	d2 ce       	rjmp	.-604    	; 0x31da <KP_GetValue+0x1e>
				}
			}
		}
		DIO_SetPinValue(KP_Port,col+4,DIO_HIGH);
	}
	return value;
    3436:	88 a1       	ldd	r24, Y+32	; 0x20
}
    3438:	a1 96       	adiw	r28, 0x21	; 33
    343a:	0f b6       	in	r0, 0x3f	; 63
    343c:	f8 94       	cli
    343e:	de bf       	out	0x3e, r29	; 62
    3440:	0f be       	out	0x3f, r0	; 63
    3442:	cd bf       	out	0x3d, r28	; 61
    3444:	cf 91       	pop	r28
    3446:	df 91       	pop	r29
    3448:	08 95       	ret

0000344a <temp_fun>:
u16 temp_Value=0;
u8 Set_value =0;    // Set temperature
u8 SET_TEMP=0;
u8 x=9;
void temp_fun (void)
{
    344a:	df 93       	push	r29
    344c:	cf 93       	push	r28
    344e:	cd b7       	in	r28, 0x3d	; 61
    3450:	de b7       	in	r29, 0x3e	; 62
	Current_temp = ADC_ReadDataUsingInterrupt()*0.25 ;
    3452:	0e 94 e9 0d 	call	0x1bd2	; 0x1bd2 <ADC_ReadDataUsingInterrupt>
    3456:	cc 01       	movw	r24, r24
    3458:	a0 e0       	ldi	r26, 0x00	; 0
    345a:	b0 e0       	ldi	r27, 0x00	; 0
    345c:	bc 01       	movw	r22, r24
    345e:	cd 01       	movw	r24, r26
    3460:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    3464:	dc 01       	movw	r26, r24
    3466:	cb 01       	movw	r24, r22
    3468:	bc 01       	movw	r22, r24
    346a:	cd 01       	movw	r24, r26
    346c:	20 e0       	ldi	r18, 0x00	; 0
    346e:	30 e0       	ldi	r19, 0x00	; 0
    3470:	40 e8       	ldi	r20, 0x80	; 128
    3472:	5e e3       	ldi	r21, 0x3E	; 62
    3474:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3478:	dc 01       	movw	r26, r24
    347a:	cb 01       	movw	r24, r22
    347c:	bc 01       	movw	r22, r24
    347e:	cd 01       	movw	r24, r26
    3480:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3484:	dc 01       	movw	r26, r24
    3486:	cb 01       	movw	r24, r22
    3488:	90 93 9f 01 	sts	0x019F, r25
    348c:	80 93 9e 01 	sts	0x019E, r24
}
    3490:	cf 91       	pop	r28
    3492:	df 91       	pop	r29
    3494:	08 95       	ret

00003496 <main>:

/*-------------------- MAIN ---------------------*/
void main(void)
{
    3496:	df 93       	push	r29
    3498:	cf 93       	push	r28
    349a:	cd b7       	in	r28, 0x3d	; 61
    349c:	de b7       	in	r29, 0x3e	; 62
    349e:	66 97       	sbiw	r28, 0x16	; 22
    34a0:	0f b6       	in	r0, 0x3f	; 63
    34a2:	f8 94       	cli
    34a4:	de bf       	out	0x3e, r29	; 62
    34a6:	0f be       	out	0x3f, r0	; 63
    34a8:	cd bf       	out	0x3d, r28	; 61
	LCD_Init();
    34aa:	0e 94 7c 0e 	call	0x1cf8	; 0x1cf8 <LCD_Init>
	LCD_WriteString("Set Temp:");
    34ae:	8a e7       	ldi	r24, 0x7A	; 122
    34b0:	90 e0       	ldi	r25, 0x00	; 0
    34b2:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <LCD_WriteString>
	KP_Init(DIO_PORTB);
    34b6:	82 e0       	ldi	r24, 0x02	; 2
    34b8:	0e 94 cc 18 	call	0x3198	; 0x3198 <KP_Init>
	LED_Init(DIO_PORTD, DIO_PIN3);
    34bc:	84 e0       	ldi	r24, 0x04	; 4
    34be:	63 e0       	ldi	r22, 0x03	; 3
    34c0:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <LED_Init>
	LED_Init(DIO_PORTD, DIO_PIN4);
    34c4:	84 e0       	ldi	r24, 0x04	; 4
    34c6:	64 e0       	ldi	r22, 0x04	; 4
    34c8:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <LED_Init>
	ADC_init(ADC_REFERANCE_INTERNAL);
    34cc:	81 e0       	ldi	r24, 0x01	; 1
    34ce:	0e 94 4b 0c 	call	0x1896	; 0x1896 <ADC_init>
	ADC_CallBack(temp_fun) ;
    34d2:	85 e2       	ldi	r24, 0x25	; 37
    34d4:	9a e1       	ldi	r25, 0x1A	; 26
    34d6:	0e 94 f4 0d 	call	0x1be8	; 0x1be8 <ADC_CallBack>
	UART_Init(9600, 8);
    34da:	60 e8       	ldi	r22, 0x80	; 128
    34dc:	75 e2       	ldi	r23, 0x25	; 37
    34de:	80 e0       	ldi	r24, 0x00	; 0
    34e0:	90 e0       	ldi	r25, 0x00	; 0
    34e2:	48 e0       	ldi	r20, 0x08	; 8
    34e4:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <UART_Init>

	u16 sensor1 = 125;
    34e8:	8d e7       	ldi	r24, 0x7D	; 125
    34ea:	90 e0       	ldi	r25, 0x00	; 0
    34ec:	9e 8b       	std	Y+22, r25	; 0x16
    34ee:	8d 8b       	std	Y+21, r24	; 0x15
	u16 sensor2 = 80;
    34f0:	80 e5       	ldi	r24, 0x50	; 80
    34f2:	90 e0       	ldi	r25, 0x00	; 0
    34f4:	9c 8b       	std	Y+20, r25	; 0x14
    34f6:	8b 8b       	std	Y+19, r24	; 0x13
	u16 sensor3 = 5;
    34f8:	85 e0       	ldi	r24, 0x05	; 5
    34fa:	90 e0       	ldi	r25, 0x00	; 0
    34fc:	9a 8b       	std	Y+18, r25	; 0x12
    34fe:	89 8b       	std	Y+17, r24	; 0x11
	u16 sensor4 = 38;
    3500:	86 e2       	ldi	r24, 0x26	; 38
    3502:	90 e0       	ldi	r25, 0x00	; 0
    3504:	98 8b       	std	Y+16, r25	; 0x10
    3506:	8f 87       	std	Y+15, r24	; 0x0f

	while (1)
	{
		SET_TEMP= KP_GetValue (DIO_PORTB ) ;
    3508:	82 e0       	ldi	r24, 0x02	; 2
    350a:	0e 94 de 18 	call	0x31bc	; 0x31bc <KP_GetValue>
    350e:	80 93 a3 01 	sts	0x01A3, r24
				if(SET_TEMP >= '0' && SET_TEMP <= '9')
    3512:	80 91 a3 01 	lds	r24, 0x01A3
    3516:	80 33       	cpi	r24, 0x30	; 48
    3518:	c8 f1       	brcs	.+114    	; 0x358c <main+0xf6>
    351a:	80 91 a3 01 	lds	r24, 0x01A3
    351e:	8a 33       	cpi	r24, 0x3A	; 58
    3520:	a8 f5       	brcc	.+106    	; 0x358c <main+0xf6>
				{
					if(x < 11)
    3522:	80 91 9c 01 	lds	r24, 0x019C
    3526:	8b 30       	cpi	r24, 0x0B	; 11
    3528:	08 f0       	brcs	.+2      	; 0x352c <main+0x96>
    352a:	3f c0       	rjmp	.+126    	; 0x35aa <main+0x114>
					{
						LCD_Move_Cursor (0,x);
    352c:	90 91 9c 01 	lds	r25, 0x019C
    3530:	80 e0       	ldi	r24, 0x00	; 0
    3532:	69 2f       	mov	r22, r25
    3534:	0e 94 72 18 	call	0x30e4	; 0x30e4 <LCD_Move_Cursor>
						LCD_WriteData(SET_TEMP) ;
    3538:	80 91 a3 01 	lds	r24, 0x01A3
    353c:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>
						if(x==10)
    3540:	80 91 9c 01 	lds	r24, 0x019C
    3544:	8a 30       	cpi	r24, 0x0A	; 10
    3546:	81 f4       	brne	.+32     	; 0x3568 <main+0xd2>
						{
							Set_value *=10;
    3548:	80 91 a2 01 	lds	r24, 0x01A2
    354c:	88 2f       	mov	r24, r24
    354e:	90 e0       	ldi	r25, 0x00	; 0
    3550:	9c 01       	movw	r18, r24
    3552:	22 0f       	add	r18, r18
    3554:	33 1f       	adc	r19, r19
    3556:	c9 01       	movw	r24, r18
    3558:	88 0f       	add	r24, r24
    355a:	99 1f       	adc	r25, r25
    355c:	88 0f       	add	r24, r24
    355e:	99 1f       	adc	r25, r25
    3560:	82 0f       	add	r24, r18
    3562:	93 1f       	adc	r25, r19
    3564:	80 93 a2 01 	sts	0x01A2, r24
						}
						x++;
    3568:	80 91 9c 01 	lds	r24, 0x019C
    356c:	8f 5f       	subi	r24, 0xFF	; 255
    356e:	80 93 9c 01 	sts	0x019C, r24
						SET_TEMP -= '0';
    3572:	80 91 a3 01 	lds	r24, 0x01A3
    3576:	80 53       	subi	r24, 0x30	; 48
    3578:	80 93 a3 01 	sts	0x01A3, r24
						Set_value += SET_TEMP;
    357c:	90 91 a2 01 	lds	r25, 0x01A2
    3580:	80 91 a3 01 	lds	r24, 0x01A3
    3584:	89 0f       	add	r24, r25
    3586:	80 93 a2 01 	sts	0x01A2, r24
    358a:	0f c0       	rjmp	.+30     	; 0x35aa <main+0x114>
					}
				}
				else if(SET_TEMP == 'C')
    358c:	80 91 a3 01 	lds	r24, 0x01A3
    3590:	83 34       	cpi	r24, 0x43	; 67
    3592:	59 f4       	brne	.+22     	; 0x35aa <main+0x114>
				{
					LCD_Clear_Display();
    3594:	0e 94 da 16 	call	0x2db4	; 0x2db4 <LCD_Clear_Display>
					LCD_WriteString("Set Temp:") ;
    3598:	8a e7       	ldi	r24, 0x7A	; 122
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <LCD_WriteString>
					x=9;
    35a0:	89 e0       	ldi	r24, 0x09	; 9
    35a2:	80 93 9c 01 	sts	0x019C, r24
					Set_value=0;
    35a6:	10 92 a2 01 	sts	0x01A2, r1
				}
				else{}

				LCD_Move_Cursor(1, 0) ;
    35aa:	81 e0       	ldi	r24, 0x01	; 1
    35ac:	60 e0       	ldi	r22, 0x00	; 0
    35ae:	0e 94 72 18 	call	0x30e4	; 0x30e4 <LCD_Move_Cursor>
				ADC_StartConversion(ADC_CHANNEL0) ;
    35b2:	80 e0       	ldi	r24, 0x00	; 0
    35b4:	0e 94 ca 0c 	call	0x1994	; 0x1994 <ADC_StartConversion>
				Current_temp = ADC_ReadDataUsingPolling()*0.25 ;
    35b8:	0e 94 c6 0d 	call	0x1b8c	; 0x1b8c <ADC_ReadDataUsingPolling>
    35bc:	cc 01       	movw	r24, r24
    35be:	a0 e0       	ldi	r26, 0x00	; 0
    35c0:	b0 e0       	ldi	r27, 0x00	; 0
    35c2:	bc 01       	movw	r22, r24
    35c4:	cd 01       	movw	r24, r26
    35c6:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    35ca:	dc 01       	movw	r26, r24
    35cc:	cb 01       	movw	r24, r22
    35ce:	bc 01       	movw	r22, r24
    35d0:	cd 01       	movw	r24, r26
    35d2:	20 e0       	ldi	r18, 0x00	; 0
    35d4:	30 e0       	ldi	r19, 0x00	; 0
    35d6:	40 e8       	ldi	r20, 0x80	; 128
    35d8:	5e e3       	ldi	r21, 0x3E	; 62
    35da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35de:	dc 01       	movw	r26, r24
    35e0:	cb 01       	movw	r24, r22
    35e2:	bc 01       	movw	r22, r24
    35e4:	cd 01       	movw	r24, r26
    35e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35ea:	dc 01       	movw	r26, r24
    35ec:	cb 01       	movw	r24, r22
    35ee:	90 93 9f 01 	sts	0x019F, r25
    35f2:	80 93 9e 01 	sts	0x019E, r24
				temp_Value = Current_temp;
    35f6:	80 91 9e 01 	lds	r24, 0x019E
    35fa:	90 91 9f 01 	lds	r25, 0x019F
    35fe:	90 93 a1 01 	sts	0x01A1, r25
    3602:	80 93 a0 01 	sts	0x01A0, r24
				LCD_WriteData((Current_temp/100)+'0') ;
    3606:	80 91 9e 01 	lds	r24, 0x019E
    360a:	90 91 9f 01 	lds	r25, 0x019F
    360e:	24 e6       	ldi	r18, 0x64	; 100
    3610:	30 e0       	ldi	r19, 0x00	; 0
    3612:	b9 01       	movw	r22, r18
    3614:	0e 94 db 1b 	call	0x37b6	; 0x37b6 <__udivmodhi4>
    3618:	cb 01       	movw	r24, r22
    361a:	80 5d       	subi	r24, 0xD0	; 208
    361c:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>
				Current_temp = Current_temp%100 ;
    3620:	80 91 9e 01 	lds	r24, 0x019E
    3624:	90 91 9f 01 	lds	r25, 0x019F
    3628:	24 e6       	ldi	r18, 0x64	; 100
    362a:	30 e0       	ldi	r19, 0x00	; 0
    362c:	b9 01       	movw	r22, r18
    362e:	0e 94 db 1b 	call	0x37b6	; 0x37b6 <__udivmodhi4>
    3632:	90 93 9f 01 	sts	0x019F, r25
    3636:	80 93 9e 01 	sts	0x019E, r24
				LCD_WriteData((Current_temp/10)+'0') ;
    363a:	80 91 9e 01 	lds	r24, 0x019E
    363e:	90 91 9f 01 	lds	r25, 0x019F
    3642:	2a e0       	ldi	r18, 0x0A	; 10
    3644:	30 e0       	ldi	r19, 0x00	; 0
    3646:	b9 01       	movw	r22, r18
    3648:	0e 94 db 1b 	call	0x37b6	; 0x37b6 <__udivmodhi4>
    364c:	cb 01       	movw	r24, r22
    364e:	80 5d       	subi	r24, 0xD0	; 208
    3650:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>
				Current_temp = Current_temp%10 ;
    3654:	80 91 9e 01 	lds	r24, 0x019E
    3658:	90 91 9f 01 	lds	r25, 0x019F
    365c:	2a e0       	ldi	r18, 0x0A	; 10
    365e:	30 e0       	ldi	r19, 0x00	; 0
    3660:	b9 01       	movw	r22, r18
    3662:	0e 94 db 1b 	call	0x37b6	; 0x37b6 <__udivmodhi4>
    3666:	90 93 9f 01 	sts	0x019F, r25
    366a:	80 93 9e 01 	sts	0x019E, r24
				LCD_WriteData(Current_temp+'0') ;
    366e:	80 91 9e 01 	lds	r24, 0x019E
    3672:	90 91 9f 01 	lds	r25, 0x019F
    3676:	80 5d       	subi	r24, 0xD0	; 208
    3678:	0e 94 c7 11 	call	0x238e	; 0x238e <LCD_WriteData>

				if(temp_Value > Set_value)
    367c:	80 91 a2 01 	lds	r24, 0x01A2
    3680:	28 2f       	mov	r18, r24
    3682:	30 e0       	ldi	r19, 0x00	; 0
    3684:	80 91 a0 01 	lds	r24, 0x01A0
    3688:	90 91 a1 01 	lds	r25, 0x01A1
    368c:	28 17       	cp	r18, r24
    368e:	39 07       	cpc	r19, r25
    3690:	48 f4       	brcc	.+18     	; 0x36a4 <main+0x20e>
				{
					LED_On(DIO_PORTD,DIO_PIN3);
    3692:	84 e0       	ldi	r24, 0x04	; 4
    3694:	63 e0       	ldi	r22, 0x03	; 3
    3696:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <LED_On>
					LED_Off(DIO_PORTD,DIO_PIN4);
    369a:	84 e0       	ldi	r24, 0x04	; 4
    369c:	64 e0       	ldi	r22, 0x04	; 4
    369e:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <LED_Off>
    36a2:	08 c0       	rjmp	.+16     	; 0x36b4 <main+0x21e>
				}
				else
				{
					LED_Off(DIO_PORTD,DIO_PIN3);
    36a4:	84 e0       	ldi	r24, 0x04	; 4
    36a6:	63 e0       	ldi	r22, 0x03	; 3
    36a8:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <LED_Off>
					LED_On(DIO_PORTD,DIO_PIN4);
    36ac:	84 e0       	ldi	r24, 0x04	; 4
    36ae:	64 e0       	ldi	r22, 0x04	; 4
    36b0:	0e 94 4a 0e 	call	0x1c94	; 0x1c94 <LED_On>
				}
				SendSensors(temp_Value, sensor2, sensor3, sensor4);
    36b4:	80 91 a0 01 	lds	r24, 0x01A0
    36b8:	90 91 a1 01 	lds	r25, 0x01A1
    36bc:	2b 89       	ldd	r18, Y+19	; 0x13
    36be:	3c 89       	ldd	r19, Y+20	; 0x14
    36c0:	49 89       	ldd	r20, Y+17	; 0x11
    36c2:	5a 89       	ldd	r21, Y+18	; 0x12
    36c4:	ef 85       	ldd	r30, Y+15	; 0x0f
    36c6:	f8 89       	ldd	r31, Y+16	; 0x10
    36c8:	b9 01       	movw	r22, r18
    36ca:	9f 01       	movw	r18, r30
    36cc:	0e 94 c1 07 	call	0xf82	; 0xf82 <SendSensors>
    36d0:	80 e0       	ldi	r24, 0x00	; 0
    36d2:	90 e0       	ldi	r25, 0x00	; 0
    36d4:	aa ef       	ldi	r26, 0xFA	; 250
    36d6:	b3 e4       	ldi	r27, 0x43	; 67
    36d8:	8b 87       	std	Y+11, r24	; 0x0b
    36da:	9c 87       	std	Y+12, r25	; 0x0c
    36dc:	ad 87       	std	Y+13, r26	; 0x0d
    36de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    36e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    36e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    36e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    36e8:	20 e0       	ldi	r18, 0x00	; 0
    36ea:	30 e0       	ldi	r19, 0x00	; 0
    36ec:	4a ef       	ldi	r20, 0xFA	; 250
    36ee:	54 e4       	ldi	r21, 0x44	; 68
    36f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36f4:	dc 01       	movw	r26, r24
    36f6:	cb 01       	movw	r24, r22
    36f8:	8f 83       	std	Y+7, r24	; 0x07
    36fa:	98 87       	std	Y+8, r25	; 0x08
    36fc:	a9 87       	std	Y+9, r26	; 0x09
    36fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3700:	6f 81       	ldd	r22, Y+7	; 0x07
    3702:	78 85       	ldd	r23, Y+8	; 0x08
    3704:	89 85       	ldd	r24, Y+9	; 0x09
    3706:	9a 85       	ldd	r25, Y+10	; 0x0a
    3708:	20 e0       	ldi	r18, 0x00	; 0
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	40 e8       	ldi	r20, 0x80	; 128
    370e:	5f e3       	ldi	r21, 0x3F	; 63
    3710:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3714:	88 23       	and	r24, r24
    3716:	2c f4       	brge	.+10     	; 0x3722 <main+0x28c>
		__ticks = 1;
    3718:	81 e0       	ldi	r24, 0x01	; 1
    371a:	90 e0       	ldi	r25, 0x00	; 0
    371c:	9e 83       	std	Y+6, r25	; 0x06
    371e:	8d 83       	std	Y+5, r24	; 0x05
    3720:	3f c0       	rjmp	.+126    	; 0x37a0 <main+0x30a>
	else if (__tmp > 65535)
    3722:	6f 81       	ldd	r22, Y+7	; 0x07
    3724:	78 85       	ldd	r23, Y+8	; 0x08
    3726:	89 85       	ldd	r24, Y+9	; 0x09
    3728:	9a 85       	ldd	r25, Y+10	; 0x0a
    372a:	20 e0       	ldi	r18, 0x00	; 0
    372c:	3f ef       	ldi	r19, 0xFF	; 255
    372e:	4f e7       	ldi	r20, 0x7F	; 127
    3730:	57 e4       	ldi	r21, 0x47	; 71
    3732:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3736:	18 16       	cp	r1, r24
    3738:	4c f5       	brge	.+82     	; 0x378c <main+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    373a:	6b 85       	ldd	r22, Y+11	; 0x0b
    373c:	7c 85       	ldd	r23, Y+12	; 0x0c
    373e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3740:	9e 85       	ldd	r25, Y+14	; 0x0e
    3742:	20 e0       	ldi	r18, 0x00	; 0
    3744:	30 e0       	ldi	r19, 0x00	; 0
    3746:	40 e2       	ldi	r20, 0x20	; 32
    3748:	51 e4       	ldi	r21, 0x41	; 65
    374a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    374e:	dc 01       	movw	r26, r24
    3750:	cb 01       	movw	r24, r22
    3752:	bc 01       	movw	r22, r24
    3754:	cd 01       	movw	r24, r26
    3756:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    375a:	dc 01       	movw	r26, r24
    375c:	cb 01       	movw	r24, r22
    375e:	9e 83       	std	Y+6, r25	; 0x06
    3760:	8d 83       	std	Y+5, r24	; 0x05
    3762:	0f c0       	rjmp	.+30     	; 0x3782 <main+0x2ec>
    3764:	88 ec       	ldi	r24, 0xC8	; 200
    3766:	90 e0       	ldi	r25, 0x00	; 0
    3768:	9c 83       	std	Y+4, r25	; 0x04
    376a:	8b 83       	std	Y+3, r24	; 0x03
    376c:	8b 81       	ldd	r24, Y+3	; 0x03
    376e:	9c 81       	ldd	r25, Y+4	; 0x04
    3770:	01 97       	sbiw	r24, 0x01	; 1
    3772:	f1 f7       	brne	.-4      	; 0x3770 <main+0x2da>
    3774:	9c 83       	std	Y+4, r25	; 0x04
    3776:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3778:	8d 81       	ldd	r24, Y+5	; 0x05
    377a:	9e 81       	ldd	r25, Y+6	; 0x06
    377c:	01 97       	sbiw	r24, 0x01	; 1
    377e:	9e 83       	std	Y+6, r25	; 0x06
    3780:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3782:	8d 81       	ldd	r24, Y+5	; 0x05
    3784:	9e 81       	ldd	r25, Y+6	; 0x06
    3786:	00 97       	sbiw	r24, 0x00	; 0
    3788:	69 f7       	brne	.-38     	; 0x3764 <main+0x2ce>
    378a:	be ce       	rjmp	.-644    	; 0x3508 <main+0x72>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    378c:	6f 81       	ldd	r22, Y+7	; 0x07
    378e:	78 85       	ldd	r23, Y+8	; 0x08
    3790:	89 85       	ldd	r24, Y+9	; 0x09
    3792:	9a 85       	ldd	r25, Y+10	; 0x0a
    3794:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3798:	dc 01       	movw	r26, r24
    379a:	cb 01       	movw	r24, r22
    379c:	9e 83       	std	Y+6, r25	; 0x06
    379e:	8d 83       	std	Y+5, r24	; 0x05
    37a0:	8d 81       	ldd	r24, Y+5	; 0x05
    37a2:	9e 81       	ldd	r25, Y+6	; 0x06
    37a4:	9a 83       	std	Y+2, r25	; 0x02
    37a6:	89 83       	std	Y+1, r24	; 0x01
    37a8:	89 81       	ldd	r24, Y+1	; 0x01
    37aa:	9a 81       	ldd	r25, Y+2	; 0x02
    37ac:	01 97       	sbiw	r24, 0x01	; 1
    37ae:	f1 f7       	brne	.-4      	; 0x37ac <main+0x316>
    37b0:	9a 83       	std	Y+2, r25	; 0x02
    37b2:	89 83       	std	Y+1, r24	; 0x01
    37b4:	a9 ce       	rjmp	.-686    	; 0x3508 <main+0x72>

000037b6 <__udivmodhi4>:
    37b6:	aa 1b       	sub	r26, r26
    37b8:	bb 1b       	sub	r27, r27
    37ba:	51 e1       	ldi	r21, 0x11	; 17
    37bc:	07 c0       	rjmp	.+14     	; 0x37cc <__udivmodhi4_ep>

000037be <__udivmodhi4_loop>:
    37be:	aa 1f       	adc	r26, r26
    37c0:	bb 1f       	adc	r27, r27
    37c2:	a6 17       	cp	r26, r22
    37c4:	b7 07       	cpc	r27, r23
    37c6:	10 f0       	brcs	.+4      	; 0x37cc <__udivmodhi4_ep>
    37c8:	a6 1b       	sub	r26, r22
    37ca:	b7 0b       	sbc	r27, r23

000037cc <__udivmodhi4_ep>:
    37cc:	88 1f       	adc	r24, r24
    37ce:	99 1f       	adc	r25, r25
    37d0:	5a 95       	dec	r21
    37d2:	a9 f7       	brne	.-22     	; 0x37be <__udivmodhi4_loop>
    37d4:	80 95       	com	r24
    37d6:	90 95       	com	r25
    37d8:	bc 01       	movw	r22, r24
    37da:	cd 01       	movw	r24, r26
    37dc:	08 95       	ret

000037de <__udivmodsi4>:
    37de:	a1 e2       	ldi	r26, 0x21	; 33
    37e0:	1a 2e       	mov	r1, r26
    37e2:	aa 1b       	sub	r26, r26
    37e4:	bb 1b       	sub	r27, r27
    37e6:	fd 01       	movw	r30, r26
    37e8:	0d c0       	rjmp	.+26     	; 0x3804 <__udivmodsi4_ep>

000037ea <__udivmodsi4_loop>:
    37ea:	aa 1f       	adc	r26, r26
    37ec:	bb 1f       	adc	r27, r27
    37ee:	ee 1f       	adc	r30, r30
    37f0:	ff 1f       	adc	r31, r31
    37f2:	a2 17       	cp	r26, r18
    37f4:	b3 07       	cpc	r27, r19
    37f6:	e4 07       	cpc	r30, r20
    37f8:	f5 07       	cpc	r31, r21
    37fa:	20 f0       	brcs	.+8      	; 0x3804 <__udivmodsi4_ep>
    37fc:	a2 1b       	sub	r26, r18
    37fe:	b3 0b       	sbc	r27, r19
    3800:	e4 0b       	sbc	r30, r20
    3802:	f5 0b       	sbc	r31, r21

00003804 <__udivmodsi4_ep>:
    3804:	66 1f       	adc	r22, r22
    3806:	77 1f       	adc	r23, r23
    3808:	88 1f       	adc	r24, r24
    380a:	99 1f       	adc	r25, r25
    380c:	1a 94       	dec	r1
    380e:	69 f7       	brne	.-38     	; 0x37ea <__udivmodsi4_loop>
    3810:	60 95       	com	r22
    3812:	70 95       	com	r23
    3814:	80 95       	com	r24
    3816:	90 95       	com	r25
    3818:	9b 01       	movw	r18, r22
    381a:	ac 01       	movw	r20, r24
    381c:	bd 01       	movw	r22, r26
    381e:	cf 01       	movw	r24, r30
    3820:	08 95       	ret

00003822 <__prologue_saves__>:
    3822:	2f 92       	push	r2
    3824:	3f 92       	push	r3
    3826:	4f 92       	push	r4
    3828:	5f 92       	push	r5
    382a:	6f 92       	push	r6
    382c:	7f 92       	push	r7
    382e:	8f 92       	push	r8
    3830:	9f 92       	push	r9
    3832:	af 92       	push	r10
    3834:	bf 92       	push	r11
    3836:	cf 92       	push	r12
    3838:	df 92       	push	r13
    383a:	ef 92       	push	r14
    383c:	ff 92       	push	r15
    383e:	0f 93       	push	r16
    3840:	1f 93       	push	r17
    3842:	cf 93       	push	r28
    3844:	df 93       	push	r29
    3846:	cd b7       	in	r28, 0x3d	; 61
    3848:	de b7       	in	r29, 0x3e	; 62
    384a:	ca 1b       	sub	r28, r26
    384c:	db 0b       	sbc	r29, r27
    384e:	0f b6       	in	r0, 0x3f	; 63
    3850:	f8 94       	cli
    3852:	de bf       	out	0x3e, r29	; 62
    3854:	0f be       	out	0x3f, r0	; 63
    3856:	cd bf       	out	0x3d, r28	; 61
    3858:	09 94       	ijmp

0000385a <__epilogue_restores__>:
    385a:	2a 88       	ldd	r2, Y+18	; 0x12
    385c:	39 88       	ldd	r3, Y+17	; 0x11
    385e:	48 88       	ldd	r4, Y+16	; 0x10
    3860:	5f 84       	ldd	r5, Y+15	; 0x0f
    3862:	6e 84       	ldd	r6, Y+14	; 0x0e
    3864:	7d 84       	ldd	r7, Y+13	; 0x0d
    3866:	8c 84       	ldd	r8, Y+12	; 0x0c
    3868:	9b 84       	ldd	r9, Y+11	; 0x0b
    386a:	aa 84       	ldd	r10, Y+10	; 0x0a
    386c:	b9 84       	ldd	r11, Y+9	; 0x09
    386e:	c8 84       	ldd	r12, Y+8	; 0x08
    3870:	df 80       	ldd	r13, Y+7	; 0x07
    3872:	ee 80       	ldd	r14, Y+6	; 0x06
    3874:	fd 80       	ldd	r15, Y+5	; 0x05
    3876:	0c 81       	ldd	r16, Y+4	; 0x04
    3878:	1b 81       	ldd	r17, Y+3	; 0x03
    387a:	aa 81       	ldd	r26, Y+2	; 0x02
    387c:	b9 81       	ldd	r27, Y+1	; 0x01
    387e:	ce 0f       	add	r28, r30
    3880:	d1 1d       	adc	r29, r1
    3882:	0f b6       	in	r0, 0x3f	; 63
    3884:	f8 94       	cli
    3886:	de bf       	out	0x3e, r29	; 62
    3888:	0f be       	out	0x3f, r0	; 63
    388a:	cd bf       	out	0x3d, r28	; 61
    388c:	ed 01       	movw	r28, r26
    388e:	08 95       	ret

00003890 <sprintf>:
    3890:	ae e0       	ldi	r26, 0x0E	; 14
    3892:	b0 e0       	ldi	r27, 0x00	; 0
    3894:	ee e4       	ldi	r30, 0x4E	; 78
    3896:	fc e1       	ldi	r31, 0x1C	; 28
    3898:	0c 94 1f 1c 	jmp	0x383e	; 0x383e <__prologue_saves__+0x1c>
    389c:	0d 89       	ldd	r16, Y+21	; 0x15
    389e:	1e 89       	ldd	r17, Y+22	; 0x16
    38a0:	86 e0       	ldi	r24, 0x06	; 6
    38a2:	8c 83       	std	Y+4, r24	; 0x04
    38a4:	1a 83       	std	Y+2, r17	; 0x02
    38a6:	09 83       	std	Y+1, r16	; 0x01
    38a8:	8f ef       	ldi	r24, 0xFF	; 255
    38aa:	9f e7       	ldi	r25, 0x7F	; 127
    38ac:	9e 83       	std	Y+6, r25	; 0x06
    38ae:	8d 83       	std	Y+5, r24	; 0x05
    38b0:	9e 01       	movw	r18, r28
    38b2:	27 5e       	subi	r18, 0xE7	; 231
    38b4:	3f 4f       	sbci	r19, 0xFF	; 255
    38b6:	ce 01       	movw	r24, r28
    38b8:	01 96       	adiw	r24, 0x01	; 1
    38ba:	6f 89       	ldd	r22, Y+23	; 0x17
    38bc:	78 8d       	ldd	r23, Y+24	; 0x18
    38be:	a9 01       	movw	r20, r18
    38c0:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <vfprintf>
    38c4:	2f 81       	ldd	r18, Y+7	; 0x07
    38c6:	38 85       	ldd	r19, Y+8	; 0x08
    38c8:	02 0f       	add	r16, r18
    38ca:	13 1f       	adc	r17, r19
    38cc:	f8 01       	movw	r30, r16
    38ce:	10 82       	st	Z, r1
    38d0:	2e 96       	adiw	r28, 0x0e	; 14
    38d2:	e4 e0       	ldi	r30, 0x04	; 4
    38d4:	0c 94 3b 1c 	jmp	0x3876	; 0x3876 <__epilogue_restores__+0x1c>

000038d8 <vfprintf>:
    38d8:	ab e0       	ldi	r26, 0x0B	; 11
    38da:	b0 e0       	ldi	r27, 0x00	; 0
    38dc:	e2 e7       	ldi	r30, 0x72	; 114
    38de:	fc e1       	ldi	r31, 0x1C	; 28
    38e0:	0c 94 11 1c 	jmp	0x3822	; 0x3822 <__prologue_saves__>
    38e4:	3c 01       	movw	r6, r24
    38e6:	2b 01       	movw	r4, r22
    38e8:	5a 01       	movw	r10, r20
    38ea:	fc 01       	movw	r30, r24
    38ec:	17 82       	std	Z+7, r1	; 0x07
    38ee:	16 82       	std	Z+6, r1	; 0x06
    38f0:	83 81       	ldd	r24, Z+3	; 0x03
    38f2:	81 fd       	sbrc	r24, 1
    38f4:	03 c0       	rjmp	.+6      	; 0x38fc <vfprintf+0x24>
    38f6:	6f ef       	ldi	r22, 0xFF	; 255
    38f8:	7f ef       	ldi	r23, 0xFF	; 255
    38fa:	c6 c1       	rjmp	.+908    	; 0x3c88 <vfprintf+0x3b0>
    38fc:	9a e0       	ldi	r25, 0x0A	; 10
    38fe:	89 2e       	mov	r8, r25
    3900:	1e 01       	movw	r2, r28
    3902:	08 94       	sec
    3904:	21 1c       	adc	r2, r1
    3906:	31 1c       	adc	r3, r1
    3908:	f3 01       	movw	r30, r6
    390a:	23 81       	ldd	r18, Z+3	; 0x03
    390c:	f2 01       	movw	r30, r4
    390e:	23 fd       	sbrc	r18, 3
    3910:	85 91       	lpm	r24, Z+
    3912:	23 ff       	sbrs	r18, 3
    3914:	81 91       	ld	r24, Z+
    3916:	2f 01       	movw	r4, r30
    3918:	88 23       	and	r24, r24
    391a:	09 f4       	brne	.+2      	; 0x391e <vfprintf+0x46>
    391c:	b2 c1       	rjmp	.+868    	; 0x3c82 <vfprintf+0x3aa>
    391e:	85 32       	cpi	r24, 0x25	; 37
    3920:	39 f4       	brne	.+14     	; 0x3930 <vfprintf+0x58>
    3922:	23 fd       	sbrc	r18, 3
    3924:	85 91       	lpm	r24, Z+
    3926:	23 ff       	sbrs	r18, 3
    3928:	81 91       	ld	r24, Z+
    392a:	2f 01       	movw	r4, r30
    392c:	85 32       	cpi	r24, 0x25	; 37
    392e:	29 f4       	brne	.+10     	; 0x393a <vfprintf+0x62>
    3930:	90 e0       	ldi	r25, 0x00	; 0
    3932:	b3 01       	movw	r22, r6
    3934:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3938:	e7 cf       	rjmp	.-50     	; 0x3908 <vfprintf+0x30>
    393a:	98 2f       	mov	r25, r24
    393c:	ff 24       	eor	r15, r15
    393e:	ee 24       	eor	r14, r14
    3940:	99 24       	eor	r9, r9
    3942:	ff e1       	ldi	r31, 0x1F	; 31
    3944:	ff 15       	cp	r31, r15
    3946:	d0 f0       	brcs	.+52     	; 0x397c <vfprintf+0xa4>
    3948:	9b 32       	cpi	r25, 0x2B	; 43
    394a:	69 f0       	breq	.+26     	; 0x3966 <vfprintf+0x8e>
    394c:	9c 32       	cpi	r25, 0x2C	; 44
    394e:	28 f4       	brcc	.+10     	; 0x395a <vfprintf+0x82>
    3950:	90 32       	cpi	r25, 0x20	; 32
    3952:	59 f0       	breq	.+22     	; 0x396a <vfprintf+0x92>
    3954:	93 32       	cpi	r25, 0x23	; 35
    3956:	91 f4       	brne	.+36     	; 0x397c <vfprintf+0xa4>
    3958:	0e c0       	rjmp	.+28     	; 0x3976 <vfprintf+0x9e>
    395a:	9d 32       	cpi	r25, 0x2D	; 45
    395c:	49 f0       	breq	.+18     	; 0x3970 <vfprintf+0x98>
    395e:	90 33       	cpi	r25, 0x30	; 48
    3960:	69 f4       	brne	.+26     	; 0x397c <vfprintf+0xa4>
    3962:	41 e0       	ldi	r20, 0x01	; 1
    3964:	24 c0       	rjmp	.+72     	; 0x39ae <vfprintf+0xd6>
    3966:	52 e0       	ldi	r21, 0x02	; 2
    3968:	f5 2a       	or	r15, r21
    396a:	84 e0       	ldi	r24, 0x04	; 4
    396c:	f8 2a       	or	r15, r24
    396e:	28 c0       	rjmp	.+80     	; 0x39c0 <vfprintf+0xe8>
    3970:	98 e0       	ldi	r25, 0x08	; 8
    3972:	f9 2a       	or	r15, r25
    3974:	25 c0       	rjmp	.+74     	; 0x39c0 <vfprintf+0xe8>
    3976:	e0 e1       	ldi	r30, 0x10	; 16
    3978:	fe 2a       	or	r15, r30
    397a:	22 c0       	rjmp	.+68     	; 0x39c0 <vfprintf+0xe8>
    397c:	f7 fc       	sbrc	r15, 7
    397e:	29 c0       	rjmp	.+82     	; 0x39d2 <vfprintf+0xfa>
    3980:	89 2f       	mov	r24, r25
    3982:	80 53       	subi	r24, 0x30	; 48
    3984:	8a 30       	cpi	r24, 0x0A	; 10
    3986:	70 f4       	brcc	.+28     	; 0x39a4 <vfprintf+0xcc>
    3988:	f6 fe       	sbrs	r15, 6
    398a:	05 c0       	rjmp	.+10     	; 0x3996 <vfprintf+0xbe>
    398c:	98 9c       	mul	r9, r8
    398e:	90 2c       	mov	r9, r0
    3990:	11 24       	eor	r1, r1
    3992:	98 0e       	add	r9, r24
    3994:	15 c0       	rjmp	.+42     	; 0x39c0 <vfprintf+0xe8>
    3996:	e8 9c       	mul	r14, r8
    3998:	e0 2c       	mov	r14, r0
    399a:	11 24       	eor	r1, r1
    399c:	e8 0e       	add	r14, r24
    399e:	f0 e2       	ldi	r31, 0x20	; 32
    39a0:	ff 2a       	or	r15, r31
    39a2:	0e c0       	rjmp	.+28     	; 0x39c0 <vfprintf+0xe8>
    39a4:	9e 32       	cpi	r25, 0x2E	; 46
    39a6:	29 f4       	brne	.+10     	; 0x39b2 <vfprintf+0xda>
    39a8:	f6 fc       	sbrc	r15, 6
    39aa:	6b c1       	rjmp	.+726    	; 0x3c82 <vfprintf+0x3aa>
    39ac:	40 e4       	ldi	r20, 0x40	; 64
    39ae:	f4 2a       	or	r15, r20
    39b0:	07 c0       	rjmp	.+14     	; 0x39c0 <vfprintf+0xe8>
    39b2:	9c 36       	cpi	r25, 0x6C	; 108
    39b4:	19 f4       	brne	.+6      	; 0x39bc <vfprintf+0xe4>
    39b6:	50 e8       	ldi	r21, 0x80	; 128
    39b8:	f5 2a       	or	r15, r21
    39ba:	02 c0       	rjmp	.+4      	; 0x39c0 <vfprintf+0xe8>
    39bc:	98 36       	cpi	r25, 0x68	; 104
    39be:	49 f4       	brne	.+18     	; 0x39d2 <vfprintf+0xfa>
    39c0:	f2 01       	movw	r30, r4
    39c2:	23 fd       	sbrc	r18, 3
    39c4:	95 91       	lpm	r25, Z+
    39c6:	23 ff       	sbrs	r18, 3
    39c8:	91 91       	ld	r25, Z+
    39ca:	2f 01       	movw	r4, r30
    39cc:	99 23       	and	r25, r25
    39ce:	09 f0       	breq	.+2      	; 0x39d2 <vfprintf+0xfa>
    39d0:	b8 cf       	rjmp	.-144    	; 0x3942 <vfprintf+0x6a>
    39d2:	89 2f       	mov	r24, r25
    39d4:	85 54       	subi	r24, 0x45	; 69
    39d6:	83 30       	cpi	r24, 0x03	; 3
    39d8:	18 f0       	brcs	.+6      	; 0x39e0 <vfprintf+0x108>
    39da:	80 52       	subi	r24, 0x20	; 32
    39dc:	83 30       	cpi	r24, 0x03	; 3
    39de:	38 f4       	brcc	.+14     	; 0x39ee <vfprintf+0x116>
    39e0:	44 e0       	ldi	r20, 0x04	; 4
    39e2:	50 e0       	ldi	r21, 0x00	; 0
    39e4:	a4 0e       	add	r10, r20
    39e6:	b5 1e       	adc	r11, r21
    39e8:	5f e3       	ldi	r21, 0x3F	; 63
    39ea:	59 83       	std	Y+1, r21	; 0x01
    39ec:	0f c0       	rjmp	.+30     	; 0x3a0c <vfprintf+0x134>
    39ee:	93 36       	cpi	r25, 0x63	; 99
    39f0:	31 f0       	breq	.+12     	; 0x39fe <vfprintf+0x126>
    39f2:	93 37       	cpi	r25, 0x73	; 115
    39f4:	79 f0       	breq	.+30     	; 0x3a14 <vfprintf+0x13c>
    39f6:	93 35       	cpi	r25, 0x53	; 83
    39f8:	09 f0       	breq	.+2      	; 0x39fc <vfprintf+0x124>
    39fa:	56 c0       	rjmp	.+172    	; 0x3aa8 <vfprintf+0x1d0>
    39fc:	20 c0       	rjmp	.+64     	; 0x3a3e <vfprintf+0x166>
    39fe:	f5 01       	movw	r30, r10
    3a00:	80 81       	ld	r24, Z
    3a02:	89 83       	std	Y+1, r24	; 0x01
    3a04:	42 e0       	ldi	r20, 0x02	; 2
    3a06:	50 e0       	ldi	r21, 0x00	; 0
    3a08:	a4 0e       	add	r10, r20
    3a0a:	b5 1e       	adc	r11, r21
    3a0c:	61 01       	movw	r12, r2
    3a0e:	01 e0       	ldi	r16, 0x01	; 1
    3a10:	10 e0       	ldi	r17, 0x00	; 0
    3a12:	12 c0       	rjmp	.+36     	; 0x3a38 <vfprintf+0x160>
    3a14:	f5 01       	movw	r30, r10
    3a16:	c0 80       	ld	r12, Z
    3a18:	d1 80       	ldd	r13, Z+1	; 0x01
    3a1a:	f6 fc       	sbrc	r15, 6
    3a1c:	03 c0       	rjmp	.+6      	; 0x3a24 <vfprintf+0x14c>
    3a1e:	6f ef       	ldi	r22, 0xFF	; 255
    3a20:	7f ef       	ldi	r23, 0xFF	; 255
    3a22:	02 c0       	rjmp	.+4      	; 0x3a28 <vfprintf+0x150>
    3a24:	69 2d       	mov	r22, r9
    3a26:	70 e0       	ldi	r23, 0x00	; 0
    3a28:	42 e0       	ldi	r20, 0x02	; 2
    3a2a:	50 e0       	ldi	r21, 0x00	; 0
    3a2c:	a4 0e       	add	r10, r20
    3a2e:	b5 1e       	adc	r11, r21
    3a30:	c6 01       	movw	r24, r12
    3a32:	0e 94 54 1e 	call	0x3ca8	; 0x3ca8 <strnlen>
    3a36:	8c 01       	movw	r16, r24
    3a38:	5f e7       	ldi	r21, 0x7F	; 127
    3a3a:	f5 22       	and	r15, r21
    3a3c:	14 c0       	rjmp	.+40     	; 0x3a66 <vfprintf+0x18e>
    3a3e:	f5 01       	movw	r30, r10
    3a40:	c0 80       	ld	r12, Z
    3a42:	d1 80       	ldd	r13, Z+1	; 0x01
    3a44:	f6 fc       	sbrc	r15, 6
    3a46:	03 c0       	rjmp	.+6      	; 0x3a4e <vfprintf+0x176>
    3a48:	6f ef       	ldi	r22, 0xFF	; 255
    3a4a:	7f ef       	ldi	r23, 0xFF	; 255
    3a4c:	02 c0       	rjmp	.+4      	; 0x3a52 <vfprintf+0x17a>
    3a4e:	69 2d       	mov	r22, r9
    3a50:	70 e0       	ldi	r23, 0x00	; 0
    3a52:	42 e0       	ldi	r20, 0x02	; 2
    3a54:	50 e0       	ldi	r21, 0x00	; 0
    3a56:	a4 0e       	add	r10, r20
    3a58:	b5 1e       	adc	r11, r21
    3a5a:	c6 01       	movw	r24, r12
    3a5c:	0e 94 49 1e 	call	0x3c92	; 0x3c92 <strnlen_P>
    3a60:	8c 01       	movw	r16, r24
    3a62:	50 e8       	ldi	r21, 0x80	; 128
    3a64:	f5 2a       	or	r15, r21
    3a66:	f3 fe       	sbrs	r15, 3
    3a68:	07 c0       	rjmp	.+14     	; 0x3a78 <vfprintf+0x1a0>
    3a6a:	1a c0       	rjmp	.+52     	; 0x3aa0 <vfprintf+0x1c8>
    3a6c:	80 e2       	ldi	r24, 0x20	; 32
    3a6e:	90 e0       	ldi	r25, 0x00	; 0
    3a70:	b3 01       	movw	r22, r6
    3a72:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3a76:	ea 94       	dec	r14
    3a78:	8e 2d       	mov	r24, r14
    3a7a:	90 e0       	ldi	r25, 0x00	; 0
    3a7c:	08 17       	cp	r16, r24
    3a7e:	19 07       	cpc	r17, r25
    3a80:	a8 f3       	brcs	.-22     	; 0x3a6c <vfprintf+0x194>
    3a82:	0e c0       	rjmp	.+28     	; 0x3aa0 <vfprintf+0x1c8>
    3a84:	f6 01       	movw	r30, r12
    3a86:	f7 fc       	sbrc	r15, 7
    3a88:	85 91       	lpm	r24, Z+
    3a8a:	f7 fe       	sbrs	r15, 7
    3a8c:	81 91       	ld	r24, Z+
    3a8e:	6f 01       	movw	r12, r30
    3a90:	90 e0       	ldi	r25, 0x00	; 0
    3a92:	b3 01       	movw	r22, r6
    3a94:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3a98:	e1 10       	cpse	r14, r1
    3a9a:	ea 94       	dec	r14
    3a9c:	01 50       	subi	r16, 0x01	; 1
    3a9e:	10 40       	sbci	r17, 0x00	; 0
    3aa0:	01 15       	cp	r16, r1
    3aa2:	11 05       	cpc	r17, r1
    3aa4:	79 f7       	brne	.-34     	; 0x3a84 <vfprintf+0x1ac>
    3aa6:	ea c0       	rjmp	.+468    	; 0x3c7c <vfprintf+0x3a4>
    3aa8:	94 36       	cpi	r25, 0x64	; 100
    3aaa:	11 f0       	breq	.+4      	; 0x3ab0 <vfprintf+0x1d8>
    3aac:	99 36       	cpi	r25, 0x69	; 105
    3aae:	69 f5       	brne	.+90     	; 0x3b0a <vfprintf+0x232>
    3ab0:	f7 fe       	sbrs	r15, 7
    3ab2:	08 c0       	rjmp	.+16     	; 0x3ac4 <vfprintf+0x1ec>
    3ab4:	f5 01       	movw	r30, r10
    3ab6:	20 81       	ld	r18, Z
    3ab8:	31 81       	ldd	r19, Z+1	; 0x01
    3aba:	42 81       	ldd	r20, Z+2	; 0x02
    3abc:	53 81       	ldd	r21, Z+3	; 0x03
    3abe:	84 e0       	ldi	r24, 0x04	; 4
    3ac0:	90 e0       	ldi	r25, 0x00	; 0
    3ac2:	0a c0       	rjmp	.+20     	; 0x3ad8 <vfprintf+0x200>
    3ac4:	f5 01       	movw	r30, r10
    3ac6:	80 81       	ld	r24, Z
    3ac8:	91 81       	ldd	r25, Z+1	; 0x01
    3aca:	9c 01       	movw	r18, r24
    3acc:	44 27       	eor	r20, r20
    3ace:	37 fd       	sbrc	r19, 7
    3ad0:	40 95       	com	r20
    3ad2:	54 2f       	mov	r21, r20
    3ad4:	82 e0       	ldi	r24, 0x02	; 2
    3ad6:	90 e0       	ldi	r25, 0x00	; 0
    3ad8:	a8 0e       	add	r10, r24
    3ada:	b9 1e       	adc	r11, r25
    3adc:	9f e6       	ldi	r25, 0x6F	; 111
    3ade:	f9 22       	and	r15, r25
    3ae0:	57 ff       	sbrs	r21, 7
    3ae2:	09 c0       	rjmp	.+18     	; 0x3af6 <vfprintf+0x21e>
    3ae4:	50 95       	com	r21
    3ae6:	40 95       	com	r20
    3ae8:	30 95       	com	r19
    3aea:	21 95       	neg	r18
    3aec:	3f 4f       	sbci	r19, 0xFF	; 255
    3aee:	4f 4f       	sbci	r20, 0xFF	; 255
    3af0:	5f 4f       	sbci	r21, 0xFF	; 255
    3af2:	e0 e8       	ldi	r30, 0x80	; 128
    3af4:	fe 2a       	or	r15, r30
    3af6:	ca 01       	movw	r24, r20
    3af8:	b9 01       	movw	r22, r18
    3afa:	a1 01       	movw	r20, r2
    3afc:	2a e0       	ldi	r18, 0x0A	; 10
    3afe:	30 e0       	ldi	r19, 0x00	; 0
    3b00:	0e 94 8b 1e 	call	0x3d16	; 0x3d16 <__ultoa_invert>
    3b04:	d8 2e       	mov	r13, r24
    3b06:	d2 18       	sub	r13, r2
    3b08:	40 c0       	rjmp	.+128    	; 0x3b8a <vfprintf+0x2b2>
    3b0a:	95 37       	cpi	r25, 0x75	; 117
    3b0c:	29 f4       	brne	.+10     	; 0x3b18 <vfprintf+0x240>
    3b0e:	1f 2d       	mov	r17, r15
    3b10:	1f 7e       	andi	r17, 0xEF	; 239
    3b12:	2a e0       	ldi	r18, 0x0A	; 10
    3b14:	30 e0       	ldi	r19, 0x00	; 0
    3b16:	1d c0       	rjmp	.+58     	; 0x3b52 <vfprintf+0x27a>
    3b18:	1f 2d       	mov	r17, r15
    3b1a:	19 7f       	andi	r17, 0xF9	; 249
    3b1c:	9f 36       	cpi	r25, 0x6F	; 111
    3b1e:	61 f0       	breq	.+24     	; 0x3b38 <vfprintf+0x260>
    3b20:	90 37       	cpi	r25, 0x70	; 112
    3b22:	20 f4       	brcc	.+8      	; 0x3b2c <vfprintf+0x254>
    3b24:	98 35       	cpi	r25, 0x58	; 88
    3b26:	09 f0       	breq	.+2      	; 0x3b2a <vfprintf+0x252>
    3b28:	ac c0       	rjmp	.+344    	; 0x3c82 <vfprintf+0x3aa>
    3b2a:	0f c0       	rjmp	.+30     	; 0x3b4a <vfprintf+0x272>
    3b2c:	90 37       	cpi	r25, 0x70	; 112
    3b2e:	39 f0       	breq	.+14     	; 0x3b3e <vfprintf+0x266>
    3b30:	98 37       	cpi	r25, 0x78	; 120
    3b32:	09 f0       	breq	.+2      	; 0x3b36 <vfprintf+0x25e>
    3b34:	a6 c0       	rjmp	.+332    	; 0x3c82 <vfprintf+0x3aa>
    3b36:	04 c0       	rjmp	.+8      	; 0x3b40 <vfprintf+0x268>
    3b38:	28 e0       	ldi	r18, 0x08	; 8
    3b3a:	30 e0       	ldi	r19, 0x00	; 0
    3b3c:	0a c0       	rjmp	.+20     	; 0x3b52 <vfprintf+0x27a>
    3b3e:	10 61       	ori	r17, 0x10	; 16
    3b40:	14 fd       	sbrc	r17, 4
    3b42:	14 60       	ori	r17, 0x04	; 4
    3b44:	20 e1       	ldi	r18, 0x10	; 16
    3b46:	30 e0       	ldi	r19, 0x00	; 0
    3b48:	04 c0       	rjmp	.+8      	; 0x3b52 <vfprintf+0x27a>
    3b4a:	14 fd       	sbrc	r17, 4
    3b4c:	16 60       	ori	r17, 0x06	; 6
    3b4e:	20 e1       	ldi	r18, 0x10	; 16
    3b50:	32 e0       	ldi	r19, 0x02	; 2
    3b52:	17 ff       	sbrs	r17, 7
    3b54:	08 c0       	rjmp	.+16     	; 0x3b66 <vfprintf+0x28e>
    3b56:	f5 01       	movw	r30, r10
    3b58:	60 81       	ld	r22, Z
    3b5a:	71 81       	ldd	r23, Z+1	; 0x01
    3b5c:	82 81       	ldd	r24, Z+2	; 0x02
    3b5e:	93 81       	ldd	r25, Z+3	; 0x03
    3b60:	44 e0       	ldi	r20, 0x04	; 4
    3b62:	50 e0       	ldi	r21, 0x00	; 0
    3b64:	08 c0       	rjmp	.+16     	; 0x3b76 <vfprintf+0x29e>
    3b66:	f5 01       	movw	r30, r10
    3b68:	80 81       	ld	r24, Z
    3b6a:	91 81       	ldd	r25, Z+1	; 0x01
    3b6c:	bc 01       	movw	r22, r24
    3b6e:	80 e0       	ldi	r24, 0x00	; 0
    3b70:	90 e0       	ldi	r25, 0x00	; 0
    3b72:	42 e0       	ldi	r20, 0x02	; 2
    3b74:	50 e0       	ldi	r21, 0x00	; 0
    3b76:	a4 0e       	add	r10, r20
    3b78:	b5 1e       	adc	r11, r21
    3b7a:	a1 01       	movw	r20, r2
    3b7c:	0e 94 8b 1e 	call	0x3d16	; 0x3d16 <__ultoa_invert>
    3b80:	d8 2e       	mov	r13, r24
    3b82:	d2 18       	sub	r13, r2
    3b84:	8f e7       	ldi	r24, 0x7F	; 127
    3b86:	f8 2e       	mov	r15, r24
    3b88:	f1 22       	and	r15, r17
    3b8a:	f6 fe       	sbrs	r15, 6
    3b8c:	0b c0       	rjmp	.+22     	; 0x3ba4 <vfprintf+0x2cc>
    3b8e:	5e ef       	ldi	r21, 0xFE	; 254
    3b90:	f5 22       	and	r15, r21
    3b92:	d9 14       	cp	r13, r9
    3b94:	38 f4       	brcc	.+14     	; 0x3ba4 <vfprintf+0x2cc>
    3b96:	f4 fe       	sbrs	r15, 4
    3b98:	07 c0       	rjmp	.+14     	; 0x3ba8 <vfprintf+0x2d0>
    3b9a:	f2 fc       	sbrc	r15, 2
    3b9c:	05 c0       	rjmp	.+10     	; 0x3ba8 <vfprintf+0x2d0>
    3b9e:	8f ee       	ldi	r24, 0xEF	; 239
    3ba0:	f8 22       	and	r15, r24
    3ba2:	02 c0       	rjmp	.+4      	; 0x3ba8 <vfprintf+0x2d0>
    3ba4:	1d 2d       	mov	r17, r13
    3ba6:	01 c0       	rjmp	.+2      	; 0x3baa <vfprintf+0x2d2>
    3ba8:	19 2d       	mov	r17, r9
    3baa:	f4 fe       	sbrs	r15, 4
    3bac:	0d c0       	rjmp	.+26     	; 0x3bc8 <vfprintf+0x2f0>
    3bae:	fe 01       	movw	r30, r28
    3bb0:	ed 0d       	add	r30, r13
    3bb2:	f1 1d       	adc	r31, r1
    3bb4:	80 81       	ld	r24, Z
    3bb6:	80 33       	cpi	r24, 0x30	; 48
    3bb8:	19 f4       	brne	.+6      	; 0x3bc0 <vfprintf+0x2e8>
    3bba:	99 ee       	ldi	r25, 0xE9	; 233
    3bbc:	f9 22       	and	r15, r25
    3bbe:	08 c0       	rjmp	.+16     	; 0x3bd0 <vfprintf+0x2f8>
    3bc0:	1f 5f       	subi	r17, 0xFF	; 255
    3bc2:	f2 fe       	sbrs	r15, 2
    3bc4:	05 c0       	rjmp	.+10     	; 0x3bd0 <vfprintf+0x2f8>
    3bc6:	03 c0       	rjmp	.+6      	; 0x3bce <vfprintf+0x2f6>
    3bc8:	8f 2d       	mov	r24, r15
    3bca:	86 78       	andi	r24, 0x86	; 134
    3bcc:	09 f0       	breq	.+2      	; 0x3bd0 <vfprintf+0x2f8>
    3bce:	1f 5f       	subi	r17, 0xFF	; 255
    3bd0:	0f 2d       	mov	r16, r15
    3bd2:	f3 fc       	sbrc	r15, 3
    3bd4:	14 c0       	rjmp	.+40     	; 0x3bfe <vfprintf+0x326>
    3bd6:	f0 fe       	sbrs	r15, 0
    3bd8:	0f c0       	rjmp	.+30     	; 0x3bf8 <vfprintf+0x320>
    3bda:	1e 15       	cp	r17, r14
    3bdc:	10 f0       	brcs	.+4      	; 0x3be2 <vfprintf+0x30a>
    3bde:	9d 2c       	mov	r9, r13
    3be0:	0b c0       	rjmp	.+22     	; 0x3bf8 <vfprintf+0x320>
    3be2:	9d 2c       	mov	r9, r13
    3be4:	9e 0c       	add	r9, r14
    3be6:	91 1a       	sub	r9, r17
    3be8:	1e 2d       	mov	r17, r14
    3bea:	06 c0       	rjmp	.+12     	; 0x3bf8 <vfprintf+0x320>
    3bec:	80 e2       	ldi	r24, 0x20	; 32
    3bee:	90 e0       	ldi	r25, 0x00	; 0
    3bf0:	b3 01       	movw	r22, r6
    3bf2:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3bf6:	1f 5f       	subi	r17, 0xFF	; 255
    3bf8:	1e 15       	cp	r17, r14
    3bfa:	c0 f3       	brcs	.-16     	; 0x3bec <vfprintf+0x314>
    3bfc:	04 c0       	rjmp	.+8      	; 0x3c06 <vfprintf+0x32e>
    3bfe:	1e 15       	cp	r17, r14
    3c00:	10 f4       	brcc	.+4      	; 0x3c06 <vfprintf+0x32e>
    3c02:	e1 1a       	sub	r14, r17
    3c04:	01 c0       	rjmp	.+2      	; 0x3c08 <vfprintf+0x330>
    3c06:	ee 24       	eor	r14, r14
    3c08:	04 ff       	sbrs	r16, 4
    3c0a:	0f c0       	rjmp	.+30     	; 0x3c2a <vfprintf+0x352>
    3c0c:	80 e3       	ldi	r24, 0x30	; 48
    3c0e:	90 e0       	ldi	r25, 0x00	; 0
    3c10:	b3 01       	movw	r22, r6
    3c12:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3c16:	02 ff       	sbrs	r16, 2
    3c18:	1d c0       	rjmp	.+58     	; 0x3c54 <vfprintf+0x37c>
    3c1a:	01 fd       	sbrc	r16, 1
    3c1c:	03 c0       	rjmp	.+6      	; 0x3c24 <vfprintf+0x34c>
    3c1e:	88 e7       	ldi	r24, 0x78	; 120
    3c20:	90 e0       	ldi	r25, 0x00	; 0
    3c22:	0e c0       	rjmp	.+28     	; 0x3c40 <vfprintf+0x368>
    3c24:	88 e5       	ldi	r24, 0x58	; 88
    3c26:	90 e0       	ldi	r25, 0x00	; 0
    3c28:	0b c0       	rjmp	.+22     	; 0x3c40 <vfprintf+0x368>
    3c2a:	80 2f       	mov	r24, r16
    3c2c:	86 78       	andi	r24, 0x86	; 134
    3c2e:	91 f0       	breq	.+36     	; 0x3c54 <vfprintf+0x37c>
    3c30:	01 ff       	sbrs	r16, 1
    3c32:	02 c0       	rjmp	.+4      	; 0x3c38 <vfprintf+0x360>
    3c34:	8b e2       	ldi	r24, 0x2B	; 43
    3c36:	01 c0       	rjmp	.+2      	; 0x3c3a <vfprintf+0x362>
    3c38:	80 e2       	ldi	r24, 0x20	; 32
    3c3a:	f7 fc       	sbrc	r15, 7
    3c3c:	8d e2       	ldi	r24, 0x2D	; 45
    3c3e:	90 e0       	ldi	r25, 0x00	; 0
    3c40:	b3 01       	movw	r22, r6
    3c42:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3c46:	06 c0       	rjmp	.+12     	; 0x3c54 <vfprintf+0x37c>
    3c48:	80 e3       	ldi	r24, 0x30	; 48
    3c4a:	90 e0       	ldi	r25, 0x00	; 0
    3c4c:	b3 01       	movw	r22, r6
    3c4e:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3c52:	9a 94       	dec	r9
    3c54:	d9 14       	cp	r13, r9
    3c56:	c0 f3       	brcs	.-16     	; 0x3c48 <vfprintf+0x370>
    3c58:	da 94       	dec	r13
    3c5a:	f1 01       	movw	r30, r2
    3c5c:	ed 0d       	add	r30, r13
    3c5e:	f1 1d       	adc	r31, r1
    3c60:	80 81       	ld	r24, Z
    3c62:	90 e0       	ldi	r25, 0x00	; 0
    3c64:	b3 01       	movw	r22, r6
    3c66:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3c6a:	dd 20       	and	r13, r13
    3c6c:	a9 f7       	brne	.-22     	; 0x3c58 <vfprintf+0x380>
    3c6e:	06 c0       	rjmp	.+12     	; 0x3c7c <vfprintf+0x3a4>
    3c70:	80 e2       	ldi	r24, 0x20	; 32
    3c72:	90 e0       	ldi	r25, 0x00	; 0
    3c74:	b3 01       	movw	r22, r6
    3c76:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <fputc>
    3c7a:	ea 94       	dec	r14
    3c7c:	ee 20       	and	r14, r14
    3c7e:	c1 f7       	brne	.-16     	; 0x3c70 <vfprintf+0x398>
    3c80:	43 ce       	rjmp	.-890    	; 0x3908 <vfprintf+0x30>
    3c82:	f3 01       	movw	r30, r6
    3c84:	66 81       	ldd	r22, Z+6	; 0x06
    3c86:	77 81       	ldd	r23, Z+7	; 0x07
    3c88:	cb 01       	movw	r24, r22
    3c8a:	2b 96       	adiw	r28, 0x0b	; 11
    3c8c:	e2 e1       	ldi	r30, 0x12	; 18
    3c8e:	0c 94 2d 1c 	jmp	0x385a	; 0x385a <__epilogue_restores__>

00003c92 <strnlen_P>:
    3c92:	fc 01       	movw	r30, r24
    3c94:	05 90       	lpm	r0, Z+
    3c96:	61 50       	subi	r22, 0x01	; 1
    3c98:	70 40       	sbci	r23, 0x00	; 0
    3c9a:	01 10       	cpse	r0, r1
    3c9c:	d8 f7       	brcc	.-10     	; 0x3c94 <strnlen_P+0x2>
    3c9e:	80 95       	com	r24
    3ca0:	90 95       	com	r25
    3ca2:	8e 0f       	add	r24, r30
    3ca4:	9f 1f       	adc	r25, r31
    3ca6:	08 95       	ret

00003ca8 <strnlen>:
    3ca8:	fc 01       	movw	r30, r24
    3caa:	61 50       	subi	r22, 0x01	; 1
    3cac:	70 40       	sbci	r23, 0x00	; 0
    3cae:	01 90       	ld	r0, Z+
    3cb0:	01 10       	cpse	r0, r1
    3cb2:	d8 f7       	brcc	.-10     	; 0x3caa <strnlen+0x2>
    3cb4:	80 95       	com	r24
    3cb6:	90 95       	com	r25
    3cb8:	8e 0f       	add	r24, r30
    3cba:	9f 1f       	adc	r25, r31
    3cbc:	08 95       	ret

00003cbe <fputc>:
    3cbe:	0f 93       	push	r16
    3cc0:	1f 93       	push	r17
    3cc2:	cf 93       	push	r28
    3cc4:	df 93       	push	r29
    3cc6:	8c 01       	movw	r16, r24
    3cc8:	eb 01       	movw	r28, r22
    3cca:	8b 81       	ldd	r24, Y+3	; 0x03
    3ccc:	81 ff       	sbrs	r24, 1
    3cce:	1b c0       	rjmp	.+54     	; 0x3d06 <fputc+0x48>
    3cd0:	82 ff       	sbrs	r24, 2
    3cd2:	0d c0       	rjmp	.+26     	; 0x3cee <fputc+0x30>
    3cd4:	2e 81       	ldd	r18, Y+6	; 0x06
    3cd6:	3f 81       	ldd	r19, Y+7	; 0x07
    3cd8:	8c 81       	ldd	r24, Y+4	; 0x04
    3cda:	9d 81       	ldd	r25, Y+5	; 0x05
    3cdc:	28 17       	cp	r18, r24
    3cde:	39 07       	cpc	r19, r25
    3ce0:	64 f4       	brge	.+24     	; 0x3cfa <fputc+0x3c>
    3ce2:	e8 81       	ld	r30, Y
    3ce4:	f9 81       	ldd	r31, Y+1	; 0x01
    3ce6:	01 93       	st	Z+, r16
    3ce8:	f9 83       	std	Y+1, r31	; 0x01
    3cea:	e8 83       	st	Y, r30
    3cec:	06 c0       	rjmp	.+12     	; 0x3cfa <fputc+0x3c>
    3cee:	e8 85       	ldd	r30, Y+8	; 0x08
    3cf0:	f9 85       	ldd	r31, Y+9	; 0x09
    3cf2:	80 2f       	mov	r24, r16
    3cf4:	09 95       	icall
    3cf6:	89 2b       	or	r24, r25
    3cf8:	31 f4       	brne	.+12     	; 0x3d06 <fputc+0x48>
    3cfa:	8e 81       	ldd	r24, Y+6	; 0x06
    3cfc:	9f 81       	ldd	r25, Y+7	; 0x07
    3cfe:	01 96       	adiw	r24, 0x01	; 1
    3d00:	9f 83       	std	Y+7, r25	; 0x07
    3d02:	8e 83       	std	Y+6, r24	; 0x06
    3d04:	02 c0       	rjmp	.+4      	; 0x3d0a <fputc+0x4c>
    3d06:	0f ef       	ldi	r16, 0xFF	; 255
    3d08:	1f ef       	ldi	r17, 0xFF	; 255
    3d0a:	c8 01       	movw	r24, r16
    3d0c:	df 91       	pop	r29
    3d0e:	cf 91       	pop	r28
    3d10:	1f 91       	pop	r17
    3d12:	0f 91       	pop	r16
    3d14:	08 95       	ret

00003d16 <__ultoa_invert>:
    3d16:	fa 01       	movw	r30, r20
    3d18:	aa 27       	eor	r26, r26
    3d1a:	28 30       	cpi	r18, 0x08	; 8
    3d1c:	51 f1       	breq	.+84     	; 0x3d72 <__ultoa_invert+0x5c>
    3d1e:	20 31       	cpi	r18, 0x10	; 16
    3d20:	81 f1       	breq	.+96     	; 0x3d82 <__ultoa_invert+0x6c>
    3d22:	e8 94       	clt
    3d24:	6f 93       	push	r22
    3d26:	6e 7f       	andi	r22, 0xFE	; 254
    3d28:	6e 5f       	subi	r22, 0xFE	; 254
    3d2a:	7f 4f       	sbci	r23, 0xFF	; 255
    3d2c:	8f 4f       	sbci	r24, 0xFF	; 255
    3d2e:	9f 4f       	sbci	r25, 0xFF	; 255
    3d30:	af 4f       	sbci	r26, 0xFF	; 255
    3d32:	b1 e0       	ldi	r27, 0x01	; 1
    3d34:	3e d0       	rcall	.+124    	; 0x3db2 <__ultoa_invert+0x9c>
    3d36:	b4 e0       	ldi	r27, 0x04	; 4
    3d38:	3c d0       	rcall	.+120    	; 0x3db2 <__ultoa_invert+0x9c>
    3d3a:	67 0f       	add	r22, r23
    3d3c:	78 1f       	adc	r23, r24
    3d3e:	89 1f       	adc	r24, r25
    3d40:	9a 1f       	adc	r25, r26
    3d42:	a1 1d       	adc	r26, r1
    3d44:	68 0f       	add	r22, r24
    3d46:	79 1f       	adc	r23, r25
    3d48:	8a 1f       	adc	r24, r26
    3d4a:	91 1d       	adc	r25, r1
    3d4c:	a1 1d       	adc	r26, r1
    3d4e:	6a 0f       	add	r22, r26
    3d50:	71 1d       	adc	r23, r1
    3d52:	81 1d       	adc	r24, r1
    3d54:	91 1d       	adc	r25, r1
    3d56:	a1 1d       	adc	r26, r1
    3d58:	20 d0       	rcall	.+64     	; 0x3d9a <__ultoa_invert+0x84>
    3d5a:	09 f4       	brne	.+2      	; 0x3d5e <__ultoa_invert+0x48>
    3d5c:	68 94       	set
    3d5e:	3f 91       	pop	r19
    3d60:	2a e0       	ldi	r18, 0x0A	; 10
    3d62:	26 9f       	mul	r18, r22
    3d64:	11 24       	eor	r1, r1
    3d66:	30 19       	sub	r19, r0
    3d68:	30 5d       	subi	r19, 0xD0	; 208
    3d6a:	31 93       	st	Z+, r19
    3d6c:	de f6       	brtc	.-74     	; 0x3d24 <__ultoa_invert+0xe>
    3d6e:	cf 01       	movw	r24, r30
    3d70:	08 95       	ret
    3d72:	46 2f       	mov	r20, r22
    3d74:	47 70       	andi	r20, 0x07	; 7
    3d76:	40 5d       	subi	r20, 0xD0	; 208
    3d78:	41 93       	st	Z+, r20
    3d7a:	b3 e0       	ldi	r27, 0x03	; 3
    3d7c:	0f d0       	rcall	.+30     	; 0x3d9c <__ultoa_invert+0x86>
    3d7e:	c9 f7       	brne	.-14     	; 0x3d72 <__ultoa_invert+0x5c>
    3d80:	f6 cf       	rjmp	.-20     	; 0x3d6e <__ultoa_invert+0x58>
    3d82:	46 2f       	mov	r20, r22
    3d84:	4f 70       	andi	r20, 0x0F	; 15
    3d86:	40 5d       	subi	r20, 0xD0	; 208
    3d88:	4a 33       	cpi	r20, 0x3A	; 58
    3d8a:	18 f0       	brcs	.+6      	; 0x3d92 <__ultoa_invert+0x7c>
    3d8c:	49 5d       	subi	r20, 0xD9	; 217
    3d8e:	31 fd       	sbrc	r19, 1
    3d90:	40 52       	subi	r20, 0x20	; 32
    3d92:	41 93       	st	Z+, r20
    3d94:	02 d0       	rcall	.+4      	; 0x3d9a <__ultoa_invert+0x84>
    3d96:	a9 f7       	brne	.-22     	; 0x3d82 <__ultoa_invert+0x6c>
    3d98:	ea cf       	rjmp	.-44     	; 0x3d6e <__ultoa_invert+0x58>
    3d9a:	b4 e0       	ldi	r27, 0x04	; 4
    3d9c:	a6 95       	lsr	r26
    3d9e:	97 95       	ror	r25
    3da0:	87 95       	ror	r24
    3da2:	77 95       	ror	r23
    3da4:	67 95       	ror	r22
    3da6:	ba 95       	dec	r27
    3da8:	c9 f7       	brne	.-14     	; 0x3d9c <__ultoa_invert+0x86>
    3daa:	00 97       	sbiw	r24, 0x00	; 0
    3dac:	61 05       	cpc	r22, r1
    3dae:	71 05       	cpc	r23, r1
    3db0:	08 95       	ret
    3db2:	9b 01       	movw	r18, r22
    3db4:	ac 01       	movw	r20, r24
    3db6:	0a 2e       	mov	r0, r26
    3db8:	06 94       	lsr	r0
    3dba:	57 95       	ror	r21
    3dbc:	47 95       	ror	r20
    3dbe:	37 95       	ror	r19
    3dc0:	27 95       	ror	r18
    3dc2:	ba 95       	dec	r27
    3dc4:	c9 f7       	brne	.-14     	; 0x3db8 <__ultoa_invert+0xa2>
    3dc6:	62 0f       	add	r22, r18
    3dc8:	73 1f       	adc	r23, r19
    3dca:	84 1f       	adc	r24, r20
    3dcc:	95 1f       	adc	r25, r21
    3dce:	a0 1d       	adc	r26, r0
    3dd0:	08 95       	ret

00003dd2 <_exit>:
    3dd2:	f8 94       	cli

00003dd4 <__stop_program>:
    3dd4:	ff cf       	rjmp	.-2      	; 0x3dd4 <__stop_program>
