INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d_mil/counter/counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/d_mil/counter/counter.srcs/sources_1/new/counter.v:41]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/d_mil/counter/counter.srcs/sources_1/new/counter.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/d_mil/counter/counter.srcs/sources_1/new/counter.v:37]
ERROR: [VRFC 10-2865] module 'counter' ignored due to previous errors [C:/Users/d_mil/counter/counter.srcs/sources_1/new/counter.v:23]
