Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.78 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.79 secs
 
--> Reading design: hsync.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hsync.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hsync"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : hsync
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ajda/Documents/Projekti/VGA/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/Ajda/Documents/Projekti/VGA/hsync.vhd" in Library work.
Entity <hsync> compiled.
Entity <hsync> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hsync> in library <work> (architecture <behavioral>) with generics.
	back_porch = 32
	column_width = 10
	display_time = 1280
	front_porch = 96
	hcount_width = 11
	scan_time = 1600
	sync_pulse = 192

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	width = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <hsync> in library <work> (Architecture <behavioral>).
	back_porch = 32
	column_width = 10
	display_time = 1280
	front_porch = 96
	hcount_width = 11
	scan_time = 1600
	sync_pulse = 192
WARNING:Xst:819 - "C:/Users/Ajda/Documents/Projekti/VGA/hsync.vhd" line 83: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hsync>, <rowclk>, <hvidon>, <column>
INFO:Xst:2679 - Register <enable> in unit <hsync> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <hsync> analyzed. Unit <hsync> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <behavioral>).
	width = 11
Entity <counter> analyzed. Unit <counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "C:/Users/Ajda/Documents/Projekti/VGA/counter.vhd".
    Found 11-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <hsync>.
    Related source file is "C:/Users/Ajda/Documents/Projekti/VGA/hsync.vhd".
    Found 10-bit register for signal <column>.
    Found 12-bit comparator less for signal <column$cmp_lt0000> created at line 108.
    Found 1-bit register for signal <hsync>.
    Found 12-bit comparator greater for signal <hsync$cmp_gt0000> created at line 103.
    Found 12-bit comparator less for signal <hsync$cmp_lt0000> created at line 103.
    Found 1-bit register for signal <hvidon>.
    Found 12-bit comparator greatequal for signal <hvidon$cmp_ge0000> created at line 118.
    Found 1-bit register for signal <rowclk>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hsync> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 3
 10-bit register                                       : 1
# Comparators                                          : 4
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 4
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hsync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hsync, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hsync.ngr
Top Level Output File Name         : hsync
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 57
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 12
#      LUT2                        : 1
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT4                        : 6
#      LUT4_L                      : 1
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 24
#      FDR                         : 14
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       21  out of   4656     0%  
 Number of Slice Flip Flops:             24  out of   9312     0%  
 Number of 4 input LUTs:                 27  out of   9312     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.914ns (Maximum Frequency: 203.486MHz)
   Minimum input arrival time before clock: 5.085ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 4.914ns (frequency: 203.486MHz)
  Total number of paths / destination ports: 137 / 34
-------------------------------------------------------------------------
Delay:               4.914ns (Levels of Logic = 9)
  Source:            cnt/count_0 (FF)
  Destination:       hsync (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: cnt/count_0 to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  cnt/count_0 (cnt/count_0)
     LUT4:I0->O            1   0.612   0.000  Mcompar_hsync_cmp_gt0000_lut<0> (Mcompar_hsync_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_hsync_cmp_gt0000_cy<0> (Mcompar_hsync_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hsync_cmp_gt0000_cy<1> (Mcompar_hsync_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hsync_cmp_gt0000_cy<2> (Mcompar_hsync_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hsync_cmp_gt0000_cy<3> (Mcompar_hsync_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hsync_cmp_gt0000_cy<4> (Mcompar_hsync_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hsync_cmp_gt0000_cy<5> (Mcompar_hsync_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.399   0.360  Mcompar_hsync_cmp_gt0000_cy<6> (Mcompar_hsync_cmp_gt0000_cy<6>)
     LUT4:I3->O            1   0.612   0.357  hsync_or000036 (hsync_or0000)
     FDR:R                     0.795          hsync
    ----------------------------------------
    Total                      4.914ns (3.594ns logic, 1.320ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.085ns (Levels of Logic = 3)
  Source:            reset_i (PAD)
  Destination:       rowclk (FF)
  Destination Clock: clk_i rising

  Data Path: reset_i to rowclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.106   1.216  reset_i_IBUF (reset_i_IBUF)
     LUT4:I0->O            1   0.612   0.387  rowclk_or00008 (rowclk_or00008)
     LUT3:I2->O            1   0.612   0.357  rowclk_or000044 (rowclk_or0000)
     FDR:R                     0.795          rowclk
    ----------------------------------------
    Total                      5.085ns (3.125ns logic, 1.960ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rowclk (FF)
  Destination:       rowclk_o (PAD)
  Source Clock:      clk_i rising

  Data Path: rowclk to rowclk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  rowclk (rowclk)
     OBUF:I->O                 3.169          rowclk_o_OBUF (rowclk_o)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.19 secs
 
--> 

Total memory usage is 255388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

