================================================================================ 
Commit: c574f2c1eccc6ecc217153a567d4ab757ea4a0b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:37:49 2021 +0530 
-------------------------------------------------------------------------------- 
Updated files in AlderLakeBoardPkg, AlderLakePlatSamplePkg, ClientOneSiliconPkg

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
AlderLakePlatSamplePkg/PlatformPeiLib.dsc
AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
AlderLakePlatSamplePkg/Setup/AcpiSetup.c
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 658a3b2d32d0f2a2072bbe75954498eb9f9f8eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:26 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030a"
Reverting this K0 ucode because SIV DPMO result is very bad with this patch
This reverts commit 534a6df0a6fc808858944844094d5c8775468bcd.

Hsd-es-id: NA
Original commit date: Sun Aug 22 23:00:01 2021 -0700
Change-Id: I92e2cfcebfca5e362b15971ef2043dbe878b9e40
Original commit hash: 08aab6ef0731d38a7ab849ee30295a464def73e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 941a276af930def44c67ae7413ce330965a12f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 23 01:39:30 2021 -0700
Change-Id: I35a951d8db9738cebdfc3c18ba11b00d55e351fd
Original commit hash: 3075656d685ddec02bc5490e4760eba5126f767a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bec28527a9ffe7f2fab06896aaaffa0284d60a81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix incorrect PcdsiliconInitVersionMinor

Revert BiosIdEmb and FSP RC ID updated by commit ID 0341430dada, 7954dbdbff6, 2faf29d78dc caused by wrong Teamcity setup

Hsd-es-id: 16014424354
Original commit date: Tue Aug 17 12:34:58 2021 +0800
Change-Id: I35f0fe6ff31c0a8d0e90e5e31ae5b949028d1478
Original commit hash: 6c900a39f041d87c53d7381fa4ad4b8e98948ac0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosIdEmb.env
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b507c3c4a8a75d1ec9ab87c654fe1f26484a042b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:22 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][AEP][ADL-SBGA][AEP] Board support added

- Added BoardID, SkuID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- USB OC

Hsd-es-id: 22013519375
Original commit date: Tue Jul 13 11:53:00 2021 +0530
Change-Id: I8e650a474e36bc1b53e0d1bb6924b9d4d883be6c
Original commit hash: 908061632f692213e97b97673077db9270a6ab65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: cfb3c78ada4c04d6555fad8e143d0bcb4c3d53e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:18 2021 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Me: Allow switching AMT support from onboard 1Gb LAN to discrete Foxville 2.5Gb LAN through BIOS - RPLP

Add RPLP support on LAN switching feature.

Hsd-es-id: 1509784226
Original commit date: Fri Aug 20 16:31:27 2021 +0800
Change-Id: If1a3a4592c78ba57ff0933d50f26ca9a4bfcf411
Original commit hash: 1f67ec508741c0c1c9dd6d971a3aaef72c5c1385

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: e3b1eb8f6170cbc3be2d79a450180824cff34348 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Elarge the FSP-M FV Size for GCC release build

Elarge the FSP-M FV Size for GCC release build to fix build error:
GenFv: ERROR 3000: Invalid
  the required fv image size 0xb0388 exceeds the set fv image size 0xb0000

Hsd-es-id: 1509786768
Original commit date: Sat Aug 21 13:02:50 2021 +0800
Change-Id: I2311735f26416c6696f48992fee18bf9fb2351c6
Original commit hash: 082332eb2938c1ee69d0ba568e215e8b9ed41451

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 5aa5ce61b688ab166b0a01d43659f2f4df9ba06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.162

(cherry picked from commit 698968819a9c3a13eee4d79d2433d4272c8216f4)

Sun Aug 22 17:14:53 2021 +0000
Original commit date: Sun Aug 22 17:14:53 2021 +0000
Original commit hash: f0d08e5abfd554fb73e9c9e22b3471ae191d535a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 583df41697b3b2ec5d1a7b424794625b523be786 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4

Changes:
  ReadMpr pattern needs to be updated for Lpddr protocols
  Update from Design is to use new Patterns
  0x55AA55AA, 0x6EDD6EDD, 0x91229122 (With and without inversion)

[Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4

Register Impacted: None

Hsd-es-id: 16014427386
Original commit date: Thu Aug 12 10:44:30 2021 +0530
Change-Id: If988c96671c9c8dbd556d0072ad6f94384a4ffb4
Original commit hash: 3fa626079290776f3e2c17d29e714bc9d83e41a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a91bed9e82b4189fd5f6107c7aafc554f1b03653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.161

(cherry picked from commit 5ea37c1e947f11bc75b1bed8cfaf98616b8c55aa)

Sun Aug 22 16:06:12 2021 +0000
Original commit date: Sun Aug 22 16:06:12 2021 +0000
Original commit hash: 0cae1d647aff63b056943e275511b1923ada053a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e0bbac6e2ed391c1079ccc9163cad3b7b647ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014473065][ADL-M ADL-P | LP5 LP4 DDR5 DDR4] Update in ReadODT Training Configs

[Issue/Feature Description]
  Update on Read ODT settings from EV to fix PKGC8 Memory Corruption Issue.
  Disabling DQSN Receive Enable Mode as per PHY Circuit Team recommendation for LP5/LP5.
  Update RxFIFO delay for LP5 Gear4 as per PHY Logic Team recommendation.

[Resolution]
  Update on Read ODT settings.

[Impacted Area]
  ADL-P ADL-M | LP5 LP4 DDR5 DDR4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014473065
Original commit date: Sun Aug 22 20:19:33 2021 +0530
Change-Id: Ie41f6ca9d383d2773d8a4e584843449d7f65fb3d
Original commit hash: 9942acb92c60bd2d154049ce1d8a1f925b4703e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a379806ae63d7e9e483aa293ef6b3fc8260d3e07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2347_00

Hsd-es-id: N/A
Original commit date: Sun Aug 22 08:50:01 2021 -0700
Change-Id: I39113f560d1bfbad16c044391f7acedf5879bf08
Original commit hash: 950dbecb64ab1eaa627218db18ef19ca93642b29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18754256c2e77018f17e5f84c15b330f91693269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:05 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.160

(cherry picked from commit 0d3643a46d39f91ef9f4fb76273d2ae13a0be4c9)

Sun Aug 22 14:15:54 2021 +0000
Original commit date: Sun Aug 22 14:15:54 2021 +0000
Original commit hash: 38c9efa98568fe8491bec00aa4d8e1d38847b8a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12ee21ba743eb859650fbee210b1c3e05ee14fab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014422598][ADL-P/M | LP5] Need MRC to detect the T3 or T4 board configuration and train LP5 POR speeds based on board type.

[Feature Description] - MRC shall train LP5 POR speeds based on board type.
 - Update MrcBoardType enum with new board types 'btUlxUltType3' and 'btUlxUltType4' for Type3 and Type4 boards and pass
   board type info to MRC using gPlatformFspPkgTokenSpaceGuid.UserBd UPD or SA_MISC_PEI_PREMEM_CONFIG.UserBd polices.
 - MRC to limit maximum DDR speed based on board type.
     Type3: 4800 MHz
     Type4: 5200 MHz

[Impacted Area]:
ADL-P/ADL-M/ADL-N LPDDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16014422598
Original commit date: Mon Aug 16 12:50:50 2021 +0530
Change-Id: Id8b195b7880cf472b8694403691d2589f5d8a30e
Original commit hash: 924e99fb1e48e9942afd298a762e54621a39b69c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 15acc255c0ac83b50a3103937eb6065b4b7c04b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 22 01:24:22 2021 -0700
Change-Id: Ib749c2a54010779793f0d673ab2cea43902916f2
Original commit hash: e36b4007a4114284f426df750dc61572acae9ee0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 59b0d550944923e4f85a8fbe34dee70fc786bbfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:18:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2346_00

Hsd-es-id: N/A
Original commit date: Sat Aug 21 08:50:12 2021 -0700
Change-Id: Icbdc7cadd91a9602347e47f9488fda761595c007
Original commit hash: bbd9f78a1558a8e0ae53d2ef96f16cc5e82d9ca7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 513f03acdb200cf48a88370cf90afb17a7968651 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 21 01:28:55 2021 -0700
Change-Id: I6825d748fd7474f1cd38b33a4a64a43a4d208cce
Original commit hash: 7d1e9429095a0dd353e848a0a35d99d027e84ed8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8dada81212b950e725c9708390046eec9510c076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2345_00

Hsd-es-id: N/A
Original commit date: Fri Aug 20 08:50:26 2021 -0700
Change-Id: I886819c782007faef2613c2cb2bf278f84eb3f13
Original commit hash: 39ebcf855a552ec0fc3801f0b21a9ada091427be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8bb1ecf6b42ea0a532de201faf7ad54e4e890207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 20 01:29:44 2021 -0700
Change-Id: I4fbe454b2799cfa9c70e7bda8ea3e04662145c5b
Original commit hash: 6b245dd08e24748ff221fa70c9d19186d02d5470

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4f71a8df29e9d3cdd6bf7b291b5cb038234d96fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix KW issue in OneClickRecovery.c

1. Assign the device path to a variable, and then check if the variable is NULL.
Passing it onto the MatchHttpBootDevicePath if it is not NULL.
2. Add a check in MatchHttpBootDevicePath.

Hsd-es-id: 1509774195
Original commit date: Fri Aug 20 13:27:37 2021 +0800
Change-Id: Ia0a3e44ac23debc847ef1076dc552200a695268a
Original commit hash: 852f43706a49643458ac6fb2e6aad3cfa0c62584

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: f4dc91e9cd13c6d8d042f73274cfc395e27d9a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:47 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000e
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Fri Aug 20 14:38:59 2021 +0800
Change-Id: Ib3df418caa9bd8526501e79975e349c8b185f063
Original commit hash: 329cb466982441aae979e77638323e755a7c5a0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4519d4c0f9fd52d00e5dd286ea5cf6f840d3bb77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:45 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] Fix CPU Cache information error in setup Core Information

Hsd-es-id: 1509750660
Original commit date: Thu Aug 19 12:57:30 2021 +0800
Change-Id: I5dde3db567f3a47fbc64edfc323b65724e2d1e42
Original commit hash: 4e552db8a1040c78f1c7c3c686036eee9038e248

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h

================================================================================ 
Commit: 109ff2ec46bd5f4c6570c9d543a6e2380fa53795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030a

Hsd-es-id: NA
Original commit date: Fri Aug 20 11:03:04 2021 +0530
Change-Id: I4d5637eefc3c2b8a429b9037052e3ef49fe71886
Original commit hash: 8f26cb7282cbda667e46a76f3ace27b4daec63c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e3a51af44f8115f72a59813a476f62bef863782d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.159

(cherry picked from commit 5ce0edae32ad67b97fa72bca435fcdd1f2dd3a0f)

Fri Aug 20 05:03:05 2021 +0000
Original commit date: Fri Aug 20 05:03:05 2021 +0000
Original commit hash: 552e9cb645eb013b75a364ae1f16386a72c44fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b29f2d309c646163572cb684500052ce18712afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509781972][ADL-S ADL-P ADL-M| DDR5 DDR4 LP5 LP4] Not do DS in MrcWriteEqDsTraining and stronger the initial DS.

[Feature Description]
1. Not do drive strength training in MrcWriteEqDsTraining

[Resolution]
1. Not do drive strength training in MrcWriteEqDsTraining by removing the parameter OptWrDS in MrcWriteEqDsTraining
2. Change the initial drive strength value from 25 to 16 for DDR5, 25 to 20 for DDR4.

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 1509781972
Original commit date: Fri Aug 20 00:10:55 2021 +0800
Change-Id: I70a72a8a0dc4805dd5b8b62f273bbcfdb0f4fad9
Original commit hash: c86476f5f584cb5164bfa57a18dffa96d58be66d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: efe1da4d856f5dc0b1a7fbc2fb25124c7266fff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.158

(cherry picked from commit a5c038c2ece0b7bb33811420304bfcc608982a1f)

Fri Aug 20 03:43:08 2021 +0000
Original commit date: Fri Aug 20 03:43:08 2021 +0000
Original commit hash: 774e142b191074d4599ce39e74df37a05eeef92f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c9da3fff8cc938264410ac646fb32ea1239b24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509781895][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Run MrcReadTimingCentering2D after MrcRoundTripLatency.

[Feature Description]
1. Run MrcReadTimingCentering2D after MrcRoundTripLatency.

[Resolution]
Move the MrcReadTimingCentering2D after MrcRoundTripLatency in the call table.

[Impacted Area]
DDR5 RX Timing Margin

[Register Impacted]
PHY

Hsd-es-id: 1509781895
Original commit date: Thu Aug 19 10:53:31 2021 +0800
Change-Id: I237545d6886c25dfa6ab768917fa3361b98e8514
Original commit hash: b7784a62326e642be0543519252402a781f03b85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: efea8f118df55d5912f85934e0cd751982466d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.157

(cherry picked from commit f9ff69dca0c7f823275cff78e4f7387399f739c3)

Fri Aug 20 03:06:51 2021 +0000
Original commit date: Fri Aug 20 03:06:51 2021 +0000
Original commit hash: d32830e738c96c9c0f95ab7379d6faabc6782def

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ae7c2e229a5a206cf50a26cafb46aece2dc3632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509733889][ADL-S ADL-P ADL-M| DDR5] Tx DQS DCC Training

[Feature Description]
1. Enable Tx DQS DCC Training.

[Resolution]
1. Add the MrcTxDqsDccTraining in the call table.
2. Add the setup option "Tx Dqs Dcc Training" to enable/disable the Tx DQS DCC training. Default is enabled.

[Impacted Area]
DDR5 TxDq Margin

Registers impacted: PHY

Hsd-es-id: 1509733889
Original commit date: Tue Aug 17 15:48:17 2021 +0800
Change-Id: Ia3750665a57faf33b135b1f947898b1b5f43e71a
Original commit hash: 1fed5d0e5fc00d0f4d145dae4b76c2edf0bc085f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 976314b888986738b645620425fd433f7850d7cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.156

(cherry picked from commit eb7a746dd8d498f47a5bd748ff470b695924ae12)

Fri Aug 20 02:03:44 2021 +0000
Original commit date: Fri Aug 20 02:03:44 2021 +0000
Original commit hash: ce6da15d79c8646cea194f5318acc588f3da8d49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da8c1be1dbae290920b0692ef64c84adf174af3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509778837][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Rx Timing Centering at the VREF offset 0

[Feature Description]
1. Rx Timing Centering at the VREF offset 0

[Resolution]
Measure Eye Width at VREF offset 0 during Timing Centering

[Impacted Area]
Rx Timing Margin

[Register Impacted]
PHY

Hsd-es-id: 1509778837
Original commit date: Thu Aug 19 10:34:43 2021 +0800
Change-Id: Ia952e1fc185c33b9bef002f31ec3a1419b28dfbd
Original commit hash: 51016d0cf84eb5c74222ed36609be02d809eb797

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7548b177c373a1682e0b3c9e64333cc52e3f4c76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2344_01

Hsd-es-id: N/A
Original commit date: Thu Aug 19 08:49:18 2021 -0700
Change-Id: I91d388a8782677c8b86322532f32399e77b01744
Original commit hash: 9347f76eac3a8a84454f0cb1d0b3fe3179e0a3d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e02d9b0bb5b2af928a6bc707a01f52283d4cc4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 19 01:31:29 2021 -0700
Change-Id: Id276c94752cd5341f8e2833873c30d8e993d998d
Original commit hash: b0b7b3cceee4760648bd483ce5cd99e0d1b640f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7b3cc477b265b650ae72481de67a226b4af54732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:21 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS requirement for addition 5G WWAN device node to support Windows Update - Enhancement

1.Refactoring WWAN FLDR and PLDR flows
2.Adding delay and notify to MFFD FLDR and PLDR flows

Hsd-es-id: 22013466405
Original commit date: Wed Jul 7 23:04:51 2021 +0800
Change-Id: Ibdde80783b731db87395b8c8446f439062e42ed6
Original commit hash: 77101590a352f619996c66e2a71a7ca651aec824

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlashReset.asl

================================================================================ 
Commit: 59d0aa469e54c452bddb2ce50c19682b48afffa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] DDR RFIM BIOS enable/disable knob for discrete WiFi

Applied DDR RFIM knob to CNVd as well.

Hsd-es-id: 22013476373
Original commit date: Tue Jul 6 09:56:47 2021 +0800
Change-Id: Iffe54507b70d94577086b65403e350aeaefaa842
Original commit hash: e33d24c5ebf8a31cbb5826299ddf4731cff14f62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviPreMem.c

================================================================================ 
Commit: 8a31621cc744c0ab213b34068b1b03292f84190f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2344_00

Hsd-es-id: N/A
Original commit date: Thu Aug 19 00:40:18 2021 -0700
Change-Id: Ib921d7373d0ce582c06a9657b4323afcc3b5921b
Original commit hash: 14a1f33980d6d464d780a5374597a61be5b69726

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a73b4cc2c54883430716cf3fb6d9b2fe7b34621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][PM] Add StorageD3 disable for all storage devices

1. Using the Setup Variable StorageRtd3Support (STD3 in GNVS)
to control the storage D3 control:
For Mobile platform:
  Option value + Option string + Option meaning
  | 0          | Disable       | D3 is disabled
  | 1          | D3Hot         | D3Hot setting
  | 2          | D3Clod        | D3Cold setting (hide if RTD3 disable)
For Desktop:
  Option value + Option string + Option meaning
  | 0          | Disable       | D3 is disabled
  | 1          | Enable        | D3Hot setting (hide if RTD3 enable)
  | 2          | Enable        | D3Cold setting (hide if RTD3 disable)
Note: when RTD3 is disable, if STD3 is 2 (D3Cold), it would
force be changed to 1 (D3Hot).

2. Remove EVMD and use STD3 instead.

3. Move the STD3 option from "ACPI D3Cold Setting" page to
"ACPI Settings" page. And update the item and its help descriptions.

Hsd-es-id: 22013484847
Original commit date: Thu Aug 12 14:35:09 2021 +0800
Change-Id: I4b3c142e35bfcee19b18c72e81db9ff1d9b937c5
Original commit hash: c7a9c5c716947962631689cfa3da7db30d8a1204

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpSsdStorageRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/IpBlock/Sata/AcpiTables/Sata.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Library/Acpitables/Pcie/PcieEpSel.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: f05a905445314d89854d4586a53339d2aff3b444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_P]updated microcode for ADL_L0 with patch
m_80_906a3_00000409.pdb

Hsd-es-id: N/A
Original commit date: Thu Aug 19 11:30:03 2021 +0530
Change-Id: I39561de31fe9dc1555ddfe342f99acfef7c2924d
Original commit hash: 10d4b7aab73379473822e8ad9232331b01435c05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 232d5b012552d2ee9b85921ec9272992f39c0364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:13 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUdpate: Potential NULL pointer usage issue

Potential NULL pointer usage issue

Hsd-es-id: 1509771383
Original commit date: Thu Aug 19 11:21:08 2021 +0800
Change-Id: Ic0e0cdae3a92b306afd0403b864b265e069f7040
Original commit hash: 82bbf1c290d11ca3fbde1033072973f3733446ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 7aff3aab19d984addba6e6ce8743e05dd714b8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:11 2021 +0530 
-------------------------------------------------------------------------------- 
SMBIOS Table 130 doesn't report SoL and SRoU capability for ISM platform - updated #2

Update comment to meet functionality.

Original commit date: Thu Aug 19 12:46:57 2021 +0800
Change-Id: Ie8ade71d7893de180bf83b2190626c3f394da8bd
Original commit hash: 0e99a02a9e73ab59c0fd0115f92a12443093baf6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf

================================================================================ 
Commit: 3020fae7def24285946d95034233851503d952f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:10 2021 +0530 
-------------------------------------------------------------------------------- 
UUID re-creation process been invoked every boot

Hsd-es-id: 1509681961
Original commit date: Tue Aug 10 13:30:35 2021 +0800
Change-Id: Ifd2c985aef959d59d05bd75ef3f0e21885b99af8
Original commit hash: 5c5934feb0a3a1c9331bd9058553abd7e14ba4ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: ac0ec564dd946131aa088ccae44d39a0303919ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][KW] Fix KW issue in OneClickRecovery.c

1. Function return directly if Handles is NULL
2. Check if DevicePathFromHandle (Handles[Index]) return NULL.

Hsd-es-id: 1509774195
Original commit date: Thu Aug 19 09:07:15 2021 +0800
Change-Id: I6b25cc8516e3eea8e9701c48658e332e9d2b014d
Original commit hash: a8512203d54dd34ca6d25662856ed0e10c622e69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 83a8d3310b4c61dc5a60443ba229b4ca2aee1204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:06 2021 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/SecuritySetup: potential NULL usage

Suspicious dereference of pointer before NULL check

Hsd-es-id: 14014629029
Original commit date: Thu Aug 19 08:41:11 2021 +0800
Change-Id: I0cc590d730c743373ef8c920e4c5c4bf6800ee14
Original commit hash: e25a4d06414a1408f4eafc4cff87e0d7123de28f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: 0c060fe6dd8083601c39efd7e8faeb2833fb8bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS][BGA] Set several dTBT setup option enable by default - Onboard POR configuration

Enabled DiscreteTbtSupport by default
Enabled dTBT RTD3 and DTbtRtd3ClkReq by default
Enabled DTbtController 1 (one port only) by default
Enabled DTbtController 2 (one port only) by default
Enabled PCH Hotplug by default
Set MaxTolud to 1GB for extrac memory reservation for 2 Onboard dTBT MR design
Disabled PCH PSON by default -> not a POR for SBGA anymore

Hsd-es-id: 22013693013
Original commit date: Thu Jul 29 18:21:21 2021 -0700
Change-Id: I23992c63f6886e128aca27c4aba73984405d00be
Original commit hash: e263bddbf47f815a7aa73ef20907a4a2668e7dd9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 068b5b0147364cf87f898d7b16fced872abf0872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2343_00

Hsd-es-id: N/A
Original commit date: Wed Aug 18 08:48:00 2021 -0700
Change-Id: Id30cb7923936db3f586cab1bf6f771876999672c
Original commit hash: 387fec23c1cf3dc70ea5fb20d569a5dc4ff3c7a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a7f77362ff597885201e070ba16f10ddeb92449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.155

(cherry picked from commit 51ceb7a3cf0135f51f533517746232dba96fc716)

Wed Aug 18 11:35:04 2021 +0000
Original commit date: Wed Aug 18 11:35:04 2021 +0000
Original commit hash: 108b308f14822889375519f1a38d700c235e01e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac98c5f1413c7463d385410ee036cefea8e2f7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:17:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014435667][ADL-P ADL-M | LP5] Enable DQSN Receive Enable Mode

[Issue/Feature Description]
  BSOD reported by Platform validation team after disabling the DQSN Receive Enable.

[Resolution]
  Revert "[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode"
  Enabled the DQSN Receive enable mode for LP5/LP4.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014435667
Original commit date: Wed Aug 18 14:15:25 2021 +0530
Change-Id: Ib8a53957c9dccc9039916b507b57806e1a112296
Original commit hash: 8c0eae8999609b28cbb7716dd7d7b1f57c7b09c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b2c182b84fb11137027540433bae92b7e73bcc51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_P]Added new microcode for ADL_L0 Production patchID 0x00000409

Hsd-es-id: N/A
Original commit date: Wed Aug 18 15:27:06 2021 +0530
Change-Id: I2653a51c1d3931ddfd58d57ffabf60c8bebe3984
Original commit hash: 4d1c18d7647c349dcfcd13ba4fda83b708819067

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c8bc37977c6aff7e59c4fc892cfee6401a2ec380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:57 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] BIOS to send right Timer Mode to EC   BIOS is supposed to send 4 counters(Timer Modes) as:   0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11"

Reverting this change as Pseudo G3 is not waking from S5 through ISCT Tools
This reverts commit 0b38e06b7a202e65dde62baf919052b48ea88590.

Hsd-es-id: 16014427861
Original commit date: Wed Aug 18 00:16:55 2021 -0700
Change-Id: Ic949ee251e1fbeb1623b3a3dcb4538c652935a02
Original commit hash: 61d2c7b9c3ddc1a080ea99cb82e79e60f712aa77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 0fc62061343ac9afd2bed54b6220dea51a6df1f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 18 01:31:41 2021 -0700
Change-Id: Icdc4d321c6babd41041f44cdb8b5f1b8bbe5afb6
Original commit hash: 741a27c64cfbf1b614eb357611ce9404403d721d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 518e46d95aba796e0e39bd7fb30605613e4e04cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] "Hybrid Storage Detection and Configuration Mode" option not available in PCH-IO configuration in BIOS setup

Hsd-es-id: 16014427331
Original commit date: Tue Aug 17 15:35:08 2021 +0530
Change-Id: I93557c49c63c6aa18fc65a0ead040c2659214720
Original commit hash: c720504bbbd881193e021c07446363e64aa27a94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 7001df5d4d8cb41b98f4b06f374d7570ff56b8a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:52 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P/ADL-M Update Bluetooth Driver to REL 3.4.4

Updated UEFI BT 3.4.4 to ADL-P/M

Hsd-es-id: 16014427403
Original commit date: Tue Aug 17 14:39:37 2021 +0800
Change-Id: I28fe4f054e4fafd26aaddc6333a22cc6fff94c38
Original commit hash: 56ba0a68c837fbe7c61a9672a991daea34431ddb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 7f97372c7992baf4347467cd927d3081f6685e8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:50 2021 +0530 
-------------------------------------------------------------------------------- 
SMBIOS Table 130 doesn't report SoL and SRoU capability for ISM platform

Reworked the SMBIOS tables update routines.

Original commit date: Thu Aug 12 18:30:20 2021 +0800
Change-Id: I80e96a6d026885bdd251386d86b25d537fa920de
Original commit hash: bf0241082b8d3c269f74e9e56a448ccf17d7bd63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
AlderLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
AlderLakePlatSamplePkg/Include/TrustedDeviceSetup.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
ClientOneSiliconPkg/Include/IndustryStandardAsf.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/MebxData.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeMebxWrapperLib/DxeMebxWrapperLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c

================================================================================ 
Commit: c3003a02404e3152e8a3e2122dbf8ae682b67b17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:48 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS][CAVS][BSOD] Requesting BIOS to have setup options greyed out for certain audio configuration

If HDA is enabled, SNDW port 1 should be disabled(greyed out), SNDW port 1 enabled, HDA should be disabled(greyed out)

Hsd-es-id: 22013488875
Original commit date: Wed Jul 21 14:13:24 2021 -0700
Change-Id: Idd6e7d4b606c6730b2fbb5f128b629e0192b3be8
Original commit hash: 5f01b84f48a0adbede2d6da009ee26e1fb534e95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 3e7d26457544a383e06892e6e96a657da78bcb05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2342_00

Hsd-es-id: N/A
Original commit date: Tue Aug 17 08:49:46 2021 -0700
Change-Id: If83ac63ca6a2262ee0942782e78d4e01e35fd054
Original commit hash: 62460f07849e8fb5c43d837ea654ee484b14845b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c273ecaaabf4dcc5e9d741c79dd87f50d655b2fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:45 2021 +0530 
-------------------------------------------------------------------------------- 
PE bit in hotplug flow needs to be programmed only if speed is gen3 and higher
fixing portID in CDR relock flow

Hsd-es-id: 16014428201
Original commit date: Fri Aug 13 07:59:28 2021 +0530
Change-Id: I14a17883faea84035cd4c2460c4e3d51ab655453
Original commit hash: 845c1b695e7fc1a1826ac20b5cfe9720a9119cd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c

================================================================================ 
Commit: 132be835fcdd3db560676dd7ade847d7fd79ba1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:44 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL]: Correct the right BIOS device name for Audio controller
Changed BIOS device name from \\_SB.PC00.HDAS.RTKC to \\_SB.PC00.HDAS
to get the PMAX Values for Audio

Hsd-es-id: 16014039538
Original commit date: Mon Aug 16 13:12:53 2021 +0530
Change-Id: I3b1e79491730d46a8dbe14ee93ea3dea7339655c
Original commit hash: 32e2449767186646c2dd4b822705cd1594d4cf5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PmaxDevDef.h

================================================================================ 
Commit: f54a8356323de2d98e81fbd2addf306682e5a1ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.154

(cherry picked from commit 0d383f6e30244a7e6c6237d4a443d0109b272b95)

Tue Aug 17 12:00:57 2021 +0000
Original commit date: Tue Aug 17 12:00:57 2021 +0000
Original commit hash: 959d881bcda97aa693f271f138785d40ed16e19f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c5d6d9fd18027d8ceefd93e2f900eef3780b267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:41 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1509747873][ADL-S ADL-P ADL-M | DDR5] wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

Changes:
1. Program the DDR_VOLTAGE as 2 for DDR5 1.1V

 //  010   : DDR5   1.1V

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 Voltage

Register Impacted: PCU

Hsd-es-id: 1509747873
Original commit date: Thu Aug 12 16:53:08 2021 +0800
Change-Id: Ifea47abe2b7a4b161f1a9757e9357a391bc2cfdf
Original commit hash: c139cc54cde48724f63138306885f9e0a19b0b11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d0613e6b750a4bdd82f7f0b898f68c5620a6abd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:39 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 17 01:30:11 2021 -0700
Change-Id: I73bd88f395a4a5bfb4c8668a7669aaa6bf8593d3
Original commit hash: bced488e60302b488c5a375e8b00f7aa70b17f08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 15ad50a333941391ecc8e9980ab5ea8959cd4cea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.153

(cherry picked from commit bc73c17c274ac70f1e615bea140153b3d15f8dd0)

Tue Aug 17 07:49:48 2021 +0000
Original commit date: Tue Aug 17 07:49:48 2021 +0000
Original commit hash: 003fcf72af6daadb7abfb17a99302c0adc5af4a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ebd3cb42536d516a0d98ac5cc62a10f4997d2530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Correct the code in AcpiPlatform.c and SecureMemoryMapConfiguration.c

1. In AcpiPlatform.c, "MpContext->StatusFlag | PROCESSOR_ENABLED_BIT" is always true regardless of the values of its operands.
It should be "MpContext->StatusFlag & PROCESSOR_ENABLED_BIT".
2. In SecureMemoryMapConfiguration.c, GetIgdMsacOffset() returns register which length is 32 bits, so we should use PciSegmentRead32 (McD2BaseAddress + GetIgdMsacOffset())
,so that AND operation with (BIT20|BIT19|BIT18|BIT17|BIT16)in the following line can get expected result.
3. In PchSmbus.c, we should pass structure size instead pointer size to Length arg in ZeroMem()
4. In SaLateInitSmm.c, Dereferencing "SaConfigHob", which may be known as "NULL", add NULL pointer check funciton to detect

Hsd-es-id: 1509697465
Original commit date: Mon Aug 9 13:41:36 2021 +0800
Change-Id: I9009320c08062a95bb6952ec4b60e00f2de258e9
Original commit hash: ae3c821c2b778f6319e24ec809ce8f1f2730c764

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 21293e52c67cbc77df5c48266e399f2c399830c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Set PVD Ratio will issue warm reset loop.

Hsd-es-id: 1509759481
Original commit date: Mon Aug 16 05:39:12 2021 -0700
Change-Id: I40b46fe5e0a18cd8351bded23d5a1d3be29ab2de
Original commit hash: 21acb9f16c0775b9e8fd3848f6afb98ae23ca267

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 03c9419bb8df853b710c1da5a3c1d3cb3e611f8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:32 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA] Update configuration of Touch Pad & Panels

DDR5 ERB/CRB: 1 Touch Pad on I2C0, 2 Touch Panels on I2C1 & I2C3.
DDR4 CRB: 2 Touch Panels on I2C1 & I2C3.
Enable APIC interrupt of Touch Panels in GPIO setting.
Remap ITSS interrupt number to avoid confliction.

Hsd-es-id: N/A
Original commit date: Fri Jun 25 10:29:05 2021 +0800
Change-Id: I392cb16d8ca3abe6df82e60e1a7da7e67352654f
Original commit hash: 567f259ee01bb8b7f0c7c5f9aaa9ff1222b0eaac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: e5373dab369e3add876d3489568e9ac85f9cc22a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:30 2021 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Fix the error handling of router enumeration failure

Downstream router count is decremented incorrectly when the router enumeration failure happens.
This may cause assertion for unexpected downstream count in CM termination.
Fix the codes to avoid downstream router count error.

Hsd-es-id: 14014448301
Original commit date: Fri Aug 6 13:37:48 2021 +0800
Change-Id: I44b4fb0fa908e7f71f1fcb8622af2df5f39b6153
Original commit hash: 6bb78f992007ad11dd6538f598e30809ae8568a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c

================================================================================ 
Commit: 3e2148319e1e9980aaacf8cbb3bc25d3d10f1a80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:29 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] System halts at 109A when touch is connected

- Fixed by returning EFI_TIMEOUT when device did not respond on TCTL_GET_HID_REPORT_DESCRIPTOR

Hsd-es-id: 1509749050
Original commit date: Fri Aug 13 14:19:47 2021 -0700
Change-Id: I1b2cbae7457548da8b13ff07889616ad0940acea
Original commit hash: 140ec07f03b518919dc2890ace4732d5def93b8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c

================================================================================ 
Commit: 91185eb57ab8de91785200d4acc6d62179b9ef68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2341_00

Hsd-es-id: N/A
Original commit date: Mon Aug 16 08:48:53 2021 -0700
Change-Id: I6a7a16574c8faf80a492644c5c21919173642ae3
Original commit hash: 780334558daf85edc3ea2ced6284f825f4f3fc95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 55e6bddf73c8e100738fc287eb0fb1eb9aac6188 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 2.1 implementation.

Hsd-es-id: 16014313318
Original commit date: Thu Jul 29 22:06:13 2021 +0530
Change-Id: I466f4449a40f530fc84c4509fd364f30b9bd73e3
Original commit hash: bc97bf5a53733e89b84746e679d8ef6f392f4577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 9f67c1e65742ed833482c0cde75179d5d479bc7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:24 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000d
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Mon Aug 16 17:30:10 2021 +0800
Change-Id: I6e4adbc1c16f7d1de2048571adb60ebb7c148acb
Original commit hash: 43851bafd685cb1fc3e6b8bb7c01d3a76cdc2521

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5ee7760a06f4feea06230300ccea7664d0ff7867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 16 01:25:19 2021 -0700
Change-Id: I853a5cdfdd94fcedcadcb89fa9eadf764869c035
Original commit hash: 62db78f611953a38df1486dce20da4b137263cf8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: edba2449369835bdb967587d3a3a39059225dbbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:18 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Need to disable PCIe root port DPC capability for the non-iTBT supported SKUs

Several lines of description for the change.

Hsd-es-id: 1509349296
Original commit date: Thu Aug 12 16:48:46 2021 +0530
Change-Id: I398fdb27ac332894c8d064c4e276c2610e3fa67f
Original commit hash: edd4c34859ca09510fd870d1154b9912ae15f8f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: eb29a9eab04bfec7c4157bc07c8a32bdc636f0f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:16 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP][LP5 AEP] SPD Data Update for board

Updated to MT62F1G32D4-031 SPD data

Hsd-es-id: 16014407533
Original commit date: Fri Aug 13 15:07:51 2021 +0530
Change-Id: I70522615582c2fbb06c76c72ebca9e3e2c23c65e
Original commit hash: c465c40bddaca88e8610087a5850f9c4476d0879

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc

================================================================================ 
Commit: c984a35137a612f1126633cc2b648ed33386bb6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:15 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[TeamCity] ADLIotg Auto-Commit FSP/RC Version CI Update IOTG Embedded FSP/RC Build Version""
Reverting again to get the commit ee79575197553f1cc15a501b6e9763f1e74ccf5b back to the branch
This reverts commit 56d7c4e7719d9c97962121d1748ae781f04727a7.

Wed Aug 18 14:53:16 2021 +0530
Original commit date: Wed Aug 18 14:53:16 2021 +0530
Original commit hash: 5748499eb31bdc40ce83f4fc8b20514d5260d6a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b132a3ca4297c0cd3e3b616d893a3b0113fa2528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:13 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADLIotg Auto-Commit FSP/RC Version CI Update IOTG Embedded FSP/RC Build Version"

This reverts commit ee79575197553f1cc15a501b6e9763f1e74ccf5b.

Hsd-es-id: 16014424354
Original commit date: Tue Aug 17 09:10:42 2021 +0800
Change-Id: Ifd1e789247ed9ccfd2cf509bb4e7138086857235
Original commit hash: 56d7c4e7719d9c97962121d1748ae781f04727a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ecbe077d2338bdfc4a5232f5c4c69cf3134c4cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:12 2021 +0530 
-------------------------------------------------------------------------------- 
"[ADL][CVF] Add New ACPI HWID For IVSC".

Driver supports new HWID as such merging the changes back.

  INTC1094  SPFD - SPI OED Device (ADL SoC)
  INTC1095  CVFD - ADL Device (For FW download/CSI Config/Debug Channel)
  INTC1096  VGPO - Virtual GPIO Device for ADL
  INTC1097  VIC0/VIC1 - Virtual I2C Device for ADL
  INTC1098  VSPI - Virtual SPI over USB for ADL

Hsd-es-id: 16013620233
Original commit date: Sun Aug 15 22:31:45 2021 -0700
Change-Id: I362d3a1e8d07585aa4c0cc65865373dce19ef8b1
Original commit hash: c9a2caeca0043c998f94fee551173ec399d8f799

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 378141b29113a1a2ae856c570cb8ae9770b2b50b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:11 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL] BIOS should forbid the option of 0 to disable all bigCore

Remove the 0 option for active bigcore count

Hsd-es-id: 14014830587
Original commit date: Mon Aug 9 21:29:32 2021 +0800
Change-Id: I79f47900c0932bd1ffd2dddbbba2c65c0b140861
Original commit hash: 9aafd6296bbc7f53e5efb0738089843d409e8383

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: cc60ab6e0ec3634f05531d294210f4a50229e2b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM Code Improvement

Fixed coding error to avoid used error pointer.

Hsd-es-id: 14014448301
Original commit date: Mon Aug 16 08:59:31 2021 +0800
Change-Id: I0739810551d1147cf0f0651be77efabb12ecf767
Original commit hash: 439029fb0ef4e1afc67d2de10dc18e41fd8fe643

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c

================================================================================ 
Commit: b0b8c7d6c04c1f743cc4997edc2972f5471d5b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADLIotg Auto-Commit BIOS ID update CI Increment BIOS Major Version (2297_00_3) and reset Minor Version to 0

(cherry picked from commit 0341430dadae4dfdc199d5e79cc789324a52f55d)

Sun Aug 15 20:53:48 2021 -0700
Original commit date: Sun Aug 15 20:53:48 2021 -0700
Original commit hash: 86e5b27a0101ac3cc2613dd81ed31dd52615f837

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 04cabc28e8e2a78766b5be8d3b7b26b044697dfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2337_00

Hsd-es-id: N/A
Original commit date: Sun Aug 15 08:47:14 2021 -0700
Change-Id: Idd74fd811526e70c1670c82d724046ff3c38a276
Original commit hash: be9b664ad3a203a16c6c9fbbb77a0f3f2ea5c18e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1dd142ee2ed2a543861b13ac48af036873d31bef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:05 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.152

(cherry picked from commit 5c69215b340f76f281080f0336f8158137e14ab3)

Sun Aug 15 12:43:41 2021 +0000
Original commit date: Sun Aug 15 12:43:41 2021 +0000
Original commit hash: 43e6f9799917e98131aa584dcb88452ffe2d3224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4cf09a22a698d38eaa3e2df8dc05a3056fbf4507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509754008][ADL-S ADL-P/M | DDR5 ] Run jedec reset after using the DDR5 DRAM continuous burst mode.

Changes:
1. Run jedec reset after using continuous burst mode.
It's to fix the issue that early write timing centering fail during the reboot cycling test, the fail rate is about 1/50 with a specific vendor DIMM.

[Impacted Area]:
ADL-S ADL-P/ADL-M DDR5

Register Impacted: None

Hsd-es-id: 1509754008
Original commit date: Thu Aug 12 14:46:55 2021 +0800
Change-Id: I3afaf03575108e0a00f5e5c499706793cf7db9b8
Original commit hash: 44a58a83638850394be1863ec2dc79848e299612

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4d4f68d38408d83c13251ddc24b506cf6c748d36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 15 01:24:21 2021 -0700
Change-Id: Ie6c1656175c66c674168faf4627a4cfa3a8d40eb
Original commit hash: 1a2022dc192904c96c91c9c53807c2dac10db482

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f9434efe7ed26afc45ba4412f117a44fda566b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:16:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADLIotg Auto-Commit BIOS ID update CI Increment BIOS Major Version (2296_00_2) and reset Minor Version to 0

(cherry picked from commit 7954dbdbff626ed4555e925935a9c9f9c4a2ea1e)

Sat Aug 14 20:54:57 2021 -0700
Original commit date: Sat Aug 14 20:54:57 2021 -0700
Original commit hash: e0c79704b52971405cb444ebcaef28666fbd63b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 4ed9fd8eef2075dab30fd52c20b3331e470ad24b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2336_00

Hsd-es-id: N/A
Original commit date: Sat Aug 14 08:47:38 2021 -0700
Change-Id: Iee8429ef11eaafd6f1c950b26f8c39d6f00a766e
Original commit hash: f1e695c531930dd2a686164d40da0d7a5aad8e12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3fef7b6e55e1f857b198f2d21bc7707e635b76a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 14 01:31:51 2021 -0700
Change-Id: Ib883d9bd64d01d7561ac681cd86f6eed58ed9ee9
Original commit hash: 6d4fcd067d95267a0cb0d5a1910f87bfdec7b9b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 61ef1a01612700e4041fa317c4842b0a7976d2c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADLIotg Auto-Commit FSP/RC Version CI Update IOTG Embedded FSP/RC Build Version

(cherry picked from commit 2faf29d78dcc222170a21a11b6a1d0ce040ccd49)

Fri Aug 13 20:40:59 2021 -0700
Original commit date: Fri Aug 13 20:40:59 2021 -0700
Original commit hash: ee79575197553f1cc15a501b6e9763f1e74ccf5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 310299730ad58b013c0f0f5d2c3900aeef6ce494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2335_00

Hsd-es-id: N/A
Original commit date: Fri Aug 13 08:47:46 2021 -0700
Change-Id: I9194dff890ff00526bf05b3f3c9fab507589a5c9
Original commit hash: a24d14ab048e0e136df5aa2a52dae3391258f4c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e5611f493620faa73eda3104d3a325abd457eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.151

(cherry picked from commit 583600ad4846ecc7a545de5292a06860a6e0909a)

Fri Aug 13 14:40:36 2021 +0000
Original commit date: Fri Aug 13 14:40:36 2021 +0000
Original commit hash: ef42548aa2e21a1f084aece44cb2a97948e44526

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4da424c7c3695296124c5d14ecc574588861fd3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:49 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014383564][ADL-M][LP5x][PM][S&S][DPMO][COBALT][CONS]:Observed BSOD PAGE_FAULT_IN_ NONPAGED_AREA with only 5% Completed in Sx Cycling
  Memory Corruption observerd with Pi Clock gating enable
changes:
  Revert "[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5."
  This reverts commit 7857c8ca2e238486b8a61eeca53a71e4e433171f.

[Impacted Platform]
  ADL-P/M LPDDR5

Registers impacted: PHY

Hsd-es-id: 16014383564
Original commit date: Fri Aug 13 18:20:14 2021 +0530
Change-Id: I9ab58556811d873b16c7427144730febaf4c05b2
Original commit hash: 3639492e484c70f46fc1722e24fd11bc7aae5498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6f8e1a923df96e24c7385e83d0ce90c2321cf14f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][Cobalt][LP5][Q0/K0] PKG C States stuck at PC3 using PCH side & PEG62 side storage connected with latest IFWI

Several lines of description for the change.

Hsd-es-id: 16014407900
Original commit date: Fri Aug 13 07:37:02 2021 +0530
Change-Id: Ia23c7cb6ae62cca48e96bb18960fb585f784077c
Original commit hash: 9986a5604a09c771e9f0150cbce130bed2e580ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 273aed0260757233240237d86a309a42b4dd3c7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:45 2021 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] Wireless WAN/LAN Antenna Isolation

Added WAIS method in WiFi device scope. The method returns WAIY package which
includes low band isolation and high band isolation.

Hsd-es-id: 1509637975
Original commit date: Wed Jul 28 15:56:52 2021 +0800
Change-Id: I86f9c545b5721049094a07db8dc263d8b1ae94f9
Original commit hash: 5294605c729f2324b7dfed5f38c4ff16ec77f029

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: cafe4da095ec689e30ca6a5608cc8a77cd095784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.150

(cherry picked from commit 01f45516a17b5fb1e364b19ff603fb2bcf01a88b)

Fri Aug 13 10:16:28 2021 +0000
Original commit date: Fri Aug 13 10:16:28 2021 +0000
Original commit hash: e92c3b45e9c2464d597eef2d5200913088c00811

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09e1c2be7b0fd82a87b3a9542278e1cb5bcf702e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16012822035]handle registers changes

No code change is performed externally

Hsd-es-id: 16012822035
Original commit date: Tue Feb 23 13:39:47 2021 +0800
Change-Id: Idf492bf4dae66c1551dc7e964feb61e6027e49cb
Original commit hash: 82575c0f5ccbe26a32e0786b219bdd2ca788d2b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 146f16380266c934d04f8d1808b3f2f2803f8cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:38 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] USB Exposed Port System Test failed with error "Failing Exposed Connector"
	-Reverted xhci portmaping for RPLS AEP as this causing issue.

Hsd-es-id: 16014386803
Original commit date: Fri Aug 13 11:10:36 2021 +0530
Change-Id: Iae306a639708de1f3add935514914ef0760a4eb7
Original commit hash: d25e7b9c4769f49d5ade2c32b4844b78f7e93106

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSAep.asl

================================================================================ 
Commit: cd880e30a3605fa0dcfe1188417edb2155393d76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 13 01:44:30 2021 -0700
Change-Id: If160c471c0dd264369e79d006194ac8ce04f2c25
Original commit hash: adbc2cdd174d68bbe376f19f560530ea960ab605

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cdf5df6b5dfd3db37fa9395154dd70f90bad1e8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:35 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000c
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Thu Aug 12 23:24:41 2021 +0800
Change-Id: I6dbd2fbe3c85d9f399dcfe66a34683bb7c64ba85
Original commit hash: f0d14db77216b97bf4bba5eb8340fcd1173c702c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a3ae2ffaa36b6049bfb36bcb4dfd14af8020ed96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:33 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S C0 HSPHY Gen 3 Invalid & zero FOM issue & ADL S C0 Gen 4 Low Margins

Several lines of description for the change.

Hsd-es-id: 22013678888 & 22013678920
Original commit date: Wed Aug 11 16:04:09 2021 +0530
Change-Id: I265da94b406cc9e6b9b6efe30e06ea37243067de
Original commit hash: c5b412af8cacd503987ebbfa49d70d6b326e43c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 27f7c14f78052e0ae7e7c7dada374e7a54499323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.149

(cherry picked from commit 09ea16134b6da6731908415fc05ca370560235b5)

Fri Aug 13 01:26:34 2021 +0000
Original commit date: Fri Aug 13 01:26:34 2021 +0000
Original commit hash: a77c93a1d8ea850161e4e7dee60e2d01f08340a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a7d255ce24ad0e065f2711ad285b8cdc0812a33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509747350][ADL-S | DDR5 ] Command Voltage Centering Training--change the loop count back to 10

changes:
Change the loop count from 15 back to 10.
For now, it's to fix the command voltage centering fail.
Before, it's changed to 15 in MRC 2.83.

[Impacted Area]:
ADL-S DDR5 Command Voltage Centering Training.

Register Impacted: DDR5 MR11

Hsd-es-id: 1509747350
Original commit date: Fri Aug 6 23:15:21 2021 +0800
Change-Id: Ib084131c8e7abfa01c510732a8aaf8cfab986a37
Original commit hash: e502b080f92c743ff6dd38bbc13273de9caa82d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 04c320941db96f530d42890a02941ddc958704dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2334_01

Hsd-es-id: N/A
Original commit date: Thu Aug 12 08:48:50 2021 -0700
Change-Id: I82709231fa9989f500486e734c76ca8271d0fd3b
Original commit hash: c3fbf406de501f3ffc7ed2654ed42a2eebf14c64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 112db2b926458d5761cf1d81e3d098d97b841d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS][ADL] Sync from TGL, below two

1) TCCOLD duty cycle knobs for USB detection.
2) adding IomSetTcColdPowerSavingFactor function and IomSendMailBox function independent with ITBTInitLib.

Hsd-es-id: 1509397330, 1509016529
Original commit date: Mon Jul 26 11:33:14 2021 -0700
Change-Id: Ic3703e3a1403f8df49149b9e16148b3dab6d4260
Original commit hash: a7b69c10bb8416da2d943aff43687a4bb7ca29c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: 37db99b720a9576958fbb6d84b6c26d30b5578ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.148

(cherry picked from commit 79ccadf129fe639deb3ac5ff5607fc899003b125)

Thu Aug 12 12:46:21 2021 +0000
Original commit date: Thu Aug 12 12:46:21 2021 +0000
Original commit hash: a9c4050aeac4ff2ceca07e1bac5ed20f80eba8dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dac23332669027d14b981f9f2b7399ec20b4c026 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014371715][ADL-P/M | DDR5 LPDDR5 LPDDR4 DDR4] Rerun Lock UI Calibration after Read MPR

Changes:
  1. Add code to detect the left edge in RDMPR and rerun MrcLockUiCalibration with trained offset to FwdClkOffsetPs,
     in order to see both edges of RdT eye. MrcLockUiCalibration will ask for the initial FwdClkOffsetPs value.
  2. Added changes to MrcLockUiCalibration so that it can be called after PhyInit
  3. DQTimeCentering1D: do not reset RxDqsP/N PI to 32 before the 1D sweep, use current centering from RDMPR.
     This allows seeing both edges in RDTC1D.
  4. Added sweep range limit on the left side in RDTC, to avoid RxDqsP/N PI underflow when we sweep using RxDqsOffset
     All these code changes are now enabled for ADL-P and ADL-M, it is already enabled for ADL-S

[Impacted Platform]
ADL-P/M DDR5 | LPDDR5 | LPDDR4 | DDR4

Registers impacted: PHY

Hsd-es-id: 16014371715
Original commit date: Wed Aug 4 22:40:34 2021 +0530
Change-Id: Ib2e7a273fd7e7b67c246e014927eba2626a303a4
Original commit hash: 258939150f95bed672ec941d7679232af71e8071

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 42a3373a02cef6aadcb3665259ed4ca4188f653f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:19 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PCH library code updating

Hsd-es-id: 16014343812
Original commit date: Thu Aug 12 16:42:41 2021 +0530
Change-Id: I9795164cb33e29f384ab72c932e4d6b655d9948b
Original commit hash: b7c79fe2b32bcf3e423404daec7e01843bd6f1b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf

================================================================================ 
Commit: 6671d320401da412c7d7200b531a34acdd2b72e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][HSTI] Optimize HSTI Driver NVRAM consumption

Minimize HSTI code reporting to just the status code
Prevent reporting duplicate codes

Hsd-es-id: 16013385392
Original commit date: Thu May 27 16:09:59 2021 +0200
Change-Id: I1b29110018e3c6281560cf01159d30083ff6fecf
Original commit hash: 8c726d20b0dddb71b844cf99f6d13538df3c7927

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c

================================================================================ 
Commit: b85d3536b979a1794a041741babf4c9e73dcc632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 12 01:34:48 2021 -0700
Change-Id: If9b9bea1aa18d1736a5d5c156b0f002b07f8f95e
Original commit hash: 6ee61bbf0183d35a1e3b937bdf31966d3b87e8b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dcff1314b0a134cdac194be2167031b14925d06d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2334_00

Hsd-es-id: N/A
Original commit date: Thu Aug 12 00:40:44 2021 -0700
Change-Id: I9509a4fbb21d5bd6a317bf1e6c198135298cf772
Original commit hash: 070a6c5e5d37faf8df1670150352ad9937ae3925

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 335152d46fcd30f537f8a70cf2dbc6310f0ec718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.147

(cherry picked from commit 40438b40af00a5c443bd1253c98225e325ded1df)

Thu Aug 12 07:34:16 2021 +0000
Original commit date: Thu Aug 12 07:34:16 2021 +0000
Original commit hash: 8a2c86a897ee7ce89eff5bca12f31a79f8b021e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fed96b218244d109c9e4a82cd3d65cd88c9af708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:11 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Mrc: cause build error -Werror=unused-but-set-variable

Fix -Werror=unused-but-set-variable build error.

Hsd-es-id: N/A
Original commit date: Thu Aug 12 14:36:14 2021 +0800
Change-Id: Ib1ce42233bfc70f07cd7d3d396565326211ac860
Original commit hash: 3daa8b368f5b08a568712c8928ccf7f7242e1adb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8c48245fe209b8fab7177bd92c24821bac9c8388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] GGC register lock fix for BDF:020.

Hsd-es-id: 16014383096
Original commit date: Wed Aug 11 18:09:19 2021 +0530
Change-Id: Icedaaf2abf4000ab137005aacfc0dc1d7bfaf542
Original commit hash: 726a41c101390c20342cbcdb11001c273420e362

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 12f5151cb4d2e44e3468af7c3dd6f0b51e93c017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix Retimer TBT SDK integration bugs

Hsd-es-id: NA
Original commit date: Wed Aug 4 16:13:41 2021 +0800
Change-Id: I2d99a28de9e9df486ed9de4d92fa3f906be7974c
Original commit hash: 104f3bf501aa6723ca362062063b242835fff5ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: ed07f647eca15dbda3e1db961c0f69b87012221b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:07 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Build: incorrect Simics folder name under RomImages

Unify Simics folder
From
  RomImages\Simics\
To
  RomImages\AlderLakeSimics\

Hsd-es-id: 1509743377
Original commit date: Thu Aug 12 11:57:12 2021 +0800
Change-Id: Ib1ee15e853434a5d41c98edc6732b2f08d3cbbc1
Original commit hash: 8510327793d12df844470bfd53fadf327e06e5b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/cln.bat
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 4b316e3e6f20432402486b8090bef3314f66399f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:05 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Revert Limit MKTME's KEYIDs to 4 keys

Revert limit MKTME's KEYIDs to 4 keys

Hsd-es-id: 22013466031
Original commit date: Tue Jun 29 17:09:01 2021 -0700
Change-Id: Ida89e1dba33973d107689fd5f16d6779dde88d95
Original commit hash: 6031dd7097b9969907d49880538d06da986d586c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: 76adafa51d3736ba9d862aca919bd38259a99956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:04 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.146

(cherry picked from commit 6dbc6463db66b94b6e7d45be20b6f08993dc4b66)

Wed Aug 11 17:44:44 2021 +0000
Original commit date: Wed Aug 11 17:44:44 2021 +0000
Original commit hash: c77405ce3c035f229b99382c73a275f9e5195107

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e31124cd0f8373f157491af1fcdb9e21428e67be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode

[Issue/Feature Description]
   Disable the DQSN Receive Enable mode as per design team suggestion, to improve Rx Margin.
   Update ParkPreamble to 256

 [Resolution]
   cpu.ddrphy_env.data.sb.ddrdata_cr_sdlctl0.rxsdl_cmn_enabledqsnrcven = 0
   cpu.ddrphy_env.data.sb.ddrdata_cr_dqstxrxctl.dqsrx_cmn_rxendqsnrcven = 0

 [Impacted Area]
   ADL-P ADL-M | LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 1509738733
Original commit date: Wed Aug 11 13:00:24 2021 +0530
Change-Id: I3b41d74c511ce4faf01a6a353142a8429c15fe78
Original commit hash: 36809801b4d00ca8eddcc7e7560b74f09f65af10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: dbb33f4d4c998cd2da7bb7093a8578a7a0f5bdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:15:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2333_00

Hsd-es-id: N/A
Original commit date: Wed Aug 11 08:49:37 2021 -0700
Change-Id: I9af5e92cd4935cccb764245443163190b326e14b
Original commit hash: b71ce867a820d4d63d4e5b5212c1dd2a13a97a8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 70952a328ee207ec88f6cf60d5bc46d0ab81d622 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:59 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Add KVM provision check to IsSupported function.

WiFiProfileSync shall check whether KVM is enabled in the IsSupported function.
If KVM disabled, then don't load WifiProfileSyncdriver.

Original commit date: Thu Jul 29 11:40:58 2021 -0700
Change-Id: I7ce435ebf127ef01fbf189b638284a85f7ff3110
Original commit hash: 7ffd292af0d1737ae4eb35efb4b93b0fd8aa610e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.inf

================================================================================ 
Commit: 704bc005fab944a9440955295213a358926e1da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.145

(cherry picked from commit 17bcefd3f721130bd706f2eb489a75f24248cd91)

Wed Aug 11 11:37:40 2021 +0000
Original commit date: Wed Aug 11 11:37:40 2021 +0000
Original commit hash: 0abf2da1b5c5de320305835ff75b49e8944fea6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a813166e9b5a5601c6b633b1eb095ee3845ded1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014371566][ADL-P ADL-M | LP4]  Set Lpddr4 Vddq to 0.9v

[Issue/Feature Description]
 Set Lpddr4 Vddq to 0.9v

[Resolution]
  Recommended by EV

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  Phy

Hsd-es-id: 16014371566
Original commit date: Tue Aug 10 13:50:52 2021 +0530
Change-Id: I207bc93f6289f51fda63cabbfc41af709a87fbc5
Original commit hash: 98d5ae2dcf35bcec2c12f0b27ad10239d9679856

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 367f1fcfdc6ccde271e608721a72a9fbf7bc0efa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Hybrid storage is not POR for ADL-N

Removing the hybrid storage support for ADL-N as it is not POR.

Hsd-es-id: 16014233516
Original commit date: Mon Aug 9 14:36:57 2021 +0530
Change-Id: I1982fb556da942cd318642c2728aee97b0c1629e
Original commit hash: fc295a57ba6118d0c7c06b04e075f924bfe06460

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: abf33aeb8d05a4a3880d8666a21b820b1f68e198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:53 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Updating the Hybrid storage Clock usage

Clock usage for Hybrid storage not set correctly.

Hsd-es-id: 16014283615
Original commit date: Mon Aug 9 16:11:52 2021 +0530
Change-Id: I967de97e47e950891ca852f3e09e50ddcfe45b2b
Original commit hash: 98f0aeead44ba2ee93e198d7d7a526cf3181ef9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 8c05b0ab22fc84a8ec5714cc5bb088cefe6f1361 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_P]Added new microcode for ADL_K0 Production patchID 0x00000309

Hsd-es-id: 1308987001
Original commit date: Wed Aug 11 11:55:33 2021 +0530
Change-Id: Ide7b0acc1ef8ae3f44608094ff29cd0bc0959219
Original commit hash: 22a12146b08b632fa98df952cb53026d5436c517

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 759e37d7c95bf4a3e16b0bcf858b45a00abeea5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 11 01:44:48 2021 -0700
Change-Id: Ia05c9eba6493be9cbdfc4f70806573c92404f7ad
Original commit hash: 3398a493536caccf4cc919585b58ce7754ea8e59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fffd52619d4a97734322106f795b48f466497bf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Hiding SDcardD3colddisable setup in Bios setup page via patch table

As in ADLN we have wake support for Root port where Sd card would be connected(according to schematics) We dont need this setup option in the bios setuppage.
Changes
1.Initializing SDCardD3ColdSupport value with 0x0.Platform/sku which needs the SDCardD3coldDisable feature can override the value with 1 in patch table.

Hsd-es-id: N/A
Original commit date: Wed Aug 4 08:51:07 2021 +0530
Change-Id: I8b988e92212b591dfd5ab74c1ae465f6e1952169
Original commit hash: f21077f3270b8f4a89ee279c2f412acc14c614cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: f1746493eeb8b891971cb8d68a351cbfaec59f0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:47 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Single Enable/Disable control for all Resets. ASSERT Fix

Change : Initialize PchConfigHob before device initialization.

Hsd-es-id: 16014343812
Original commit date: Tue Aug 10 16:29:05 2021 +0530
Change-Id: I5bc9335676f7f7e7d1e114ff33ab49f40a3a85dd
Original commit hash: 3093893b14b59df5b1c5f71ed6ee42c9241e20f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 545120e323eb2d5287556def4ab9c19b0ad99d85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2332_00

Hsd-es-id: N/A
Original commit date: Tue Aug 10 08:47:19 2021 -0700
Change-Id: Ia656dce74129da259dcb16b57d17675f2973e77f
Original commit hash: aa1a35d49df2619afc9fe8633b11357b3374fd3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7358edb73b791cb0e85031da9e7b291173aba261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][z690] - BIOS setup fails to program CPU BCLK Override (Ver 2321)

Added back the correct default value of BclkSource policy which was removed from setup.

Hsd-es-id: 22013633562
Original commit date: Wed Aug 4 16:33:06 2021 -0700
Change-Id: I14b8c95488acd7b42cbeb28a9bb4e8f12bb26d77
Original commit hash: 8fbc607a4390bdddfbcbf3c1b3071f9d2d0986a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: a1ae9f176c2b97436d96bfd75bc07e4d67cd8202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:42 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000b
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Tue Aug 10 21:12:05 2021 +0800
Change-Id: I2ac824253e176ef5d4400cfe05a0b670db9fae6e
Original commit hash: d1bfc559c54ed1eaba9db092c45ae6d94971c349

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1021a7839f3e70835cbdfb817fedf97e4a0de9a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:40 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Support increase IPC1 command timeout for dGPU.

Prevent race condition when user connects Type_c monitor and hotplug it on PEG dGfx enabled platforms,
Increase IPC1 command timeout from 10 ms to 3 secs.

Hsd-es-id: 14013458665
Original commit date: Fri Jul 30 00:13:24 2021 +0530
Change-Id: I9e286337271f79bfa800022633fa9a3af0a360bf
Original commit hash: a7cd46522c1dc29b29bc521a4c2ef59da787682d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDg128Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 6f5b1dd3b1be4e3e0cc821559dce466d0cb2f6cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:39 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 10 01:48:36 2021 -0700
Change-Id: I814a495c016cbaaf5bb4f131edb94bce0072e3cf
Original commit hash: 37182e42dc95c982473156f4ff94206ad8865448

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a4b565eed165e0e5a1c5d8920e2967d5dfd474b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:37 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS][AEP] TUID should be 1 for RP25

Hsd-es-id: 16014342217
Original commit date: Mon Aug 9 12:42:05 2021 +0530
Change-Id: Ic8fb926d0e6850334f715fe2734681f42602e913
Original commit hash: da35c31cb72e22e2a1c2c2af9974d4ac525fa4fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl

================================================================================ 
Commit: d464dde0f94a427c7468cc88f1988ed18ccb7510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM Code Improvement

1. Enhance usb4 query function.
2. Integrate parameters into "USB4_PLATFORM_INFO" for use, and update to nvs.
3. Remove unnecessary code.

Hsd-es-id: 14014448301
Original commit date: Wed Jul 28 14:20:14 2021 +0800
Change-Id: I460f3a3da11899523e25fbf2a9c2147bb13bae7f
Original commit hash: f709a0783c4ba56fa5648eeb4c57cb2204a866aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf

================================================================================ 
Commit: e1241fadb84c9cc09768d6ed79448b09b9316f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:34 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: [TPM]: TPM variables are not initialized

Having un-initialized variables could lead to un-intentional behaviors

Hsd-es-id: 14014629029
Original commit date: Tue Jul 27 11:47:00 2021 +0800
Change-Id: Id0588434b570dbea485cba30164e57c13ce4f183
Original commit hash: c1546eae59c6dc7a2134fa0de5016bc10653c030

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: 1f663742a23268a1702342b0e15e912842f80c76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] PEG010 and PCH PCIE root ports SSVID cannot be overridden successfully via BIOS polices

Default value of D* controller PCIe ports gives wrong subsystem vendor Capability pointer. So SSVID should get program after BIOS override the correct capability

Hsd-es-id: 1509669538
Original commit date: Fri Aug 6 18:54:08 2021 +0530
Change-Id: I24eaa914203379bab92f5d1e3ca34754eaff0c45
Original commit hash: 37c959077e6a83f2e15ebc0048dbcd1f87506767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: a09f3ccb9a7e27bbf7ffea3a363bd8c700ef0352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:31 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS] The interrupt pin incorrect of HDA device

To modify the initialization process of interrupt pin for HDA device.

Hsd-es-id: 1509693282
Original commit date: Sun Aug 8 22:15:07 2021 +0800
Change-Id: I927590e59c42a0849051ff942e294c351048e79a
Original commit hash: cd5cbfdfbed6359e7e1621f2fe2cb1adf8aad5b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/HdaSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c

================================================================================ 
Commit: 846d995266b7cfca175358d8521bb2f645b118af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:30 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/Features/Rpe: Remote Platform Erase - CSME Unconfigure with ConfigurationDataReset boot option
 -Removed the code to check Remote Platform Erase (RPE) boot parameters to trigger CSME Unconfigure
 -Triggering CSME Unconfigure when _ConfigurationDataReset_ boot option bit is set by AMT

Original commit date: Mon May 24 14:12:55 2021 +0530
Change-Id: I5d4a77fa3a9eb86c76306fd4878510cde401a58e
Original commit hash: 751ea526a713d58c249b409139c498e99d6f4c3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
ClientOneSiliconPkg/Include/Library/DxeAsfLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c

================================================================================ 
Commit: fdabd49f843f0a41013c10f1887ba4accebafdbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][IAFW][Crash Log] BERT gets collected for invalid Punit CL record

Added check to filter invalid PUNIT record

Hsd-es-id: 14014856880
Original commit date: Mon Aug 9 16:55:22 2021 +0800
Change-Id: Ic2a481fcfd5d4e04de8bd89a7c9fad5ab56de528
Original commit hash: 297a8b7e6d315ebe1262e2cfb7549ff603c6bf93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: d8e24714afe19ee6e88941401791a12c6bb111d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO][TCSS][ADLM] Add Aux Ori Override support for Lp4x and Lp5 Board.

Hsd-es-id: 16014218701
Original commit date: Wed Aug 4 00:33:13 2021 +0530
Change-Id: I58bed59c4977ef288b57eca02dbec930afd52410
Original commit hash: 406a957a6d6b496d5f2b9f95c4587f2e419405a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc

================================================================================ 
Commit: 7f96cd71a905035062a88a720776d55fb65f8be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:25 2021 +0530 
-------------------------------------------------------------------------------- 
ClienOneSiliconPkg/IpBlock : Control all resets through DisbaleResets setup option.

Motivation : Single control for disabling all Resets which is required during PO Safe
             Settings Configuration.

Change     : Before scheduling reset check if resets are disabled if yes then skip resets

Hsd-es-id: 16014343812
Original commit date: Mon Aug 9 15:02:00 2021 +0530
Change-Id: Icb8e91fe4d460d62b3a73175c5fe47b3bfeb5894
Original commit hash: 3f22c4b64f6c7914fc281b035cd2a210ccbaa797

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf

================================================================================ 
Commit: b78790b7443367dab575088feae8ca52ffd1611e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2331_00

Hsd-es-id: N/A
Original commit date: Mon Aug 9 08:48:18 2021 -0700
Change-Id: I0265c8a785d83e5f98f74d7547fa4303b24688e4
Original commit hash: a5f31a4a4f8b819793fb75c41449bba6b68b984b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b62bc2a8cd99158baf9ffa24c794af9b8a9c2f59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:21 2021 +0530 
-------------------------------------------------------------------------------- 
[Adl-N] Adding gpio mapping for Adl-N Lp5 Erb.

Hsd-es-id: 16014100661
Original commit date: Thu Aug 5 16:12:31 2021 +0530
Change-Id: I756567775baf1ead69cd714b2b26004beaa34743
Original commit hash: a97262495a2b3843245be9f9db064222e1372f1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc

================================================================================ 
Commit: 53157c113cfd68282a8ed55e4b781e77e1eabdf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 9 01:53:55 2021 -0700
Change-Id: Ibe2f733c7e73047f553838d542685babf041811f
Original commit hash: 0bc9ba823cba59655d2c06d10f597d890afcbf5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 36591c9b27cd08c50fc25a9b2f2569cbd640a2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:17 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] GGC register lock fix for BDF:020."

This reverts commit bdda7c214683a1599ed24ad9f74dcf8b03100506.

Mon Aug 16 14:15:18 2021 +0530
Original commit date: Mon Aug 16 14:15:18 2021 +0530
Original commit hash: aa6c195557ed519631236158167929362bc6a123

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: aaa8634a8685e3ce6c26005eb607024c11be3153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] GGC register lock fix for BDF:020.

Hsd-es-id: 16014383096
Original commit date: Wed Aug 11 18:09:19 2021 +0530
Change-Id: Icedaaf2abf4000ab137005aacfc0dc1d7bfaf542
Original commit hash: bdda7c214683a1599ed24ad9f74dcf8b03100506

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: a9f273df95aab6cb5d2c0bcad952ed42ee1976a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.144

(cherry picked from commit 1259a398b9e1e126303bff93f84dbd32a06cba00)

Mon Aug 9 08:15:09 2021 +0000
Original commit date: Mon Aug 9 08:15:09 2021 +0000
Original commit hash: 473b8fb6927cbd72ab3359e985d0fec005aff0a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 25d327ab5f009cf0524a25340aa372952eece0d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014325849][ADL-P ADL-M | LP4] PHY COMP Enable Weaklock Override during Timeout

[Issue/Feature Description]
  Failure in ADL-P K0 PROD Parts.
  Analyzed to Timeout in LdoFFCodeLockCalibration in very low frequencies in certain samples.

[Resolution]
  Recommended by design to weaklock override when the LdoFFCodeLockCalibration timeouts

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  Phy

Hsd-es-id: 16014325849
Original commit date: Fri Aug 6 17:09:41 2021 +0530
Change-Id: I390413f0f1ed5345ff180ac2208ed149d6adf4f1
Original commit hash: 8545f4ee76246997be38a94cda22d48bf5830583

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 20dcefb7fca77566aa9a5cbd5ddd584def735411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP][ADLM][USB4] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 1509047286
Original commit date: Thu Jul 1 20:16:08 2021 +0800
Change-Id: I047b0055c09b5ef89794ab180a3251bf8757e50a
Original commit hash: dfd1b3c09123b7e1413287dc1bce3353b11b8384

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c

================================================================================ 
Commit: 528bc737d1a6f05e6ca4231bcf18e861db740e88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:09 2021 +0530 
-------------------------------------------------------------------------------- 
Features/MEBx: [AMT] [MEBx] Remote Configuration and Activate Remote Configuration fields are not hidden on Lan-less image

Solution: Suppress some items if it is Lan-Less Platform.

Hsd-es-id: 1308933499
Original commit date: Tue Aug 3 19:42:48 2021 +0800
Change-Id: Ia2a12c808ede6914111ff9f8edc783c301a8582d
Original commit hash: bb6628079739aa5731c430e96fbbeeb226f1ed03

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 065528e6b9893b76e0d121bdd49ec76af572b2dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.143

(cherry picked from commit af99ef3929cbf665cd2d9555386eced31c849ee3)

Sun Aug 8 15:48:34 2021 +0000
Original commit date: Sun Aug 8 15:48:34 2021 +0000
Original commit hash: 3becac4eb2d1b6e7e6923785a0cecf4841aed51f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 165769ee4f4905510dce9939b4cc43473cc25cca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2327_00

Hsd-es-id: N/A
Original commit date: Sun Aug 8 08:47:16 2021 -0700
Change-Id: Ib09d2e20faec9747e2d37dd176389e909ec2ce71
Original commit hash: e6d2e486cf3f591f9d0f0c4fe800771b08cd12c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a2943cf8f274f78369c7bc155356318045d5214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014071105][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] DCC software FSM implementation

[Feature Description] - DCC code calibration algorithm implementation
  - MRC measures duty cycles for all DCD Groups and Lanes
  - Run Software DCC calibration algorithm for all failing DCD Groups/Lanes.
  - Repeat the calibration steps until DCC codes are converged within SpecLimit duty cycle values.

[Impacted Area]
  ADL-P/ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 16014071105
Original commit date: Sat Jun 26 11:20:12 2021 +0530
Change-Id: I52d5420cef6a403b614307780fa9d63accbae8c5
Original commit hash: a7fe99a5e0dded932e2860a9de6cef5239efcc39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 62bded4554fff7dae2fc53b88a8b37ef3a0799f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 8 01:23:08 2021 -0700
Change-Id: Ie391c959ad001944d7abe1959d5370fb158a328c
Original commit hash: 2d0ca3f52ddf3bdd95c9a5f896f4b7690be9b373

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3d271fa29b75c49868fbcdb2be62937bc0aab667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:14:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2326_00

Hsd-es-id: N/A
Original commit date: Sat Aug 7 08:49:48 2021 -0700
Change-Id: I195f3dabbac928f008b1b2638ecd208e0cf4d39a
Original commit hash: 5b041f13c9780960d5ed9c8863727d4dca47a435

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ade502239b158c1ca66ea9a6facfa5ba8bd8497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 7 01:24:19 2021 -0700
Change-Id: I76b0d9ac0b439d124422ab69466718cad7ca2356
Original commit hash: 08dc01977491b933c47ea91beb8344dc6c5c9f2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dcab7010de23f846161334a6fc20b4bb1fb7dce6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.142

(cherry picked from commit 92da44fa7ba4f539011aeb41721b1028de79426f)

Sat Aug 7 02:38:11 2021 +0000
Original commit date: Sat Aug 7 02:38:11 2021 +0000
Original commit hash: 92ba2b2d6e7ca47272ec0570be40c9cd473b23d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a5aa237d29d3df471c89b7ed184783bec9c26c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509700847] Register Save Restore update

Changes:
1. Save and restore the register value for MC0_MC_RCH_STALL_PHASE_REG during S3, fast boot flow.

[Impacted Area]:
S3, Warm Reset, fast boot.

Register Impacted:MC

Hsd-es-id: 1509700847
Original commit date: Fri Aug 6 14:21:55 2021 +0800
Change-Id: Ibad9dbb4659c751e90bcb031f25ef5a5c1fdd20d
Original commit hash: 12ccd8587757c2422e1606032afcbed53f4e7b44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 94ad778936eea35c144941f2d2f137f04f24f354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:54 2021 +0530 
-------------------------------------------------------------------------------- 
For HSTI MMIO checks, adding condition check to detect if the port is mapped under VMD.

When specific PCIe (PCH/CPU) root port or the SATA controller is mapped under VMD, it config space will be read as all F.
And when the root port on func0 is mapped under VMD, dummy device will appear.
In both the above scinarios, HSTI check should be skipped.

Hsd-es-id: 22013529657, 16013911763
Original commit date: Fri Jul 30 15:51:36 2021 -0700
Change-Id: I565ba6b1344f6a92ce8dc70f2e462698c31cde06
Original commit hash: b195db7f03dff92f11ce91e87e595b7c5ac02f6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 8a7bdc194f8c27b62d2706be76afbc3aabdbe9ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2325_00

Hsd-es-id: N/A
Original commit date: Fri Aug 6 08:48:14 2021 -0700
Change-Id: Idaaea575658a08cc664a88c5e8f06a745696b302
Original commit hash: 5da0c2986b4e3058673b8db4ed51339a11039fc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bed40d099932607b9985d66024753258a8098b1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:51 2021 +0530 
-------------------------------------------------------------------------------- 
Features/LPE: Platform Erase initiation from UEFI UX

 -Provision to perform SSD Erase, TPM Clear, NVM Clear and Reload BIOS default config from BIOS setup menu

Hsd-es-id: 16013793151
Original commit date: Mon Jul 26 21:12:46 2021 +0530
Change-Id: I7257d27c2b68382c78c7395ebf7e5ec118709409
Original commit hash: 4942e19283df4cb3798f89b0756b4baf73a59a27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 4a35229809ec148563449947250557e6d427ecc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.141

(cherry picked from commit 18946c63e00ebbb2d6dc610c99d0f57d1e8cd99f)

Fri Aug 6 14:13:44 2021 +0000
Original commit date: Fri Aug 6 14:13:44 2021 +0000
Original commit hash: 691f9738bbb8dcd23097e11fbe903758d4c6c20b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60139c91e355174160d58bcd480ca15c55f0c8c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014299823][ADL-M ADL-P | LP5] Print DIMM ODT Summary table for LP5

[Feature Description]
-> Added Print for DIMM ODT Summary for LPDDR-5
-> Added Print for LPDDR Vendor Details and DRAM Device Width

[Impacted Area]
LPDDR-5 MRC SPD

Registers Impacted: None

Hsd-es-id: 16014299823
Original commit date: Tue Aug 3 16:00:17 2021 +0530
Change-Id: I7dd30fbb0b6a6fa97e14fe5effb852da53dbe86d
Original commit hash: 622c1758314c7f5a796192dfee596170b74ffa07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2a57ff2380e2dfe0c77c69e5f1914ea23ee0e4a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.140

(cherry picked from commit f08ae0a9c966ec96cdf385394d16e443dc3fd8bf)

Fri Aug 6 12:24:25 2021 +0000
Original commit date: Fri Aug 6 12:24:25 2021 +0000
Original commit hash: bc0f21f972d8126596c5c7b07336687af0aea790

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29bb9421a8897de7b3aa13cd5dd5eec756ecfddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P | LP5] Phy rxdqscomp settings update.

[Issue/Feature Description]
(1) Memory Phy Init (initial register blasting)
(2) Program Phy register initial value before training

[Resolution]
The following PHY register values need to be programmed
rxdqscomp_cmn_accoupfwdclkslope = 2
rxdqscomp_cmn_accoupselswing = 3
rxdqscomp_cmn_accoupvrefsel = 6
rxdqscomp_cmn_rxdqscompclkdistcben= 0
rxdqscomp_cmn_rxpbddlycoden= 16
rxdqscomp_cmn_rxpbddlycodep= 16

[Impacted Area]
LP5

Registers impacted: Phy

Hsd-es-id: 16014313717
Original commit date: Fri Aug 6 10:01:09 2021 +0530
Change-Id: I50a262a897b8d50741751e1e04d7ee826ab9c63e
Original commit hash: adf6042cc1d2678481681d91a4e8cf67f9dd68de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f568a5cd50e92748add8e30cae9090709d420ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP][ADLM][USB4] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 16013023516
Original commit date: Thu Jul 1 17:13:29 2021 +0800
Change-Id: I4ef618e0e3f273653ce28d3ecf85a8a5da580a3f
Original commit hash: 82f2a783e307938837f5b7a9713d3fe755bfe586

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Include/Library/EcCommands.h
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c

================================================================================ 
Commit: 01f79b4eabbe386e6f6552a380831068bff4e29b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:41 2021 +0530 
-------------------------------------------------------------------------------- 
[vPro][PSR] Add Support HECI interfaces required

Added HECI commands to :
  1. Retrieve PSR from CSME and
  2. Inform CSME of Chassis Intrusion.

Original commit date: Thu Jul 29 14:46:27 2021 +0530
Change-Id: I5fba46367caa5c3ee8bb3bd0d8d0612f6392d5f8
Original commit hash: 70f942d7a32986fb2a5876aeaf2ce540a60e920e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/MeBiosPayloadData.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c

================================================================================ 
Commit: 2cba3eab4e7e01c55bd4f00aba449ce32bd863b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:39 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] BIOS setting for BT offload is not completely enabled in BIOS by default(Partially enabled)

Update default value of Bt settings for ADL-P.

Hsd-es-id: 16014284495
Original commit date: Thu Aug 5 12:22:46 2021 +0200
Change-Id: Id36c3037efa20a623c1d6dc6ab83b7ac8c902156
Original commit hash: 192869a108978646036e2038bbd72b70469eaf16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2e9da9993cab25676f67c8b0e47beeb0b665dca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:38 2021 +0530 
-------------------------------------------------------------------------------- 
Remove support for activating network access from USB provisioning flow

Removed support for "Manual Setup and Configuration" USB data record.
Displayed error in case an USB data record with this setting is detected.

Original commit date: Fri Aug 6 10:49:17 2021 +0200
Change-Id: I8e1c8fd4d1c429b2e29de9c8662c21e14515358d
Original commit hash: 0fc6f4f2799b53673b656c2ad705e10ea2739f0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/MebxDisplayProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/Readme.md

================================================================================ 
Commit: fa306c6915bc20f35ed477e77b4317363b2f0568 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 6 01:54:17 2021 -0700
Change-Id: I1e51d3ac94da48501b807bcbf103041b1ff1f89b
Original commit hash: f0fd51e3a4feca7be0fe05b13632dba091dc58b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7b44b7c2aa22ec8576bf4f6205502abb34b5ec4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] OS gets invalid date/time sometimes during reboot cycle in DC mode from TimeAndAlarmDevice.asl

Check RTC data and Time update in progress and waits till it is over, and then retrieve the time from

Hsd-es-id: 22013478965
Original commit date: Fri Jul 23 13:20:23 2021 +0800
Change-Id: Ia5780b2cbfe71295b74e4b4f6b12d1a4f63e38ff
Original commit hash: 500105a65df329af015b4363c553c14755e6f9d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 37ce6e2b44120ff42de0dd51ee3b2817a640caeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:33 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] RPLS AEP Board Porting

	- Basic Board porting (Clk, USB overcurrent, GPIO)
	- DDR changes, Audio
 	- RTD3 Flow

Hsd-es-id: 16014207342
Original commit date: Tue Jul 27 07:40:38 2021 +0530
Change-Id: I235703b681ea21d27f24df09f82ee5b27aad3e23
Original commit hash: bed4e68be0d6acfbd41ff49134527779bebbd8a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSAep.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: a209bfee4586322a3caeeddce7980d4ae1206a46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.139

(cherry picked from commit a31b69cdeb908c15c664987e5aacb3baf8ac85b5)

Fri Aug 6 05:22:53 2021 +0000
Original commit date: Fri Aug 6 05:22:53 2021 +0000
Original commit hash: 3fe0f8dc52be1e64b6743d82cc959908088b014c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3e814e1aa39b18dd42309ce4cb84b5982cabc8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014300518] [ADL-M ADL-P | LP5 DDR5] Disable Read Amplifier Power for Rx Unmatched Mode

[Changes]
Disable Read Amplifier Power Training for Unmatched Mode in Mobile Platforms as per design recommendation.

[Impacted Area]
ADL-P/ADL-M LP5 and DDR5

[Registers impacted]
Phy

Hsd-es-id: 16014300518
Original commit date: Wed Aug 4 23:37:46 2021 +0530
Change-Id: I7a0cfe26b389f37bb52d2a317acb445e0d943b48
Original commit hash: 32a04ebe2091e459d7ebb4135b22c208b0f9c03f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 3543fd0981656a98a1cdfc27381ad59a527a2c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Correct wrong argument used for updating system slot info

There is a coding error in function UpdateSystemSlotInfo in SmbiosPlatformInfo.c, the variable DefSystemSlotInfo used as argument need to correct to DefSystemSlotStrings.

Hsd-es-id: 1509652094
Original commit date: Fri Jul 30 12:24:35 2021 +0800
Change-Id: I41a314efba070a1afb7673a4d2a0b32c16672a83
Original commit hash: c34135567ff8562a1b08443eb2df86122675a390

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 63649041e3c0c57d29b02d8145797f49b0a3003e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2324_00

Hsd-es-id: N/A
Original commit date: Thu Aug 5 08:49:08 2021 -0700
Change-Id: Ib2d4e97884b10be4f10815459975f281d2ae6ac9
Original commit hash: 070d42bebf742256a6b6922c2a53010808b0678e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18e91acf86c8ffd53517705a043a3524abef3681 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:24 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] ClientOneSiliconPkg:xHCI HCRST isolation flow changes

This change includes modification of qualifiers that configure whether
BIOS shall disable HCRST flow isolation in xHCI. It now includes both
DBC enable status for USB2 and USB3 along with general Debug Enable
status.

Hsd-es-id: 18017426658
Original commit date: Tue Aug 3 13:46:48 2021 +0200
Change-Id: I1c7f11d14b016118c66723f18da4001941c255c2
Original commit hash: 043ce1a721e1052b29c6b541c428f8f6ed6e781b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 8f478065fd7c78c2d25440b33c6e7bad04862417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_Q0]New microcode add with production patchID 0x0000011d

Hsd-es-id: 1308963309
Original commit date: Thu Aug 5 12:33:21 2021 +0530
Change-Id: I9097a5e3a0f6c712de58b6f4aa4cab494cb0252e
Original commit hash: 695190f13f0e9393cf80e8cdc7d4ef6a77053c8b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 654349f3a062fdb61b7eae17ae5894bf358e0016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 5 01:29:37 2021 -0700
Change-Id: Ib8b919b97397d13f0e36a7b9a2c55887e832ae88
Original commit hash: 8b4a45e6828e23e7dd3d7c9361ff908772d8a6c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 18718a7ea3e0c9b0b02751a6fdf4b1356ef4cb21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] [ADL] BIOS should temporarily disable UCSI option for all ADL-P DDR SKU.

Hsd-es-id: 16014218690
Original commit date: Wed Jul 28 23:57:14 2021 +0530
Change-Id: I3e65679c5a3c18823dba048dfc5eb5153f0216f9
Original commit hash: f88616d9ab32960957eb07f0543603f6b483a541

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e452c0b98f27384e9bc32860a0938194a4740d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:15 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Handle S3 TPM2_Startup (STATE) error.

If TPM2_Startup(STATE) is called when there is no saved state to restore,
the TPM returns TPM_RC_VALUE.

The SRTM should perform a host platform reset and send a
TPM2_Startup(CLEAR) before passing control to the
Operating System.

Hsd-es-id: 22012740984
Original commit date: Mon May 17 22:24:22 2021 -0700
Change-Id: Ibb04b05e8d6f0830783a6f39e2cebbcb7223cc03
Original commit hash: f25afadf87637abcf21bcdda0dcbea7c879ae89f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Library/PeiTpmS3ErrorHandlerLib/PeiTpmS3ErrorHandlerLib.c
AlderLakePlatSamplePkg/Library/PeiTpmS3ErrorHandlerLib/PeiTpmS3ErrorHandlerLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 3b4c4de7ed5e14bfd70334549abc6ed7fb96f2ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.138

(cherry picked from commit 127eb1fff7758350790c34ce64377fde7b954a13)

Wed Aug 4 16:47:05 2021 +0000
Original commit date: Wed Aug 4 16:47:05 2021 +0000
Original commit hash: 0d5c1798a164a3f732fc869799d83a74080c2c41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a9b14fe4c4bad46074d3440f5669a6d1cce1c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014279884][ADL-P | ADL-M | DDR5] Enable Matched Mode receiver for DDR5

Changes:
  Set RxMode as Rx Matched mode for ADL-P/M DDR5.

Hsd-es-id: 16014279884
Original commit date: Tue Aug 3 13:16:11 2021 +0530
Change-Id: I9ef2f62402814b04ff9d4e7536431be2ff9e23e1
Original commit hash: f92b6c2f799777b7b9b7a5ed7eb3d4bc92092703

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a7557883dd0f69b00b30dadf4dc3e3e2aa0fa514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2323_01

Hsd-es-id: N/A
Original commit date: Wed Aug 4 08:50:03 2021 -0700
Change-Id: If702dee61808a644253e96e9ff3fe280f40b4b94
Original commit hash: f7931d32b66c9118b222f2ca299c7d3f23a07b65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c745f2913963e8f043a40cd7ede41446092eed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2323_00

Hsd-es-id: N/A
Original commit date: Wed Aug 4 04:00:08 2021 -0700
Change-Id: I3ef0f1e003ace01d9117c170911b548c76f11084
Original commit hash: dd721e9e9e5307ad057ac39479c558570e202d0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09a5c033757636df75d23fcf299e90a3fe43c002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support HTTPS Additional PET Event Notifications

Install network callback protocols on oneClickRecovery to
receive the HTTPS events, transform HTTPS events to PET Events
and sent them to CSME.

Original commit date: Thu Jul 8 08:33:45 2021 +0800
Change-Id: I5e96e9dfc28189efa580f3caeba896aa1e2fff9d
Original commit hash: 06b0c164a208c81e9de8ebd924308d3bf4392146

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: 25dfc8cfab33183a089957b489118869d88f4fde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 4 01:59:04 2021 -0700
Change-Id: Ide11c54b1aedc0267503ba18b4b02e3944aec024
Original commit hash: 1666e6182ac40b30d70ab1c59eb21fd112433bfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 565e69e63fee3850b29e25d1410e135f596f8a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:04 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL S][S19] OC Discrete Renesas_RC26008 BCLK fails to be programmed from BIOS setup

Hsd-es-id: 1509675121
Original commit date: Tue Aug 3 02:45:17 2021 -0700
Change-Id: Id81da1631e4782ad076f65a69ec48a5daa7cc729
Original commit hash: 98a05c62aa58b2f0f871f1d4e965d188c06b4523

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/IccSetup.c

================================================================================ 
Commit: d35a5b9c028e09fab441291b9fd63fa57a64598b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Correct function NvmeHealthAipGetInfo reture status to meet UEFI spec.

 EFI_INVALID_PARAMETER can only return when input value is NULL.

Hsd-es-id: 16014220035
Original commit date: Wed Jul 28 17:36:15 2021 +0800
Change-Id: Iaceded7485f17ce9a97e79e7adc8c02527a1decc
Original commit hash: 2548fa0e37d11b1224a18fa1f5ef1bb860dab157

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: 2c5f5cc71ce984b636f60a0a8a49545781a421e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Board package refactor
Added VPD PCDs support for DDi and Display configuration

Hsd-es-id: 16013246886
Original commit date: Mon Jul 12 20:31:04 2021 +0530
Change-Id: Ie2da1876c62da7db0e124178a51f3e269b69a88b
Original commit hash: f3f076aca85733b2dd0ea86f300f42adcb7d68ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: a76e820e6028e55981b74f7e70c2d0959360033d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:13:00 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Include ChipsetInit Binary in BIOS

Hsd-es-id: 16014284451
Original commit date: Thu Jul 22 11:31:17 2021 -0700
Change-Id: Ib04cff8afa82c63527e2aa7c34ca9d2d91262793
Original commit hash: 1311758276210f41017c24122a3b951a3456cad0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 831c20af9ce8676c46bbdde224af6a875a9e8245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.137

(cherry picked from commit 4d34f592b3498bd18f0a1ac851d62ce5f85e38ee)

Wed Aug 4 02:47:29 2021 +0000
Original commit date: Wed Aug 4 02:47:29 2021 +0000
Original commit hash: 9ee205c634d74c2076bcdb0bf21ae84c0e44b5ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e74b4855d9e21cd80dcbc12ac163ffb2bb28b1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:56 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014227024] [ADL-P ADL-M | LP5] WCK Config is not programmed correctly by MRC as per Design Requirement

Update of below WCK config as per design suggestion:
WCK_OFF_IDLE_TIMER, tWCKOFF, tCSLCK, tWckStop

Hsd-es-id: 16014227024
Original commit date: Wed Jul 28 20:19:21 2021 +0530
Change-Id: Ic2b1024b116b36d36dda3e504dee4f827245f6a9
Original commit hash: bad5897193bbfa7eca3c8a8e96786c6acc982de1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 4d605fdc29e72830544fd848de22a02b9793a243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:55 2021 +0530 
-------------------------------------------------------------------------------- 
Adding AMT supported HTTPS programmable timeout value for remote image request and response.

  OCR TLV parameters request will contain the timeout value to provide to
  HTTP boot in EDK2 NetworkPkg

Original commit date: Thu May 6 13:46:43 2021 -0700
Change-Id: Ifaaf032b06363a7295287958f6da4dc4e0d02898
Original commit hash: ce2472b404ed6383afe2a4799b8fae22f1b91483

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: f9ae141c579af93b05ddc628267f3da7dbb5568d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2322_00

Hsd-es-id: N/A
Original commit date: Tue Aug 3 08:50:23 2021 -0700
Change-Id: I69106eabeae13aac36e2af365079782cb2ed491d
Original commit hash: 427c7693baf1dac128537767e51ac023ddb40644

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 90303635fa8becb01f9fdfcc291f00254d08d93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.136

(cherry picked from commit 4201d8be574dd0f1de01d47368433c38015e0c2e)

Tue Aug 3 15:27:47 2021 +0000
Original commit date: Tue Aug 3 15:27:47 2021 +0000
Original commit hash: 3e9a4eb9cb4a1f10c2dcdefd264120348692af72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e895a953b22cde96e6872eb066cd86a4521d9461 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] IVD and VAMEN for BDF:000 are not set while DGPU connected PEG port.

Hsd-es-id: 1509633807
Original commit date: Wed Jul 28 10:42:57 2021 +0530
Change-Id: I567e5f3b935247e92357850d4610f9fd4fcc85c8
Original commit hash: 87a7f404898ec68d3b773b8702e728baf46df28b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: ffddf70db55de0206364940efda1cf67808b3524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:49 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW31_2021
 - Added ADL DT new segments 46W , 58W, 60W
 - Updated ADL DT 8+4 125W Baseline LL from 1.1mOhm to 1.7mOhm
 - Updated ADL DT 6+0 35W iRMS (TDC) value from 43A to 44A.
 - Updated ADL DT 6+0 35W PL2, PL4
 - Updated ADL DT 6+0 65W IA Iccmax + iRMS (TDC), PL2, PL2 and PL4

Hsd-es-id: 16014250566
Original commit date: Tue Jul 27 13:11:40 2021 +0530
Change-Id: I94ceaa3c2ea1fd1df1581c1f28df3be257396087
Original commit hash: 822ab953bb122f0719a7797f785ae843e94487e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 373b6316f838fd3a04dd860cb7f7617cec966b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 3 01:35:16 2021 -0700
Change-Id: I6d1d7185f7dc7348356246a58b365f4603114dac
Original commit hash: 53223ca60a120f125c783c17d4a37d70f55670c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 95138da437535aa480b6662818f2ead1ef3af4ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Exposing Legacy COM port for ADL-S PPV SKUs part3

disabled COM ports for all SKU. PPV SKUs are still using this COM interface.
hence enabling it only for PPV SKUs.

Hsd-es-id: 22012736781
Original commit date: Tue Aug 3 10:36:27 2021 +0800
Change-Id: I3b5fce82295393f9e99ca51a0cb0a3ac879a8c30
Original commit hash: 3cb7e7219f4d0bc0ee57d04fb3ac70cdb7ac90a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 39651915d0907325340a994c904767a0e39fcc5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:44 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Initializing Uart SerialIo Config variable.

The powergating policy for UART is set to auto in setup-option and fsp. But in Config policy it is not initialized.

Hsd-es-id: 14014637945
Original commit date: Mon Aug 2 16:01:08 2021 +0530
Change-Id: I50aa2d2c61934bb9db6cd7a7c90b0ead71b5248f
Original commit hash: 08ddb90b06145b0e9ecc358aa371643fcb5b0256

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c

================================================================================ 
Commit: f376892bed7470f24a1a7138c5df6855e15f6198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:42 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Set the retention value as per recommendation

Set the retention value as per recommendation.

Hsd-es-id: 14014651741
Original commit date: Mon Aug 2 14:45:45 2021 +0530
Change-Id: Id2e6a2f96ad81c139d0208ab105c10e062db1fd8
Original commit hash: 29ca92216ff122e22a24fe6aa9682f749aae8648

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: a76f4684c99ecd136f8ef084d482eb43c05177b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Graphics PEIM Init Fails With FSP Multiphase Init flow

Hsd-es-id: 22013624293
Original commit date: Fri Jul 16 20:30:10 2021 +0530
Change-Id: Ia468260cd1d9698592e5e9cc7e785b8b551c0f34
Original commit hash: 8cb216ed965dd0ab876b6e960d37f1e8c8663be0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h

================================================================================ 
Commit: d2f7fa8a640d41f373456a644d8c7f30d2e8edad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2321_00

Hsd-es-id: N/A
Original commit date: Mon Aug 2 08:51:30 2021 -0700
Change-Id: Ib2870ca60aa2b2913099eff6234488cd19e416bb
Original commit hash: 4b42d9a8f4107f2b0cf007755dfa22f7edcebaa5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d4f243b441f28b9b59a68b054a9e164c2bf54227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Exposing Legacy COM port for ADL-S PPV SKUs

disabled COM ports for all SKU. PPV SKUs are still using this COM interface.
hence enabling it only for PPV SKUs.

Hsd-es-id: 22012736781
Original commit date: Mon Aug 2 16:57:53 2021 +0530
Change-Id: I878887378a7605aced5950dcf53fecc985bf87da
Original commit hash: 8983f83742e1ddb032c3ba77c375246b5234d831

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: cfe6a892a69cc6a443d741d2b7f184d2f7bd57d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]Removing m_02_90670_00000019.pdb
ADL-S Ax for ADLP

Hsd-es-id: N/A
Original commit date: Mon Aug 2 10:51:17 2021 +0530
Change-Id: If81414ad58f2c7f16a530568e4564ac0dbc6ad6c
Original commit hash: 95828809b167728136f5402a74bfff03e95697f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3f57ef3be071f137aa9d8d3c607ee719b0b48928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 2 01:43:34 2021 -0700
Change-Id: I48947afaf6b24f83dc6216d3e733adcb09a606ed
Original commit hash: 53c355560722442a572b602965ed3a732ad4ebd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 478e70de53dd5a5bcb87f72c3996e7befd4f8e00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:29 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: Platform get stuck after ME Unconfigure, when TDS is enabled

Issue: No physical console in is connected when request user input.
       It is because when TDS is enabled, the connection sequence is different from normal boot flow.
Solution: 1. Remove requesting user input when doing ME unconfigure.
          2. Because UnConfigureMe was reset to 0 in EndOfDxe event every boot, and there was no guarantee graphic was connected after EndOfDxe event.
             So UnConfigureMe should be reset to 0 whenever write variable service is ready.

Original commit date: Mon Jul 26 14:05:31 2021 +0800
Change-Id: Id7ed467d6728815f16c8dd3285dbc762089a0a83
Original commit hash: 100ce1bf1d8e40f2fa39bbded1f4ab534fbad0a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/DxeMePolicyUpdateLib.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c

================================================================================ 
Commit: 8cbf800f089993f2c098e8a43da2ac108f3c7567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2317_00

Hsd-es-id: N/A
Original commit date: Sun Aug 1 08:49:46 2021 -0700
Change-Id: I7cb913638ebdb9591ad4bcd054a69259cbc451df
Original commit hash: 8edb424f5b1e30828936b7dab7cff66830d126cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8397b18e584883b73735a2652c4d293c4cb92007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 1 01:24:54 2021 -0700
Change-Id: I427531e06e28810551eba9dc7cb58372318d47cb
Original commit hash: 6649ff5caa9f43071cd9e0509d869fab495bd6e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f1bb1891a76457d39a8991764f055b65583f923d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2316_00

Hsd-es-id: N/A
Original commit date: Sat Jul 31 08:47:40 2021 -0700
Change-Id: Ie3a7747eda0caaec35eabbfe34a0c6600c8a581c
Original commit hash: 8c8c5e8d43002ba49d5d0b8f74d6bbc6cf0f91a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb3eca3a461d5b3df2a7ca79595284c33f0bddcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 31 01:22:49 2021 -0700
Change-Id: I24f98a767ccde35fb270510cc75cb45e21b026f6
Original commit hash: 198df079cf8de6d842729e62532d74580061127b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5113b8e4b97185d5840b2b0abb0d5248ad03ed49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:18 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: cln.bat and SetupRomDirs.bat leaving invalid files.

Fixed issue when cln.bat was not cleaning up all build files.
SetupRomDirs.bat was creating NULL by mistake.

Hsd-es-id: N/A
Original commit date: Wed Jul 21 17:12:34 2021 -0700
Change-Id: I3a234f14fa7dba35236d67c30d835c2b3d51d279
Original commit hash: ed84660e11c48e674fe1edb27e85caa30d132e3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/cln.bat

================================================================================ 
Commit: 12117dbc43c405431159907828e08aeee7bda513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2315_00

Hsd-es-id: N/A
Original commit date: Fri Jul 30 08:50:03 2021 -0700
Change-Id: I239b961c092e53296aea654e8f1f012389ac3606
Original commit hash: e38d2700fb87013a58c64da853ef571f420fb821

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0471c73a05b971005a83b6411f5656dfce662d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:15 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.135

(cherry picked from commit d115ba848d97440fb764007c70d4cdcb878f0a32)

Fri Jul 30 13:21:01 2021 +0000
Original commit date: Fri Jul 30 13:21:01 2021 +0000
Original commit hash: e0714625117861a88678c0506d818bf1e993fdf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6253cdfe24d7238fd1b4eda05f91008b56308484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:13 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS needs to program VTden in PCH PSF registers

Program PSF CSME register to enable VTd

Hsd-es-id: 18017310675
Original commit date: Fri Jan 29 13:17:07 2021 +0100
Change-Id: Iad3415509a865f8dfea7e3ac76450cd16942a73e
Original commit hash: 9b6299fbe8f150512968516de12acfe885d75642

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 33efb7abfc47852b74d638a6ca09cb7092304f9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL S][SR10] Discrete BCLK fail to update current frequency

Implement callback function to update the Discrete BCLK frequency.

Hsd-es-id: 14014592198
Original commit date: Wed Jul 28 20:57:08 2021 +0800
Change-Id: I6e844c975366579f1542310afd1b098fd051a028
Original commit hash: 9c0a6baa613b4c00070f272b38edf027b95412ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/IccSetup.uni

================================================================================ 
Commit: a8d6c08774f2e735d1786c6cfa6a2b9b439b363b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 30 01:27:20 2021 -0700
Change-Id: Ibb99679dd793ad835e465c2d9e70611aef078134
Original commit hash: 94fc46475ea07426b64d49e7a50b93b2f4077aee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e8b0b5e7353bb5ed4063764879a3cf20f7a950c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:08 2021 +0530 
-------------------------------------------------------------------------------- 
[Adl-N]:Adding gpio mapping for ADL N Lp5 Rvp

Hsd-es-id: 16012822704
Original commit date: Fri Jul 23 00:44:50 2021 +0530
Change-Id: I95d7a190c197e87504e715621002de9507fb5ec9
Original commit hash: 5a8700a59f866789f9bcb7008fb97b9c84170f11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc

================================================================================ 
Commit: b348ba7eabf05679c1ee05bae0e846af9e1a2002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:05 2021 +0530 
-------------------------------------------------------------------------------- 
DGR: [RPL] Integrated PPAM 11.23r.1 Packages in BIOS to support DGR

Integrated PPAM 11.23r.1 Packages in RPL BIOS to support DGR.

Hsd-es-id: 16014203079
Original commit date: Wed Jul 28 20:21:57 2021 +0530
Change-Id: I24cf3e3ac5df240534e90069771521e6c08f9797
Original commit hash: e6afcd45a028591643793538ef2984394fcaba9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 416485c71ad133f70790aae6bea5674facb5e765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:03 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS BGA] TUID should be 1 for RP09

Hsd-es-id: 22013530261
Original commit date: Wed Jul 28 16:03:22 2021 -0700
Change-Id: I7e1ed9c7649a099f71146ee0c4300f9e3143d67c
Original commit hash: 6cd04e45101c74c27a7afe6622d38800a6560b48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl

================================================================================ 
Commit: 679e5326aa06bb467f614d8fc96aee8bb342801a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:01 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS BGA] Porting from ADLS

There is no requirement to wake dTBT (display) unconditionally via BIOS.
BIOS is not aware of the TBT tunneling is established or not. TBNF needs to be removed..

Hsd-es-id: 16012651246
Original commit date: Wed Jul 28 15:37:36 2021 -0700
Change-Id: Ie92720f3db118f467e42bc1e2c51b319e4e529dc
Original commit hash: ec795f44f18e1216cf4822e67f341e6346ad2136

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl

================================================================================ 
Commit: 88fee6c0995468cd5edc014d59b3c343d6aa21f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:12:00 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLS BGA] USB Port Mapping

Since it's onboard designed, PCH USB ports mapping can be removed

Hsd-es-id: 22013529816
Original commit date: Wed Jul 28 14:34:01 2021 -0700
Change-Id: I033ae9f303d50a393d8f6dff3093bfacceee19e2
Original commit hash: a9e1be9f768aa81f21336672bee437d779647df2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d766b3b23fe02b34289b7c46107dbe6a31ab52a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2314_00

Hsd-es-id: N/A
Original commit date: Thu Jul 29 08:57:43 2021 -0700
Change-Id: I685136a1267cbb05a6f41569ba23923e6503f682
Original commit hash: c3bccb9d855df32c3d215886cbc44bad0be5a832

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d96a45b04c238e6d6e16a062b81b10b61e43074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.134

(cherry picked from commit 70a6f19c291fd7cabb031b457ccde04656625d80)

Thu Jul 29 10:44:47 2021 +0000
Original commit date: Thu Jul 29 10:44:47 2021 +0000
Original commit hash: da187398a448bf9e212f6b0e2ed57a7dd7ae5003

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddbff2ea758385355fc081ef63e3ec112329bb1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:54 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1509639484][ADL-S ADL-P ADL-M | DDR4] V2307 ADL and RPL DDR4 system boot to OS failed which will screen crash and pop CATERR, issue only reproduce with fully RTC reset(About 10 sec) and DDR5 can't reproduce.

[Issue Description]
DDR4 system boot to OS failed which will screen crash and pop CATERR, issue only reproduce with fully RTC reset(About 10 sec) and DDR5 can't reproduce.

The issue is caused by the code change :https://git-amr-7.devtools.intel.com/gerrit/#/c/134972/
It's checked in MRC 0.0.2.113.

[Resolution]
When calculating tREFImin, make sure there is no overflow. (without fix, the overflow only happens in DDR4)

[Impacted Platform]
ADL-S ADL-P ADL-M DDR4

Registers impacted: MC

Hsd-es-id: 1509639484
Original commit date: Thu Jul 29 17:00:18 2021 +0800
Change-Id: I98684e15706809ec8212ac4c541f3355f4154007
Original commit hash: 494798247f2d507ebecbd9ba6737885c02910c60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: dc298c24a1acf5df8b9503e6d3ef53e7c71e6912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] WCCD yellow bang with WwanEnable enabled when using 4G WWAN - part2

Expose WCCD device node only when both WWAN and WCCD knobs are enabled.

Hsd-es-id: 14014645666
Original commit date: Thu Jul 29 16:07:07 2021 +0800
Change-Id: I8648a187a48113c7526f14a7c79659b370076402
Original commit hash: b60d6f5b56e581347a02247ad55e1a7951c7bf2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl

================================================================================ 
Commit: 2effcf876fe7a02d0c32579419d6d8a0802865e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 29 01:45:24 2021 -0700
Change-Id: I65e6008b1a2011f7255d2bc14c75482bf3564c96
Original commit hash: 86c81c7e798f89cc953442f7020330fb0fff25a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 78677bfb638cafcd6539df3df407c4441fba81ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] WCCD yellow bang with WwanEnable enabled when using 4G WWAN

Added a new BIOS knob to enable/disable WCCD device node.

Hsd-es-id: 14014645666
Original commit date: Wed Jul 28 17:31:32 2021 +0800
Change-Id: I1241627670caf602d07364c4a098c81010bf791b
Original commit hash: abed7c507db9183c228d3c084923c039495a608c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 11739be9a8a43e64d3553c871124870dfaba3fb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:48 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add support for MKHI GET_BIOS_SEED message

Added definitions and function for sending GET_BIOS_SEED message.

Original commit date: Mon Jul 26 12:17:39 2021 +0200
Change-Id: I6849040ff295331acaf9becafbfcfccbd8689120
Original commit hash: 1349dffc556ad5e5afdac17b666d051c034a9505

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 636665c3b68fc23d52387f26d77805eeef429f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Use SendOcrPetEvent to send OCR event

1. Change OCR event data number to start with 1, align with ASF industry standard.
2. Add function SendOcrPetEvent() to support more event types.
3. Change OCR code to use SendOcrPetEvent() to send OCR event.
4. SendOcrPetAlert use SendOcrPetEvent() to send event, mark it as "deprecated".

Original commit date: Mon Jul 26 10:57:30 2021 +0800
Change-Id: I28f2fa8c12be5e8cb388088b2908fe46e28dc45b
Original commit hash: 6f0e3a8dee8c2e558ce8f274908ffc43f949a7a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: c4f5d83e7d95e7a9fa4bc47385a0edc90970b8e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2313_01

Hsd-es-id: N/A
Original commit date: Wed Jul 28 08:49:43 2021 -0700
Change-Id: Id1f0276c327865a9ca46bf2baa743028221e47fb
Original commit hash: 002d402826287dfb6970256981a9b3332e6945e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a8bcb2f841f62978a5a614d07f7ca505f0245bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:43 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000a
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Wed Jul 28 21:05:55 2021 +0800
Change-Id: I76fa6403248709d8698c9508b089d1445f8fbf0a
Original commit hash: 19b490f3e7a21e383e70271a3a09a27d2c759278

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: edd4913202e9149d7663807c38af3ee7b8f38925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.133

(cherry picked from commit 824b8e42d5ab87303f302012a93733dde3377aa3)

Wed Jul 28 11:40:36 2021 +0000
Original commit date: Wed Jul 28 11:40:36 2021 +0000
Original commit hash: ecd29be634c6e95c43ff28e5ba43a7f53980cbab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df8266b70d8503fb31134ac4c475aa041dd4474a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update verb table for ALC245 and ALC711

Hsd-es-id: 16014223771
Original commit date: Wed Jul 28 10:57:15 2021 +0200
Change-Id: I06f698f43b9626675605621de7d9c35a3acd047a
Original commit hash: 08ab0949c753eeceb329c90df0d802c49464fa6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: e306ace1f4dce691d705d54b4c050c71bc10d98a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2313_00

Hsd-es-id: N/A
Original commit date: Wed Jul 28 04:03:14 2021 -0700
Change-Id: Idaa279b7f2a957114e0622be7f2ed1795f3b6cbf
Original commit hash: 90bcc8b011c527470c5709b978d89938b2c38ff6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 83655e9667325cd7daa0c12de00c34a88fc43211 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS

SAGV points update for LP4 {f2667 G4, f3200 G2, f3733 G2, f4267 G2}
SAGV points update for LP5 Q0 {f2400 G4, f3600 G2, f4800 G2, f5200 G2}
SAGV points update for DDR4 {f2133 G2, f2933 G2, f3200 G2, f2667 G1}

Hsd-es-id: 16014200214
Original commit date: Wed Jul 28 18:14:08 2021 +0800
Change-Id: I2b3c9e735047c521efbf87b1c3e8f11b20b395cc
Original commit hash: 2f97a134211e752c24f2fa80d47714f764159af5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 149c92f71ee998cad273608534e4bfd2f5741e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:33 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.132

(cherry picked from commit ca3ad07b05a093c0014495cc42f3bb798105e19b)

Wed Jul 28 09:22:04 2021 +0000
Original commit date: Wed Jul 28 09:22:04 2021 +0000
Original commit hash: 4a7571d8e1b4a4ac2fd192540f9d2544c3b60bcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22f8564403efc256dee64ef63863171ecd951a6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:32 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS"

This reverts commit b1b542de80a793b671b8ac03d252e8d91df324bd.

Hsd-es-id: 16014200214
Original commit date: Wed Jul 28 01:59:16 2021 -0700
Change-Id: I4eea465e524087e8d90b1a632e28f5480b6de0d2
Original commit hash: ce6e605af7083af8def51dd7ca7f52903981b027

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: db455bcdc24302629c60a93036655210b9dae4b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS

SAGV points update for LP4 {f2667 G4, f3200 G2, f3733 G2, f4267 G2}
SAGV points update for LP5 Q0 {f2400 G4, f3600 G2, f4800 G2, f5200 G2}
SAGV points update for DDR4 {f2133 G2, f2933 G2, f3200 G2, f2667 G1}

Hsd-es-id: 16014200214
Original commit date: Mon Jul 26 10:27:58 2021 +0530
Change-Id: Ie3cc71a8f3b78d18d8dbf987027c71609b529864
Original commit hash: 3ddec63992d420eca477d648012fa39a4cc6ac5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 01b68743c3fafa6171e43e97aac3ac3d29be1b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509634202][ADL-S | DDR5] Enable Rx Matched Mode for DDR5 and update the maximum frequency for DDR5.

Changes:
1. Set RxMode as Rx Matched mode for ADL-S DDR5.
2. Set the DDR5 maximum frequency as the below table.
        //  BoardType        1R      2R
        //  =========       ====    ====
        //  1DPC            4800    4800
        //  2DPC (1DIMM)    4400    4400
        //  2DPC (2DIMM)    4000    3600

3. Update the SAGV frequency

Hsd-es-id: 1509634202
Original commit date: Wed Jul 21 22:04:34 2021 +0800
Change-Id: If633c8ec470dc438711bac5102d94b124492f4e0
Original commit hash: a2a9b2c9edf226c101afe33f3a64b212167c2421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cd79195b08aebdc0a30af2453624e5b9b829bd5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:26 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [Corp][ADLS][ADL-S+ADP-S][Win11-22000][HLK][DC2] USB Type-C ACPI Validation test is failing with the error "Values 6,2"

1. USB HS port 5 and port 6 are not user visible and not connectable
2. USB HS port 11 and port 13 _UPC and _PLD state follow Discrete Thunderbolt(TM) Support
3. USB SS port _UPC and _PLD state of FP panel and back panel follow Discrete Thunderbolt(TM) Support

Hsd-es-id: 16014149019
Original commit date: Mon Jul 26 21:18:50 2021 +0800
Change-Id: Iac2994fc51f13af3a892420a17c3b3b4e71fd2b4
Original commit hash: 78efe3ef1afd4730c4d613f222ed3e529eeb41fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl

================================================================================ 
Commit: f45a6079c9b6d3364583345613ea455099e80fb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:24 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [ADL-S+ADP-S][Cobalt][HLK][Corp][DC1][DC4] Onboard Type C port is not detecting as SuperSpeed port

1. To remove SuperSpeed port declaration on Onboard Type C connectors while disable Discrete Thunderbolt(TM) Support
2. To refine the definition for HS port 5 and port 6

Hsd-es-id: 1509340600
Original commit date: Mon Jul 26 21:28:40 2021 +0800
Change-Id: I18c7856f2bddab5f1231037f6772c12706f7f8a3
Original commit hash: 27f267a50ed65f9fe7a4fa0252a29d97230e6b3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl

================================================================================ 
Commit: e34ca9011a5b2feda3ab165589403f9d91410c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:22 2021 +0530 
-------------------------------------------------------------------------------- 
[BIOS RCR] Change default setting on ADL-S/RPL-S 125W K-SKUs for PL1 from 125W to PL2 value. (PL1=PL2)

Hsd-es-id: 22013505479
Original commit date: Tue Jul 27 00:19:20 2021 -0700
Change-Id: If8055c1edb679d542f416bcc2c58ee06282457d2
Original commit hash: 7c99300817c61e68d0150379f7eb75fd00830ccb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: aba945a58a24eedf45d42faa62f53853e56ca9e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:20 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: set DDR5 RVPs as mobile platform

Since DDR5 board is a mobile centric platform so it has mobile-like
features: battery support, LID switch, etc.

Hsd-es-id: 16013616079
Original commit date: Tue Jul 20 14:57:51 2021 +0800
Change-Id: I06a1dd03611d0d28b4cba760e3c4a8b0a9e58c98
Original commit hash: 2cac281faf2bb91e698b9aac7cb010902ce003a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: 889a00a684ca01082c42f19d077d6583bfbbcb4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.131

(cherry picked from commit 2ed7244a05d5b1b7890d129db7bdbda1cdf28d9e)

Wed Jul 28 02:09:20 2021 +0000
Original commit date: Wed Jul 28 02:09:20 2021 +0000
Original commit hash: b338f928aa68ceff52d459b2d83f5c8db63a0640

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2fd5a303f1bd10fcdd71a9d1d672a2aff82e666d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509634095][ADL-S | DDR5 DDR4][Temperature Drift TF: Rerun Lock UI Calibration after Read MPR]

Changes:
2. Add code to detect the left edge in RDMPR and rerun MrcLockUiCalibration with trained offset to FwdClkOffsetPs,
  in order to see both edges of RdT eye. MrcLockUiCalibration will ask for the initial FwdClkOffsetPs value.
3. Added changes to MrcLockUiCalibration so that it can be called after PhyInit
4. DQTimeCentering1D: do not reset RxDqsP/N PI to 32 before the 1D sweep, use current centering from RDMPR.
  This allows seeing both edges in RDTC1D.
5. Added sweep range limit on the left side in RDTC, to avoid RxDqsP/N PI underflow when we sweep using RxDqsOffset

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509634095
Original commit date: Tue Jul 13 23:21:13 2021 -0700
Change-Id: I71f5fd3b866f4c401f0ef5e9a6ec85916eb2f911
Original commit hash: 833c0b5cc43d26e984f7a056accee4f4f3915954

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 412c416c93e1a6c84638edf5020ad40ec0eaa0f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS][ADL] Sync from TGL, DMA controller BME should be disable by default during BIOS normal post

Hsd-es-id: 1508050302
Original commit date: Tue Jun 22 11:39:33 2021 -0700
Change-Id: I64ccb9315af7b1722b33873533f064386ba9f3cb
Original commit hash: 2964674166c481b485be0266e2473ef6cc53b43d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

================================================================================ 
Commit: fa51772f55dfd0e2227bb0103acb19eade0bb06e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2312_00

Hsd-es-id: N/A
Original commit date: Tue Jul 27 08:50:29 2021 -0700
Change-Id: Iac008f213e303866cc57a3591c884ca71e1094a0
Original commit hash: ae68589da4a3c12b23e9cd87772ead2b1fe1d2fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37846701256e894721142553374021d0b53fedcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.130

(cherry picked from commit cfd301aa315b0a487b02745be6c4255e2069fc30)

Tue Jul 27 13:33:57 2021 +0000
Original commit date: Tue Jul 27 13:33:57 2021 +0000
Original commit hash: 837eb49e3967ee7205de6ccbd0cd3afe33aca515

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d35887a66c671af06a33f6a97fef2fc4f8e534fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509632834][ADL-S | DDR5 DDR4] Disable Read Amplifier Power

Changes:

Disable Read Amplifier Power training for ADL-S per design and EV recommendation.
It helps the RX margin.

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509632834
Original commit date: Tue Jul 27 16:52:46 2021 +0800
Change-Id: Ie2bba7efce5ce0e91da06526c64fca3adde01018
Original commit hash: 0c806d123900f257c7441775280d3453374f2bea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: b933d8c47e59a740444711a03e6c3b967e9c2e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.129

(cherry picked from commit 0b2aed370ce5d5e1a3567734aabb27c795349997)

Tue Jul 27 11:39:03 2021 +0000
Original commit date: Tue Jul 27 11:39:03 2021 +0000
Original commit hash: b8be29b293650b59befa25fe8b5b77fbe628c854

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c78a288201b1bcb32ae5ac55730f04f71d426990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509622225][ADL-S | DDR5 DDR4] Phy rxdqscomp settings update.

Changes:

rxdqscomp_cmn_accoupfwdclkslope = 1
rxdqscomp_cmn_accoupselswing = 3
rxdqscomp_cmn_accoupvrefsel = 0x16
rxdqscomp_cmn_rxdqscompclkdistcben= 0
rxdqscomp_cmn_rxpbddlycoden= 16
rxdqscomp_cmn_rxpbddlycodep= 16

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509622225
Original commit date: Wed Jul 14 15:04:54 2021 +0800
Change-Id: I5c4f32f0aa209ec2f083b293387c39e232a873ca
Original commit hash: 415be727b1a3228c839805cd55b3e9472a098044

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 58fc7ff407706930de3e693d18a9bae317472dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:06 2021 +0530 
-------------------------------------------------------------------------------- 
Request to disable 'Thermal Interrupt Coordination Enable' bit by default in BIOS
 - The expectation in the OS is that this interrupt should only be routed to 1 C0 core.
   However, current observation is that interrupt is routed to all cores, even which are
   not in C0. This behavior is due to Thermal Interrupt Coordination Enable set in
   MSR 0x1AA ( MSR_MISC_PWR_MGMT) bit 22 by default in BIOS.

Hsd-es-id: 22013468226
Original commit date: Mon Jul 26 13:23:06 2021 +0530
Change-Id: Id2e10032d5c2672bca225f66605d92aee860c847
Original commit hash: 50a904e3f98ce3ed025cc4d105c188b733d80991

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/Thermal.c

================================================================================ 
Commit: 802598691f6e179d9d8eb11308ebbaac2b66d1dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 27 01:38:58 2021 -0700
Change-Id: I5c3c20b889c774da2d3e49496625bb654a23b52b
Original commit hash: e54fef0127a36c749ed4dada081fdadb1b1f3e82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7897219fc4342378b076b7cfe36ca9d69b3b4a40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:03 2021 +0530 
-------------------------------------------------------------------------------- 
Disabling IPU through Build flag does not disable IPU device

Hsd-es-id: 16014204369
Original commit date: Mon Jul 26 22:53:58 2021 +0530
Change-Id: I2e8d659f4437928ea029578bd5c031712d27eda8
Original commit hash: c58f62d1fce3fda89b0ea7a6e442a562607e9a94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLibNull/PeiIpuInitLibNull.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLibNull/PeiIpuInitLibNull.inf

================================================================================ 
Commit: d26ce6ce5ad073436c192b03e2b9b41a32309d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove unnecessary CMOS references from inf and header files

Remove unnecessary lib

Hsd-es-id: 14014411949
Original commit date: Fri Jul 23 08:56:34 2021 +0800
Change-Id: Iaf9898e4877282610dc71868cbf6141e9743766f
Original commit hash: adffc317b0fa0668c0b430d2c03abe58e2b1e094

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf

================================================================================ 
Commit: 3efe35ad7b87b89da549837e9c984fd12dc30529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:11:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS] Disable SaGv in FSP API mode

SaGv need to be disabled in FSP API mode

Hsd-es-id: 1509608703
Original commit date: Tue Jul 13 12:02:22 2021 +0800
Change-Id: Iead3f23a7af922b109f9397c2755f175f5f60a74
Original commit hash: 93c02e2e7d67b5953720d3b430a89f3e1c1fde4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: aa8133184e2b7a772adf7d1863094669d1e7fb0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:58 2021 +0530 
-------------------------------------------------------------------------------- 
Expanding MMIO space reserved for graphics in case of discrete cards
which have SRIOV support.

Hsd-es-id: 22013468197
Original commit date: Sun Jun 27 16:13:38 2021 +0530
Change-Id: I0ba62dee64aa1b1b8e2b3e48fa7346703968ef17
Original commit hash: c865bfe1a1c3b62a7a32090576a54fd00637784b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver1/HostBridgeConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/DxeSaInitFruLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/HostBridgeDataHob.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c

================================================================================ 
Commit: f0007a33599f902b9ad0320c719293734391440e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS][B1][PEG10\11] fix dGPU card detection issue [Downplugging support for CPU PEGs]

Hsd-es-id: 22013466484
Original commit date: Tue May 4 22:23:10 2021 +0530
Change-Id: I58a237ec0211f7fbaea8f74ba7ad0c2cfdb39f38
Original commit hash: 07c2fdeb70d268d0e39084954a52a044c75451ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 1fe7108fc7f56bf3ff2b1ca6e441dd3598db1f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2311_00

Hsd-es-id: N/A
Original commit date: Mon Jul 26 08:49:50 2021 -0700
Change-Id: I67c35ce2f3d65fe3c7bafa9917bbfc793c819b8f
Original commit hash: bfe177659207f86c589b53776288f9bfd9f707f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac23df041aaf64e024f96b4de2d1dba87d67c147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate ADLP GOP V1036

Hsd-es-id: 16014163228
Original commit date: Mon Jul 26 12:27:50 2021 +0530
Change-Id: I24306086f23d32d5bf83d1f935be126973396433
Original commit hash: 1cb78657541eaf68c3b906c55c51121af4de64f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: aa002669d205e7d10f434fdd17a5f6863e79a501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix for disabling VMD through build flag does not really disable VMD controller

Disabling VMD through build flag does not really disable VMD controller.
Hence implemented code changes in PeiVmdInit.c and SiInit.c file to fix the issue as per customer requirement.

Hsd-es-id: 14014561883
Original commit date: Fri Jul 16 03:41:50 2021 -0700
Change-Id: I9e8b21334eac725b5ce21912c07ce69230d71d89
Original commit hash: de4f3f184c3e45543a9c827fdd8dcb0bd93268bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 4ed2cc7b5400a42aa6f03372782ecd1034aaa100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 26 02:05:57 2021 -0700
Change-Id: I3bbd3c40b05ca1679fc82d08d144a7271e3d9f8a
Original commit hash: 249b262c50608a3660f3f02ffeeea34eb0128e3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 20d78eddf5fbb8aec25e813caf67ca66a5f080e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:46 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW26_2021 and WW30_2021 - Take 2
 - Display only Seconds for IA TDC time window
 - Updated default value for TDC Time in Policy

Hsd-es-id: 22013466301, 22013474925
Original commit date: Thu Jul 22 12:01:17 2021 +0530
Change-Id: Ia5975e145188b64fa305f2519ec649788ab80897
Original commit hash: be3a9b7e93d4754fb5347462ed15fd92acfea6d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: dae6e9e93f84f2228b9015c2b2fa31bc71b392ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:RPE-Perform Global Reset and continue Normal Boot (vs System is Halted)

-Perform globalreset after completing all RPE actions

Hsd-es-id: 16013762073
Original commit date: Fri Jul 16 12:22:36 2021 +0530
Change-Id: Idaeb6b3e55a5ce76ee3e492c290c22f6b4f02e07
Original commit hash: 40f0c908e3727091b7a02d98afe591b8cf5757ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf

================================================================================ 
Commit: 559b41ccc55a170f348402be3527cac20d2a2170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N MRC]Add spd dq/dqs data for Adl-N Lp5 ERB and RVP

Add following files to support Adl-N Lp5 ERB and RVP
AdlNDqMapInternalOnly.dsc
AdlNDqsMapInternalOnly.dsc
AdlNSpdMapInternalOnly.dsc

Hsd-es-id: 16013676811 16012815510
Original commit date: Wed Jul 21 15:08:20 2021 +0800
Change-Id: Icb3fa4694b0073ee7c3c4f5a6acc65a83231fbc0
Original commit hash: 947de29c1a8810271c3af22a595e5b793a4155e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 2362a4db2f33c4e0b298b5a5026f32d0b9953111 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:41 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] CLK_REQ# not working on PG/TG topology with MUX solution

For the Hybrid storage CPU feature, the clkreq condition in PCH should be updated to check for the CPU usage.

Hsd-es-id: 1509459439
Original commit date: Thu Jul 22 17:38:32 2021 +0530
Change-Id: Ifc95d3ef152e931e4d1c29df7254a8c2473a14fb
Original commit hash: af46bd81140b511a9888caa67089c55ad12c544d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 93cf4a373ffb78b4a5f0ddb83c62875ccbaf82f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.128

(cherry picked from commit 0877ddf331b6b82939f5b7c4874e36febb2ad159)

Mon Jul 26 04:37:22 2021 +0000
Original commit date: Mon Jul 26 04:37:22 2021 +0000
Original commit hash: e4005bcdb8f6bf61faf16a9e2c88bd8000d54b90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3b4bb8a4f89e3c659864176fa5f969abf28d567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:37 2021 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Code improvements for software CM

Fixed coding error and follow coding rule

Hsd-es-id: 14014448301
Original commit date: Fri Jul 23 12:04:43 2021 +0800
Change-Id: Ia58708617cea2249103f85439b0858a0fd625bdb
Original commit hash: b3964acac6e3bf5271996d844c8b0141fab6cf5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 8b14038a2239eebf1a67e861eabd88292c5d8482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2307_00

Hsd-es-id: N/A
Original commit date: Sun Jul 25 08:49:55 2021 -0700
Change-Id: I82bdff2951d9b8dbf943001265a161f9cb5d4ef5
Original commit hash: 594b13226c04f232e92daf39b357d71515d8a12c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22efd1e9fa104d379dbdcefcde977be15b8c9e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.127

(cherry picked from commit 0a6877df8c2f692d8a7cc8a638a01f09f7df28d2)

Sun Jul 25 12:19:11 2021 +0000
Original commit date: Sun Jul 25 12:19:11 2021 +0000
Original commit hash: 6ae0834953db3c24d733e9418df17def84510001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 436f333d6d3f13f1760cea49a4f56dda69f267e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509613677][ADL-S | DDR5] Remove the hook which disables SAGV when periodic retrain is enabled.

Changes:
1. Remove the hook which disables SAGV when periodic retrain is enabled.

Hsd-es-id: 1509613677
Original commit date: Wed Jul 21 14:24:50 2021 +0800
Change-Id: I82c76426a16ea64642336be86605e908565097dd
Original commit hash: 5329e1a27cdbdd40d6122e3661b1b4d4c5a5cc8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 05f586862e91dea2d8cec1b4976ca7cac8b5f48c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jul 25 01:26:24 2021 -0700
Change-Id: Ice534e69ea49343726ce3fb5ef344ae02822c1cc
Original commit hash: f11341e7e3f00048d5b10e75a43e298af9474483

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 14ecf90a5e97191ea6f5115ec7e45309f0b843f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2306_00

Hsd-es-id: N/A
Original commit date: Sat Jul 24 08:52:22 2021 -0700
Change-Id: I251a2bb8201515223b00204f0af93fd48bf8a10f
Original commit hash: 4f007514ba49c9ce8213dbd684ad95bd791b5ef4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67a676a28bfcbea1cc4b0844dd1be4abbbe5c51c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 24 01:23:12 2021 -0700
Change-Id: I57f092535586d77437aabdd70d52d4566b8227bd
Original commit hash: e3ad7375b16af3008f57716ebe5e6cee47ae0fca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9779e337a247609179bf002c59ce1a14a91226f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:25 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2305_00

Hsd-es-id: N/A
Original commit date: Fri Jul 23 08:50:31 2021 -0700
Change-Id: Ie672c187134c1348c3aad067bb9e82a4cbc654b2
Original commit hash: ce1f24003e11b379cab76632d861a9f5e9604bbf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a041bd67bdd3d2c74ba6585845142c0dafce559 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.126

(cherry picked from commit 2d562597d0f73421f69640164c89963a54980aa1)

Fri Jul 23 15:38:48 2021 +0000
Original commit date: Fri Jul 23 15:38:48 2021 +0000
Original commit hash: a247950c187b708e47eac15a6082e0908befc4b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c07804f9127a7e29235a40db27e46238f34fb3b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014165627][ADL-P ADL-M | LP5]  Set Lp5 Vddq to 0.5v for frequency <=2400
  Set Lp5 Vddq to 0.5v for frequency <=2400
  New RcompTarget values for low vddq

Hsd-es-id: 16014165627
Original commit date: Thu Jul 22 13:15:08 2021 +0530
Change-Id: Ifc316666da32685f170a32993062206ca71716eb
Original commit hash: 3621832c30cc02d55df23b8ca40486ae00946707

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0ccbec20cfd9bcd9eb719497c6ebbf780700f84e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:20 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P/M][Audio]: On-board Audio Codec config need to be changed to HDA as non-SDCA SNDW is not POR now
[PCH][ADL-P/M][Audio]: DMIC attached to HDA codec(ALC245) configuration enablement

Add option to select ALC245 verb tables.
Hda is enabled by default.
Soundwire link is disabled.
Change default value of SSID.

Hsd-es-id: 16013867625, 16014137316
Original commit date: Wed Jul 21 12:43:10 2021 +0200
Change-Id: I1204ee775c28fd979aaa05ecda3920e5c96d3997
Original commit hash: 436c8e2a0f2cb90e917c10ef5698ae3cc09f31e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 078a4358be529b96372e6e4fb3ea05c8404b0a92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.125

(cherry picked from commit 9d34a850424d61e294f0afd55ca81efba5f51fc4)

Fri Jul 23 13:53:11 2021 +0000
Original commit date: Fri Jul 23 13:53:11 2021 +0000
Original commit hash: a4f8db7d19e4a0ff51a422698af8f9e4f4ec48d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd952edc5e4858476902db69b102169c9ec48206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5.
     Set Below for LP5 also.
     Register                                                   POST              VAL
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1               0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1               0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1               0x0
     The Reset default and recommend values are zero.

Hsd-es-id: 16014170554
Original commit date: Thu Jul 22 16:18:17 2021 +0530
Change-Id: Ia5219ff64dbcbfbc514a4ff28143250666a9baec
Original commit hash: f77f451d7e2640d9a8f88dc64688d3f6363ea28e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ed0f08c472b76c6ad849aa2f07d97d00b8548cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:14 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix callback dispatch order for TPM events.

BIOS creates an event into the TCG log to reflect the TPM startup
locality, which can vary depending on the Boot Guard Profile and
TXT configuration.

For BIOS to properly generate the event data it needs to detect which
PCR banks are active and supported by reading the TPM's
capabilities; sending any command requires the TPM to have been
initialized.

When the Boot Guard ACM is the S-CRTM, the TPM has already
been initialized by the time BIOS begins execution and the events
would get generated accordingly regardless on when the callback function
gets executed.

If BIOS is the S-CRTM, the BIOS TPM initialization flows
need to have been executed before sending any TPM command.
To enforce this order of execution we tie the module's callback to the
gPeiTpmInitializationDonePpiGuid instead of gEfiTpmDeviceSelectedGuid.

Hsd-es-id: 16013046537
Original commit date: Wed Jul 21 17:55:48 2021 -0700
Change-Id: I2b70da2e3816f7d637d3a4a4b4d2a792ccebc855
Original commit hash: 3731176124a47555cfb545a819ca3a41731abc38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 7d2ed8d0ab9d8ee5fbc02d4e3096db346f413183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.124

(cherry picked from commit 3951405640ff52c9cb597aadff313c080b92ef4d)

Fri Jul 23 09:38:14 2021 +0000
Original commit date: Fri Jul 23 09:38:14 2021 +0000
Original commit hash: 130528efe91a2821e4c2734c18375258ac4d1231

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e233984776caba4515ac00a8b71c6ac1ca808d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:06 2021 +0530 
-------------------------------------------------------------------------------- 
Tracehub Reserved Memory allocation causes NullMemoryTestDxe to assert

Set TraceHub memory with "TESTED" attribute

Hsd-es-id: 22013418212
Original commit date: Mon Jul 12 13:47:36 2021 +0800
Change-Id: Ie54347ae3a6824301097ffad66c074407844900d
Original commit hash: 99890b101994029d6c20522921c29223e76be4f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9b113f7ebdec50e1fae11ff3eb21319b5e9a751f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 23 01:46:50 2021 -0700
Change-Id: I0fdc209deb8312dbfe9d9af007fa4eea297d96fe
Original commit hash: 0cdffcb4de29c164d785d539a29fc4436673f89d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1793896205036f922cde09d4986b658daa6924fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Platform VR POR update for WW28_2021.

Hsd-es-id: 16014024770
Original commit date: Thu Jul 22 19:50:23 2021 +0530
Change-Id: I2d0a920b17e4d0409a5ca91a5f2e6c34094ad73e
Original commit hash: b17b845e742ea24e2bc1b236a07c9f163f9aa9e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 243af9a3278cb8c3dfaff9cffd0ae9e4debf6dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:02 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Overclocking:  Addition of OC TVB (Thermal Velocity Boost) feature. Part2

1. Align "GetNumberOfActiveBigCores" with function pointer "EFI_AP_PROCEDURE"
to provent issue.

2. 'Status' might be used uninitialized in this function "ProgramTvbThresholds".

Hsd-es-id: 22012896687
Original commit date: Fri Jul 23 09:10:03 2021 +0800
Change-Id: I1dd4f465b43ad7b1a5f059038f65b200f4ae7c94
Original commit hash: 87a978677d98e5965f9a6cc69b84e62261c13ed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 14396b4323cac35987e5b08ec00b97c0bc1def86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:10:00 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] BIOS to change DMI L1PL to 0x4 to meet USB 3.x performance as per recommendation

Hsd-es-id: 1509610528
Original commit date: Thu Jul 22 10:22:03 2021 -0700
Change-Id: I0c8aaead1eb0e063a91905289cd4f9ee58998c7a
Original commit hash: 133618831195a97c551a944e4a86da9532ae7cf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: d0d07a94d2553b6fea71daaf092916b80ca383ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.123

(cherry picked from commit 56c3ecfc80d5d7e4453098c843c5d6deeab77439)

Fri Jul 23 02:02:10 2021 +0000
Original commit date: Fri Jul 23 02:02:10 2021 +0000
Original commit hash: 89f312f91299c0df56f163989ebf04a34cf939f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 457fd14cdbb8561eabafdb53e57df9bee7987aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509611262][ADL-S | DDR5 DDR4] Configure vdllhidaccode as 850 from 4000 and above

Changes:
1. Configure vdllhidaccode as 850 from 4000 and above by design recommendation.

Hsd-es-id: 1509611262
Original commit date: Thu Jul 22 23:48:04 2021 +0800
Change-Id: I990d9b351c4fa4d61c5a6b8744aad690e200ac8c
Original commit hash: 4b15312949c383d49e4ce0b034fc4d74b249194d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a6b59b13ef6cacf74492bd992139e3367a3f7bf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.122

(cherry picked from commit 9357258d51655e2d29e618faf876916c9c1a6f3c)

Thu Jul 22 18:19:34 2021 +0000
Original commit date: Thu Jul 22 18:19:34 2021 +0000
Original commit hash: f36392e1f8a3758e56a44db5f4dfc69fb98707d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a800b188807ff31e65382745dfa0ef804d2e2ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014508316][ADL-S | OC]Intel Dynamic Memory Boost technology Failed Training case

1. Allow any XMP profile with RMF and DMB.
2. Fix issue with DMB and the second call to MrcSetupMrcData by saving Sskpd status and passing into the function.
3. Add SaveData->DynamicMemoryBoostTrainingFailed, and check it on fast boot flow to maintain consistent DMB disable override if no configuration changes.

Hsd-es-id: 14014508316
Original commit date: Tue Jul 20 17:07:54 2021 -0700
Change-Id: I036f2a30dadfb30627828a8a95be346e3173a5cf
Original commit hash: 1c63cebd16a44718febaa3168c97b86a3c6b3133

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9dfd2ba96a8813ad5b0c9727fe82f56fc879ac6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][PCIe]AECR1G3.DCDCCTDT should be set to 0 for PCIe.

Updated the programing to be applied to all root ports.

Hsd-es-id: 16013371875
Original commit date: Mon Jul 19 12:02:32 2021 +0530
Change-Id: Id5d793e4f2274992a701475351c3e91085d606c3
Original commit hash: 3e8fc67d32434e6b7b379a79d6e8a59c5a5ba828

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 189d15bb69c4345949b4a8a16bdede6725b0b6d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:46 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2304_01

Hsd-es-id: N/A
Original commit date: Thu Jul 22 08:52:02 2021 -0700
Change-Id: I1c2bd8d10d058b0f7a1b29fd4103a8fef6b123c7
Original commit hash: 74af14d550e9cc056a7e2a8bb3c7095d2bbede8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cad61de3b3392ffc9cf8b85ab03c033b8057b1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Change DMIBAR DCAP/DCTL register offsets according to BWG.

Hsd-es-id: 16014101901
Original commit date: Tue Jul 20 10:58:18 2021 +0530
Change-Id: I8c7d91320954dec7675529e5ce4ad49f253c82fd
Original commit hash: f8d31a19cf8665d3e9ba53c66961f11212c30500

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c

================================================================================ 
Commit: 727b7f77d02da43f856bc394b85a26c7fa046733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:42 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLP] Fix for unknow USB device YB observed after setup TCSS xHCI Support = Disabled and plug Type-C USB to TCP3[J1F1]

Unknow USB device YB was observed after setup TCSS xHCI Support = Disabled and plug Type-C USB to TCP3.
With required fix, No YB observed.

Hsd-es-id: 1509303826
Original commit date: Thu Jul 22 01:52:52 2021 -0700
Change-Id: Iff8c4b47dfe8b09abd1247fdb764a851e15d40ae
Original commit hash: 883358aa8f659b50cc7d9b4860763cfb56ec9666

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 511b25955559057921ac9e6941866cd5710239cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:40 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] enable RTD3 for Foxville Lan

Power Enabled/Disabled through GPP_R_20.
Wake Enabled/Disabled through GPD_2 which should be configured as SCI Wake pin.
GPP_B_21 on DDR5 RVP and GPD_1 on DDR4 RVP is connected to LAN_DISABLE_N.

Hsd-es-id: 1509598130
Original commit date: Fri Jul 16 19:50:44 2021 +0800
Change-Id: I9cb2671c5a11777a35732706c8369ff533427721
Original commit hash: bb1847dfd5ea10e00545f25165d9220b2e257d04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 2fb5eaeee928de64751286118dc3d7306ed97e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:38 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: [BIOS RCR] Request to add new HWID for ICCWDT device for ADL platform

Add HID support for INTC1099

Hsd-es-id: 16014168660
Original commit date: Fri Jul 9 13:42:57 2021 +0800
Change-Id: I81195b6c628e10df86d08a58def99bbf98df7f9f
Original commit hash: c41ad607f06b372d718737d9942a8617c9d8b36b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL

================================================================================ 
Commit: a5617c3cf48151b7e77cf45c4575b86aba9d1252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2304_00

Hsd-es-id: N/A
Original commit date: Thu Jul 22 02:51:04 2021 -0700
Change-Id: I17563f66f7a8b7fc302ab9c072825588216efc7f
Original commit hash: dda33dbfa01bb92a8cd773f1482e7149f0f198d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 04eb924b87a3efabb6f813c5f99057cb86461132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:33 2021 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/AMT: AMT_081 - Remote Secure Erase forces system into SE "Simulation" mode even when SE "Real" mode is set

Issue: Secure Erase is running in "Simulation" mode if it is triggered by PETS.
       It is because IsAmtSecureErase () condition is met before checking IsSetupSecureErase () and causes mSetupData is not initialized.
Solution: Intialize mSetupData when Secure Erase is performed.

Original commit date: Thu Jul 22 10:44:31 2021 +0800
Change-Id: Ib5f8b3e4a1ed214489baca9f4a63c53af6a743f6
Original commit hash: 37537f6d29581b14252ae554b8305b0d96f619a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c

================================================================================ 
Commit: 996eaaf1b380eb41f7eb2c5e7149596277fa7278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP][AEP] : Slot1 Root Port Gpios remapped to DG348 Gpios due to porting miss

Added break to prevent overriding of data.

Hsd-es-id: 16014162742
Original commit date: Thu Jul 22 12:47:29 2021 +0530
Change-Id: I61d7e99e22e01dff8f2d50393a74e8d59c9b1a6d
Original commit hash: 1759385a03ac615a38945e77f4fc5fcef940aff0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 707cd80ee8b20c7c0fef88c90dda8d2b21f7fd4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 22 01:44:53 2021 -0700
Change-Id: I469da8cf3266429b6072714290ebd57d51c0fa5c
Original commit hash: fa1b78f38248928aa1c2894ae833ee70d81fe2fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1dddc9ef4db71abc601c81f3e99bfa20fde5eae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate ADL-S GOP V1069
    - [GOP][ADL-S] : ZBB Static DRRS feature for ADL-S (#409)
    - [GOP][ADL-S] Vswing table update as per latest BUN (#404)

Hsd-es-id: N/A
Original commit date: Wed Jul 14 17:41:39 2021 +0530
Change-Id: I2f7a3d11af8ea5049d15a3cad554b33dd34f4632
Original commit hash: eb3dc0d35d6bce0ced2d0142737c7f5ab25e6182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 4a689416cafc87c23bfa3693cb9caed30310d58c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:25 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp"

This reverts commit 22451d1661cd6c33a0378b230a8cdd9df9edc397.

Hsd-es-id: NA
Original commit date: Tue Jul 20 04:02:01 2021 -0700
Change-Id: I0a12c1eb165d4b99b5af88297eb6715e0224eea0
Original commit hash: 5cea022d45c8a8b8d4308bef5171ebc60e35212a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc

================================================================================ 
Commit: 7401d4f266b5f31b8f336662760ab5d68d63f571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Addition of OC TVB (Thermal Velocity Boost) feature.

If the TVB clipping is enabled (OCMB 0x18/0x19 bit 02 is zero), then show the rest of the OC TVB knobs for temperature thresholds and down bins.
Renaming TVB Ratio Clipping to Thermal Velocity Boost and changing default to Enabled.

Hsd-es-id: 22012896687
Original commit date: Thu Apr 15 15:58:34 2021 -0700
Change-Id: I97afbd7143e63b724411e8017e9de4db8f22ab96
Original commit hash: 43b96f64e0a1df0e6496b223793426ee327b2cb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: f97ac950f81887cdde5b1f1cfa0083388705721c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:21 2021 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/AMT: [ADL-S][601][Automation]:SUT is getting hang at 1090 PC with FspVsWrapperSpecialPool_Release and Debug BIOS

Issue: XhciMmioBase value gets 0 if we try to access XHCI BAR address before PCI enumeration.
       It is a feature of Special Pool.
Solution: Move checking KVM port status after PCI enumeration

Original commit date: Wed Jul 21 10:52:41 2021 +0800
Change-Id: I5f6c4e4982714f97720ca8ee821ae9485ad7049b
Original commit hash: c583a031efe27a3cdb1d046660a9f2b33f7ebe4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 05841372d93c257ded73bd6de5a8af8d8f05862f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:19 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS to override ACRO force_on

When CS_ACRO_CRO_OVR_EN = 1, CSACRO_CRO_OVR_VAL will be driven on the FORCE_ON signal for clock source ACRO_CRO

Hsd-es-id: 14014610084
Original commit date: Wed Jul 21 12:06:29 2021 -0700
Change-Id: I48a6bec5621c5b7cc57e8b87ab6e10c08411f4a1
Original commit hash: 12e58471702e33ba012e7c4d7ac429829893b2eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 4e22ac58a357f93e2baaa9b565c9dfb2abdb79b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:18 2021 +0530 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: Update Display IOMMU values for HAW and GAW
- set GAW=39 and HAW=(MKTME_fuse_off) ? 39 : 46

Hsd-es-id: 16014085467
Original commit date: Tue Jul 13 16:35:55 2021 +0530
Change-Id: I4eaeed2145d7389c296966ecbbbac7884a3ab70a
Original commit hash: a97fda16522b9e51eff7ec5f3f0d1f182d86aacb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 6775af93e109673240b30754d7105247084728f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Incorrect behavior when iTBT PCIe root port or iTBT DMA is disabled

1. TBT DMA controller is disable, skip all commands.
2. only iTBT is disable, commands should be executed.
3. Create iTbtInfoHob when either TBT DMA controller or iTBT rootport is enable.
4. Use TBT DMA controller disable/enable to decide SW CM mode is disable/enable.

Hsd-es-id: 1509128717
Original commit date: Thu Apr 29 16:17:03 2021 +0800
Change-Id: Ifd143a98bc1a6afce0bf24a3f880feb8529f7ef7
Original commit hash: d577152e47e94deafffc5c901b7e0f5e3dc8c959

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 7134567734919288cc4f23b473a957437e1a21f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2303_00

Hsd-es-id: N/A
Original commit date: Wed Jul 21 08:49:51 2021 -0700
Change-Id: I13670c1ae67a96928d99ebc8453f7592ee672408
Original commit hash: e0be0ae7b2e9539d77ff14c4aeea965669e5f4cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c62e73194353955cfd2426c6acc61a3cda0685a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.121

(cherry picked from commit ef9f365af8c6ae1eeb074adcd722f2b78a4f42aa)

Wed Jul 21 13:19:04 2021 +0000
Original commit date: Wed Jul 21 13:19:04 2021 +0000
Original commit hash: af0761bdeadbb4ee6f34d72647215f76fd29d207

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a07cce57df22d72e54d73e85869ba3024dd2e57d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509605408][ADL-S | DDR5] Limit frequencies based on DIMM populations

  Limit the DDR5 DT board max freq according to the following table:
      BoardType        1R      2R
      =========       ====    ====
        1DPC            4800    4400
        2DPC (2DIMM)    3600    3600
        2DPC (1DIMM)    4000    4000

Hsd-es-id: 1509605408
Original commit date: Mon Jul 19 21:10:20 2021 +0300
Change-Id: I45e364b19de094a2f2ef4fbcaa1a4c1b44b9e7e0
Original commit hash: 37b28dade60798bdd5a3187a867cb15e6155f552

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f9f5e06c1f3e675ba7631047250159ca72c176c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jul 21 01:31:01 2021 -0700
Change-Id: I6e58a34c2d36313034e2bc69fbca3a966a68a460
Original commit hash: 779b0968a21f71d51e91bf356ed42652009c99aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 87481052ee5e7b30a9de13a3ea8faf7b779102f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] WWAN SMBIOS structure SMBIOS_TABLE_TYPE133_WWAN is not Byte aligned.

WWAN SMBIOS structure SMBIOS_TABLE_TYPE133_WWAN need Byte aligned.

Hsd-es-id: 1509585371
Original commit date: Tue Jul 20 09:56:38 2021 +0800
Change-Id: I13fbbcd44bcbe3d1add39c2c900b5268e5c536bd
Original commit hash: b12596e8a8b836949018b48d4e34b5ba5c137824

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h

================================================================================ 
Commit: 0535e26c95c17ff26e86d8b2d3ae332ada09743a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:05 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW26_2021 and WW30_2021
  - Updated iRMS time for ADL S BGA, P, M Segments
  - Added BGA Support for 55/65W 4+4
  - Updated TDC time default to 1 Sec(In default case)
  - Updated POR Spec for DT Fused down 8+4 and 6+4
  - Added PD Spec support for ADL P 642.

Hsd-es-id: 22013466301, 22013474925
Original commit date: Mon Jul 19 11:55:53 2021 +0530
Change-Id: Id8052939524476570ed565c9ac66eded349a7003
Original commit hash: 3a5aea07240d0e1881e427c29893da83ca5ae32b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 204e52735b8a385aca13093459790b4c46601750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:03 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Debug & Release builds getting stopped at pc004F

Align function with EFI_AP_PROCEDURE, to prevent stack input order
to be broken cause unexpect system hang by memory broken

Hsd-es-id: 1509469075
Original commit date: Tue Jul 20 18:14:12 2021 +0800
Change-Id: I92ef59e6c734f240b6693a3ee29d4ee0b5257604
Original commit hash: 7e536738610b39b16ff8f8d9337548e652b184fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 0acfe5970e02c9fa34118e2cd2ab4e56b32ea7aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:09:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Automation][DDR4][DDR5]:SUT is getting hang at 109A PC  with EXT_FspVsWrapperBkcVs_ DebugBuild BIOS

Add back and deprecate deleted member of MEMORY_INFO_DATA_HOB and MEMORY_INFO_DATA to preserve backward compatibility.

Hsd-es-id: 16014013993
Original commit date: Mon Jul 19 13:17:34 2021 -0700
Change-Id: I025c241c6f85a7f8a80169fc733f290c8f348e58
Original commit hash: 020b538e46d76ca86c3da540e0050496e7420a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 8cbc3eb99981f12ad49433dfaba710cd2550cf19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2302_00

Hsd-es-id: N/A
Original commit date: Tue Jul 20 08:49:07 2021 -0700
Change-Id: I3d4291dd74f01cd31c1bb6bcc1e13bbdc5aea9ca
Original commit hash: da64170cbd9b9bd41d903ebd2204608480bb5991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 01d0319786fb9877d2f22275e3af7d0528ee1182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.120

(cherry picked from commit dbb397dc9a42fff5afccf413a48a1d2489297766)

Tue Jul 20 15:32:21 2021 +0000
Original commit date: Tue Jul 20 15:32:21 2021 +0000
Original commit hash: 22b8c801694a7b30f30d0b7e6824a8f7c6ac5e7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e0f3c18c626febc12ccaa810f5c7343b80564c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014135624][ADL-P ADL-M | LP5 LP4 DDR5] Enable Write DQ DQS Retraining

Enabling the Retraining for LP5, LP4 & DDR5.

Additional Changes
Updated tMRR value to 32 for LP5 to resolve boot failures.
Update the QS SAGV Points for K0 LP5 {2400 G4, 3600 G2, 4800 G2, 5200 G2}

Hsd-es-id: 16014135624
Original commit date: Tue Jul 20 14:50:20 2021 +0530
Change-Id: I015b89146ab324d1f47593067a202e0e4e297ac8
Original commit hash: 9809981beebc5c286ea6bbcd33f59686056c243a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 6223ee3fbd5a1fdb35ba182c5b553410db1af314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Request to change WWAN 4G _ON, _OFF and _STA serialized

Made WWAN 4G _ON, _OFF and _STA methods serialized.

Hsd-es-id: 1509597702
Original commit date: Tue Jul 20 17:07:45 2021 +0800
Change-Id: I3bb9d496ffa96e515e9612236c4137853970d230
Original commit hash: e03e1adf1b1251fcea9f9c94fab45c1956d9994f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl

================================================================================ 
Commit: 9a7b244f5687fc66dee5bbaba952797955be61b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 20 01:34:21 2021 -0700
Change-Id: I366829a9a000d5898509b64ae25e29051a2e818f
Original commit hash: c5a0d93e8b455ab92f1c32b76dd14ff4a987d00b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9b8274dce63fc231425b6180b9ce8fb3a568270a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:49 2021 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Move microcode and acm update back to bkc bios

1.Enabled ACM and microcode update in BKC bios and Res bios both.
2.Removed TopSwap control from biosguard, use bios to do TS control.
3.Fixed build ACM capsule issue.

Hsd-es-id: 1509486932
Original commit date: Fri Jul 16 15:55:55 2021 +0800
Change-Id: Icd057aa51ba70ef165ad5e0823c872fad8b6f33c
Original commit hash: 8cbe5e9be97bfdc3d29a9cbd36f79eab1518a249

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: c7cd0975af455c232bf8c7c3ef86b8e392fec90e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2301_00

Hsd-es-id: N/A
Original commit date: Mon Jul 19 08:49:47 2021 -0700
Change-Id: Ie0aa54b007bc9871be3e0b6b549fd75cacee4faa
Original commit hash: 23739496be51658b98fdd38f7b65964ad490dc19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af004e80b4db8ddf35190d08e6f7a1ebbbba511c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][XmlCli] Copyright information updated

Updated Copyright information with Intel Confidential tag

Hsd-es-id: N/A
Original commit date: Mon Jul 12 11:55:46 2021 +0530
Change-Id: If2fac4358803c5afddafd5e7a4615088c9679693
Original commit hash: e7fe4ad5d118f542f4a985b9f9bf69ff1fbe5ca9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/SharedMailbox.h
Features/XmlCliFeaturePkg/Include/XmlCliApi.h
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/XmlCliSetup.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/Cli.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/SharedMailbox.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlWriter.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/TianoCompress.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/TianoCompress.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py

================================================================================ 
Commit: a0bbec6fedcdeb3ebde334a2e11984b1621bd0d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:44 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update Global Device IDs according to latest document.

Hsd-es-id: 1508501647
Original commit date: Fri Jul 16 19:08:10 2021 +0530
Change-Id: I58c35957a8dca8f8d646370b6a9dae556dd02371
Original commit hash: d9145eb25c64b7fb04830472db2d3046baf0287a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h

================================================================================ 
Commit: 08e2140641f53c99d724847b33d8edce7db8cb1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 19 01:45:23 2021 -0700
Change-Id: I3572a8c6384aee0e728da0a3faec92b30d6a6c66
Original commit hash: 64c4ab689cd8bb3e7aba31836cdfd74e30741124

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 45635cdf89541f47c1ed2b98858d6c0c88b0d874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:41 2021 +0530 
-------------------------------------------------------------------------------- 
[Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp

Hsd-es-id: 16012822704
Original commit date: Mon Jun 28 09:24:38 2021 +0530
Change-Id: Ia5ba45c180113876d8e6fdd445f016fdadcec1d1
Original commit hash: e12504c90e3c9c4668890011f8b8ad17d855033c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc

================================================================================ 
Commit: dbd6fb631139c1d4990dc7cd8450504069280405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:37 2021 +0530 
-------------------------------------------------------------------------------- 
[VR] Update Platform VR POR file

BIOS must update VR Programming as per VR spec version.

Hsd-es-id: 1509417344
Original commit date: Wed Jul 14 16:30:56 2021 +0800
Change-Id: Iff7d7770b1f5b0632a5b0c63181b2a8b3ea188b4
Original commit hash: c5390e66e8fd76f16b5f35b503747d7a26e25797

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: fbf131fe95330d11fff9b69bb0cfb40344786ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.119

(cherry picked from commit 2770ba83d9ecf2c1e387f9faff6dacdb8e8d45ac)

Mon Jul 19 05:28:15 2021 +0000
Original commit date: Mon Jul 19 05:28:15 2021 +0000
Original commit hash: 7964df9738492fbc2b87b662fba2f54106290bf1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43d4f64d295be11af00e6ecc346c70305a936c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:34 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14014591514][ADL-S][C1][S07][DDR5] mixed DIMM's on 2DPC system not booting, stuck on post code (0054)

Issue:
  With a mix of x8 and x16 DDR5 DIMMs on the same channel, MRC fails in WRVC.

Root cause:
  MRS FSM is configured incorrectly for a mixed x8/x16 case.
  This leads to last x8 device getting incorrect PDA value.
  Current code calculates device count per rank, so x8 rank gets 4 devices and x16 rank gets 2 devices.
  But if we have at least one x8 rank, then Generic MRS FSM will use 4 or 5 devices in a device loop (for all ranks), even if some ranks are x16
  Only if all ranks are x16 it will use 2 devices per loop.

Solution:
  Adjust code in MrFillPdaMrsDataDdr5 to use 4 or 5 devices in all ranks, if any rank is x8.

Hsd-es-id: 14014591514
Original commit date: Sun Jul 18 15:15:55 2021 -0700
Change-Id: I12c3ff409854fa588585ee9a7fa3b7d66c07645a
Original commit hash: 0e96961563ea059f637f062a15710f221f653e40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5b8c7a9140e99bde9624a50a1904aec59311b07e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:32 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] SUT not entering to CS with graphic card connected.

HybridStorage Setup variable was throwing wrong value which hindered the PON flow which inturn affected SUT to enter into Connected standby.

Hsd-es-id: 16014092593
Original commit date: Thu Jul 15 10:23:51 2021 +0530
Change-Id: Ia33bb7f293c77b452f7f2875bc09ac1afe3cf3ba
Original commit hash: 67fbc486c32ef6a7d24c6abb6191926f5b8d0420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 34d53fbb950c7bcb89730df6776031938c6539d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:30 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Update BIOS setup knob to support max 16 atom count.

This patch is for active Atom number changes.

Hsd-es-id: 1509429609
Original commit date: Tue Jul 13 15:26:41 2021 +0800
Change-Id: Id31c8d93bd7fd0884f24d52913022aecf7a5f96d
Original commit hash: 28534cff211e08d9f1de2383bb721e7545cf8e7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: c62bd559987603542689301bc6d5268d064b2c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:29 2021 +0530 
-------------------------------------------------------------------------------- 
[VR][FVM]: IccMax data should not send to IccLimit mailbox

Hsd-es-id: 1509486077
Original commit date: Fri Jul 16 15:12:17 2021 +0800
Change-Id: If91f49fc0ebee2331b21d569d1ffbb6b7cc86fa1
Original commit hash: d67a3e63643f65ecaafb0d727985f5bb5ccab2b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 15b2efd5ca7206b975b7a43dfe881a197612f5cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:27 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Update BIOS setup knob to support max 16 atom count.

This patch is for per-core atom disable.

Hsd-es-id: 1509429612
Original commit date: Tue Jul 13 15:27:54 2021 +0800
Change-Id: Icad88181c7774759310f04036c01a3c13eaa83a5
Original commit hash: 26feb8e24e36d8e3f19701ec782a39164c33ae26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: e899467c9111a60d13e1370d01a5c0045c4b038b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLM] Porting Rtd3 changes for AdlMRvp2a sku

Hsd-es-id: 16014078640
Original commit date: Thu Jul 15 08:51:22 2021 +0530
Change-Id: Ia8c9897f238e9501d3dd11159aa9c1f433db41bf
Original commit hash: 8d15b6bc28b6c707dd9df8c4e27bd7ea5dcbf043

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvp2aRtd3.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d140d2e757253db416727182047ae37baf446df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2297_00

Hsd-es-id: N/A
Original commit date: Sun Jul 18 08:47:26 2021 -0700
Change-Id: Ic15d8ddb2e4e7ea1f8f00def800684efb9d76344
Original commit hash: 9039186af70b346b220d5b717e2277ea797e21b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9f6a8c9ba9c0575a6202c392ed9e9748f50d8e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]AECR1G3.DCDCCTDT should be set to 0 for PCIe

Updated the programing to be applied to all root ports.

Hsd-es-id: 1509224462
Original commit date: Tue Jul 13 19:33:07 2021 -0700
Change-Id: I56b03655b45d945b7169565f46bc3dd559cdd034
Original commit hash: 970e6e614fd08c42baa71a0b9ec2c7ec0ecf0598

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5047ae1c32f9e501068daa17e685c63d371f9073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jul 18 01:23:08 2021 -0700
Change-Id: I15fb377205a52e1306c2fb83b8aac23f2cc63963
Original commit hash: dec193b2180a9fff909256df801e8c467f41ed1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fdc87920bb1ada413aadf1b0ee26cfb0ffb3252f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 17 01:24:16 2021 -0700
Change-Id: Idb48a522f3da82404da7f7a842c866c971c9ef2a
Original commit hash: 6d5f85a26bc2b8ab3fe50ae93ed59f3b6617d25d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7ce6c6d903ed852c1c94ef78fd4a891a09118b73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:17 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updated CPPM_CG_POL3A reg as per latest bios writers guide.

Hsd-es-id: 14014491432
Original commit date: Fri Jul 16 16:22:56 2021 -0700
Change-Id: Icb030635c7e28fe4863bf920fbd8fcfd7cf53069
Original commit hash: d36a2301ad7e498f3ce2f40f75bf629276872f34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: fe21f9d1b7055bc86e883a8c322164bfbecc8b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:16 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.118

(cherry picked from commit 3860276bd544bfed8da02501acf537b482529f03)

Sat Jul 17 00:07:49 2021 +0000
Original commit date: Sat Jul 17 00:07:49 2021 +0000
Original commit hash: 6ff884dd12dd816ce71ca95df3b4fb491657a772

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bbcb9831dbe47a600f2d5ab193f40c23cd5eece0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:14 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16013921932][ADL-P | ADL-M | LP5] [Samsung] MRC task Early Command Training fail on Samsung 1R

Issue:
  Readleveling fails on Samsung modules, after fixing ECT issue

Root Cause:
  WCK leveling is not aligning WCK to CLK, specially at Gear4

Solution:
  Fix the final WCK PI trained at Gear4 considering difference in PI divider setting during and post training

Hsd-es-id: 16013921932
Original commit date: Fri Jul 16 13:39:39 2021 +0530
Change-Id: I1282936ef9d5731468a9592e9782f05a109ffc9e
Original commit hash: 2b2dba761b0d8d09b7e74e81dcb7e36391f7372f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 9d57de865470bd4361c8efbe0d1a79217da87ec6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance as per recommendation 

Hsd-es-id: 14014581339
Original commit date: Thu Jul 15 12:58:46 2021 -0700
Change-Id: I5c174b72035e793cf84bdd0d266b023ee36ebea0
Original commit hash: c5ef4add6216eec2ccef6f07ccabe8db629431b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 5a1ca558d000fb599e52be0db7d467cc7b420821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.117

(cherry picked from commit 4b185392a3488ca690af408093597aeb47763b89)

Fri Jul 16 22:30:40 2021 +0000
Original commit date: Fri Jul 16 22:30:40 2021 +0000
Original commit hash: 893ab802e0cf0fac785c7385f89ac3b868524e4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42f48eb52e3004e7d352fe56fb991f95db479e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014085217][ADL-P ADL-M  | LP4 LP5 DDR4 DDR5][Add support for L0 and R0]

Added support for L0 and R0.
ADL-P L0 CPUID and ADL-P/M R0 CPUID
      L0: 0x906A3
      R0: 0x906A4

Register changes for L0:
Register                  Field                   Change
----------------------------------------------------------------------------------------
MCMISCS_SPINEGATING       dopgatingDis            New, Repurposed spare[0]
MCMISCS_SPINEGATING       ddr5dopgatingDis        New, Repurposed spare[1]
DDRSCRAM_CR_DDRLASTCR     StaticSouthSpineGateEn  New, Repurposed spare[0]

L0 Power-On Safe setting
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.spare[0]=1;         // DOP gating disabled
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.spare[1]=1;         // DDR5 DOP gating disabled
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.enablespinegate=0;  // Spine gating disabled
 DDRSCRAM_CR_DDRLASTCR_0_0_0_MCHBAR.spare[0]=0        // Static south spine gating disabled

Added MCMISCS_SPINEGATING to save/restore table.
Additional change:
 Use formula for CompDllWl.vctldaccode = (((DataRate > f5200) ? 750 : 650) * 4 * 512) / Inputs->VccIomV / 5;

Hsd-es-id: 16014085217
Original commit date: Thu Jul 15 22:45:17 2021 +0530
Change-Id: I7ca0c3b3a457ce0221d3776665d9434be13bbb00
Original commit hash: 21854780e925e6fad6432ab22382351c4fd84fa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 37d501cb6eb492402710547d2c32ad092deab5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2295_00

Hsd-es-id: N/A
Original commit date: Fri Jul 16 08:47:31 2021 -0700
Change-Id: Iebf2d4420f68af0e7a746b6db30cdc4d42d11fea
Original commit hash: 46411f86284d3a2f05ddf54f41e62837c4f2063e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ec68d28ee6e26d54ad502aca3adb0e26144c42c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PEG display is not being set as Primary display instead it enables IGD as Primary display

Hsd-es-id: 22013373128
Original commit date: Fri Jul 9 15:58:08 2021 +0530
Change-Id: I76cac99ebc76e6bb8f4adfaf2b81456e288cbc5e
Original commit hash: d439df24cce6e0a47b81751c5017b4e3cc61ceb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 94ee9c62012fcbae9ebdbeeaca012af70d5f731b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS to send right Timer Mode to EC
  BIOS is supposed to send 4 counters(Timer Modes) as:
  0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11

Hsd-es-id: 16014089391
Original commit date: Fri Jul 16 12:48:41 2021 +0530
Change-Id: If4efc819cc62816a7c45958a60a0a89e819c1d8f
Original commit hash: e60b07dc88a70ceb90b73bb506905ce65958eee6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 050a88f88bdb1cebc2e459c68cbb62300551320e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:08:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 16 01:34:38 2021 -0700
Change-Id: I294a10854d99f9bc3ead5cb7ab63883db9d04aa9
Original commit hash: 58e120bee91d31bbab288e42cb1adecb931dff3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: de73d7f60a6e742e40124f1edca8e5398abb72d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:58 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:PCIe: Incorrect register polling for Lane Reversal status

This change fixes a bug on polling wrong register for LR (Lane Reversal) bit.
From SIP17 this bit is moved from PCIEDBG to STRPFUSECFG register.
It's a merge of I9bd67b2e53d8903dfcdc0ce81aabb8c7a85a0a21.

Hsd-es-id: 18017124240
Original commit date: Mon Jul 12 11:41:41 2021 +0200
Change-Id: Iebe8fd32949be7a9bb363f1509e85b4f74126d69
Original commit hash: 0c25796799d16fcc10a39bdc00767bf9578cd333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 01604278cb07397bd6e3182b7b807d982b29ddb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:56 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Needs check invalid MMIO address in the UART function SerialIoUartDummyRead()

In function SerialIoUartDummyRead() which locates in Intel\ClientOneSiliconPkg\IpBlock\SerialIo\Uart\Library\PeiDxeSmmSerialIoUartLib\SerialIoUartLib.c

There should exist some codes in SerialIoUartDummyRead() to check the BaseAddress to prevent the the case that BaseAddress is invalid.

Hsd-es-id: 1509462703
Original commit date: Thu Jul 15 05:27:26 2021 +0800
Change-Id: I2dd61f74d27f39a1ed0fba2660bcacb769c1a911
Original commit hash: f1422fca05ebd9af629c27330491961aa7d1ea18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c

================================================================================ 
Commit: d10eac9edced5c82355e6497ad2620ba8a3f425e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:55 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial FSP header

Hsd-es-id: 16014081521
Original commit date: Fri Jul 16 10:08:22 2021 +0530
Change-Id: I07b9292aeefa1f4b543364c7cff8bcf4f377d876
Original commit hash: ea24c8fb73e72c4624d26b986c0e4587d4798bda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 3df022e1b675a463816a8d4c01b7ac55dc25e2d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.116

(cherry picked from commit 550347f735320973d6b66fa735a8b02d9262898e)

Fri Jul 16 05:01:26 2021 +0000
Original commit date: Fri Jul 16 05:01:26 2021 +0000
Original commit hash: 67a9fd49face8d630cd4c776816aa961cce128d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdcced351463efe302490ab694dd344ffbcd698b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014578278][ADL-S | DDR5] Add DIMM ODT Training support for asymmetrical config

Current DDR5 DIMM ODT algorithm requires that both MC's will have 2DPC population.
This change enables DIMM ODT training in mixed config - when one MC has 2DPC (1R-1R or 2R-2R), and another MC has 1DPC population.
The 1DPC-populated controller won't be trained, only the 2DPC one will be trained.

Additional change:
 - DDR5 JWL: increase fine sweep range as some DRAMs require longer sweep.

Hsd-es-id: 14014578278
Original commit date: Sun Jun 13 16:21:05 2021 +0300
Change-Id: I4a2326cf85720b1f162aeb3b81a92ce55ea0aae6
Original commit hash: 14b1d9ce89c84dfe724a80a9ec147b65a0dbe939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 837e4e5c00cbc4ee5ba9673934bde29544381f33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.115

(cherry picked from commit 64885bcf4c421a79df7b9a5a8595f724117b0629)

Fri Jul 16 03:42:00 2021 +0000
Original commit date: Fri Jul 16 03:42:00 2021 +0000
Original commit hash: f6bdae9627ab4678f36e34b31cf1ea9f246b2153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 069c1a89999d349fefc0abeeef1bfcc584c831c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014568526][ADL-S | DDR4 DDR5][Configure VccDll to 750 from 4000 and up]

Per DE recommendation, set DllCompVdllCtrl.dllcomp_cmn_vdlltargdaccode to 750 at 4000 and above.

Additional change:
 - Remove hard-coded RMTBIT = 0 in MemoryInit.c, so that it can be controlled from input policy.

Hsd-es-id: 14014568526
Original commit date: Thu Jul 15 17:09:28 2021 -0700
Change-Id: Idd747404dc71e692be869981b6b10eb9f1a731d4
Original commit hash: add83a2a200ba745442d7a41bf2e9d8024760a77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7ae37e354aca0d6a12349f89cf6601fd11b8e087 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.114

(cherry picked from commit 4ce055c0f3e65804240592ff8c83c7d4bd73c852)

Fri Jul 16 02:11:23 2021 +0000
Original commit date: Fri Jul 16 02:11:23 2021 +0000
Original commit hash: 08dbc4d3d13d2a6c0b201405fb2c371e96b20b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 581d789864c3401ba52b0f76617bbd7ba5635053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509375276][ADL | DDR5] Use new formula to calculate nCK

[Title]
Use new formula to calculate nCK

[Issue/Feature Description]
DDR5 SPD Release 0.9 Beta Level 26 and XMP3.0 Revision 1.1
define new formula for calculating various nCK. The correction
is 0.30%.

[Resolution]
Change function PicoSecondsToClocks to follow the new spec.

In addition, change a few BIOS menu option help strings around
voltage.

[Impacted Platform]
ADL DDR5 non-OC and OC.

Hsd-es-id: 1509375276
Original commit date: Thu Jun 24 18:56:02 2021 +0800
Change-Id: I468e1081d91b7a3484a9c29c0198d7d4cc2ec91d
Original commit hash: 5c7192f348dee65472840284312c4fdc977ebe88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7b04ebb8fb21e46ceef824aabb9110b599ac4cfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.113

(cherry picked from commit 8ba4986885dc6510048a1d44c1275fed8de33c8e)

Thu Jul 15 17:36:47 2021 +0000
Original commit date: Thu Jul 15 17:36:47 2021 +0000
Original commit hash: 0fb4728f87b53bc73705a563ea785fe28cadba33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86b410fa75589f91170e540b10f5fafbf01e2919 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013343386][ADL-M ADL-P | LP4] Incorrect Timing Registers Programming

Issue:
    LPDDR4 timing values tFAW, tREFI, tWRPRE, tRRD, tWRPDEN and tXPdll are programmed with incorrect values

Root cause:
    These LPDDR4 timing values are using an incorrect formula

Change:
    Update LPDDR4 timing formulas to match JEDEC spec values
 - LPDDR4:   tFAW spec is 30ns for 4267, 40ns for all other speeds
 - LPDDR4:   tRRD: max(7.5ns, 4nCK) for 4267, and max(10ns, 4nCK) for other speeds
 - LPDDR4:   tWRPDEN: add missing tDQSS_max + tDQS2DQ_max
 - LPDDR4/5: tXPDLL: use tXP value
Additional change:
 - Remove unused TGL code: MrcVccDLLBypassTraining

Hsd-es-id: 16013343386
Original commit date: Mon Apr 5 16:26:32 2021 +0530
Change-Id: I193ee136042c16bd8ded25f7bc92978a083e491b
Original commit hash: e148a4414c536dd1b9b3d8421542028320f27586

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: e0a8f4f04666d570d9f88a4e3a2faad510e6cd0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:39 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2294_00

Hsd-es-id: N/A
Original commit date: Thu Jul 15 08:48:58 2021 -0700
Change-Id: I9b5716a48b256b5d80f40c8db68277f7b9ebe941
Original commit hash: c55f5953e58be608f26d70471f4c4f9ac9aedeae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cfa66a5487b5fd011adbc82324d63c7a8b0f3210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:RPE-Perform Global Reset and continue Normal Boot

- Perform systemreset after completing all RPE actions

Hsd-es-id: 16013762073
Original commit date: Wed Jul 7 13:09:28 2021 +0530
Change-Id: I7d8c39c74fe4498c9940eddd7e1530247ef03540
Original commit hash: e75f6f10657b179148e844438706f9d37763a6f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 5a00ef59d9e7bf0176f0041af2d7cff3437f33b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 15 01:38:57 2021 -0700
Change-Id: I8c261d46fa2ec8d845f286e13fc04c0305f16352
Original commit hash: 0819726ebf36504e149e54343c902f8e43dedb67

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 969f696cf75e286af90ed849583302e696d0a306 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:32 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x00000009
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Thu Jul 15 14:58:16 2021 +0800
Change-Id: Ifb9dff17b9c35ff1e4d057d31576c15ecd378e59
Original commit hash: 41176d40f6cf0f7c8163031b1c88ad2430cf952a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ce847c1da8a126efeb5ba64dea52bdaef9322d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.112

(cherry picked from commit 9a36b1e48dab0208ef7e8173ab6784be9dfe7579)

Thu Jul 15 07:06:44 2021 +0000
Original commit date: Thu Jul 15 07:06:44 2021 +0000
Original commit hash: 1dbdd299102a1bbde3d796a1ae32862ff9cdd073

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fa322e96ef9bad81fbf3b4880df9226d304a4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014047165][ADLN|DDR5 LP5] IBECC: Enable Range0 when in Mode 2

Issue:
When IBECC is enabled for complete memory using
IBECC_CONTROL_0_0_0_MCHBAR/OPERATION_MODE =2, Read ECC Cache is not
automatically enabled to complete memory as well.
Instead, it is remaining enabled only for defined
ECC regions (IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR).

Solution:
Define complete memory in IBECC ranges
IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR

Note:
This patch only applies to ADLN. Please remove ADLN checking
if approved for other ADL skus.

Hsd-es-id: 16014047165
Original commit date: Fri Jul 9 17:34:56 2021 +0800
Change-Id: I38836429fd3bb85b5d8c4aba9b8a3d1a9daf4262
Original commit hash: f369dee95e79c6ea7c06b9d79b1d3bfa2207da5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8ab9f6da6cd0a6f1b3f5b05cc9a2e4d514cd5a60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:28 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add support for I2C6  in LPSS

1.Setting GPPRVRW4 to select the gpio in LPSS.
2. Removing  Pin Mux policy for I2C4
3. Adding GPIO mapping for I2C6

Hsd-es-id: 16013995640
Original commit date: Wed Jul 14 16:59:08 2021 +0530
Change-Id: I2e7850327dfa024a8e830bccbc3b946e77dee26f
Original commit hash: ae0f37e21c3e0d4ba8e47d60bf514d94256fb9ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c

================================================================================ 
Commit: ba47ae0007572c697e822244f15ad185c981100b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] VCCIN_AUX power connot turn off when enter Modern Standby

Provided a setup option allowing customers to skip FIVR configuration

Hsd-es-id: 14014250697
Original commit date: Wed Jun 30 14:25:45 2021 -0700
Change-Id: I65ccaff4bb972ed0f4ba8a039fc78a2a08de0392
Original commit hash: 82d17aa1714901cee79ab09e0977aeb9b9fd4ddc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c

================================================================================ 
Commit: d2145e363c266edc73f2ecc8dd2e52d2310d5eec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][RVP]: Fix for AuxOri value after enabling AuxOriOverride in BIOS setup menu on ADL-P LP5 RVP.

With the "AuxOriOverride" option enabled,  UpdatePeiSaPolicyBoardConfig - AuxOri is 0x0054.
With the required fix, getting expected values i.e  0x0010.

Hsd-es-id: 1509427561
Original commit date: Tue Jul 13 05:42:07 2021 -0700
Change-Id: I1cd52a781e89bda20d0465b074d174681a494bbd
Original commit hash: 56af7fd72b7395073d808e4d9064274c57b699d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: 9a439601b5e331f62645c33df04bc93b4347058a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:22 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updating the CPPM register with recommended value.

Hsd-es-id: 14014562546
Original commit date: Wed Jul 14 10:38:08 2021 -0700
Change-Id: I3fb02f6f6a38e6de47bd91341a70da9208b37c0f
Original commit hash: f191de46031a4f2ce6fd1d40a7c91c065acdb474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 553b6a27cff2b5f988cd81688e21f73eaab8319a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:20 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Switichng from NDE to LTR on xHCI

This change switches xHCI using v19.0 USB IP from NDE to LTR.
Changes include:
  * L0 LTV value is updated from 38us to 44us.

Hsd-es-id: 1509472327
Original commit date: Wed Jul 14 09:40:34 2021 -0700
Change-Id: I777fc4c568f69dd50fd352e5fcaffd4cb57613b8
Original commit hash: 96ac83e17cb67f01c320e4c97a34979943790e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 2fb267279085d39c0afce2bba605d449365f28bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:19 2021 +0530 
-------------------------------------------------------------------------------- 
NPK sets STA error during BIOS boot while NPK streaming to USB2.Dbc is active - part2

Add back ADBG dump to TraceHub, change Field UpdateRule as WriteAsZeros to ensure it is write to memory instead of read mod write.

Hsd-es-id: 14014296904
Original commit date: Thu Jul 15 08:10:14 2021 +0800
Change-Id: Icaf3fde3d14929ca2dab653b11f500746b7ccf0b
Original commit hash: 7205d019d17c2d07f780c285252688a39cb5b510

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TraceHubDebug.asl

================================================================================ 
Commit: 64febf0e2dc037960497271b8b1da96ba1dc1f93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:17 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] SBGA RVP DG2 Hot Plug Detect support for D3cold

RTD3:
D3 Entry: Force Enable Wake GPIO. As OS will not call _DSW method,
because this device is not wake capable.
SCI Handler: Notify the RP with 0x00 to notify OS about bus check.
Device check will not work as this device is not wake capable
and no _PRW method is exposed for same.
D3 Exit: Disable Wake GPIO. Optional as It will be disable by
SCI Handler.

S0ix: DG2 should not be wake capable from S0ix.
Entry: Disable Wake GPIO and also don't allow to enable wake GPIO
in D3 entry of RP which is called during S0ix entry.
Exit: Allow to Enable wake GPIO in D3 entry of RP which is called
after S0ix Exit.

Sx: DG2 should not be wake capable from Sx.
Entry: Disable Wake GPIO
Exit: No Specific flow required to enable/disable wake support
for PCIE RP.

Hsd-es-id: 1509417167
Original commit date: Mon Jul 5 16:39:29 2021 +0800
Change-Id: I9f394418652ac001a012d01fffd7b4a0fb15926a
Original commit hash: 10f585f28bb84ffa97c4bc16f1334e89f434e5bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl

================================================================================ 
Commit: fd4fa44b87e8d7a5c3bc7f39cbe35ab0f814b2c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:16 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] Fix USB OC mapping error

Update USB OC mapping table of UDIMM & SODIMM RVPs.
Change port number in comment to coincide with document.

Hsd-es-id: N/A
Original commit date: Fri Jul 2 13:09:10 2021 +0800
Change-Id: I202567ac6307d9278f8d9b144c6254c561c2b556
Original commit hash: 3200683ec3de054b464a838c61de30160e17e1f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: a9a6d1a4de5c3a2d08c7d39ab06615aecb06ebef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:14 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Standalone CSME FW Update for different GUID

[Description]
To differentiate ME SKU/generation using different GUID.
Drop the support on using hardware instance method to identify.
Prevent the CSME update trigger from OS would cause unexpected issue.
To do the code sync from TGL to ADL

[Change]
1. Generate the four GUIDs for ADL.
   - Lp_Cons : 23192307-d667-4bdf-af1a-6059db171246
   - H-Cons  : 7aa69739-8f78-41cb-bf44-854e2cb516bd
   - Lp-Corp : 4e78ce68-5389-4a95-bf10-e3568c30caf8
   - H-Corp  : 347efe23-9f9a-4b26-b4db-e2414872dd14
2. Drop the support on CSME hardware instance
3. Update the copyright year to 2021.

[Impacted Platforms]
ADL

Hsd-es-id: 16011841522
Original commit date: Wed Jul 14 10:10:49 2021 +0800
Change-Id: I40d60fa253079ac11721bac43015eef4eb14f47b
Original commit hash: 68c596a44ddb3bd988dba0e7061c3bee20c760db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1deef05f061462897cb7c66a2d4cc88be154e7f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.111

(cherry picked from commit 1fce153ea65d106ac74caed3f0037bf9eed1f553)

Thu Jul 15 00:08:53 2021 +0000
Original commit date: Thu Jul 15 00:08:53 2021 +0000
Original commit hash: 90831aa503730e18927391bc82cad94322e9b1e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1260627d2787a40089872f47c1405ce0f5be755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014056542][ADL-M ADL-P | LP5] Turnaround Timing optimization from +6 to +2 in Gear2

Reduce TAT delta on LP5 Gear2 from +6 to +2

Hsd-es-id: 16014056542
Original commit date: Thu Jul 8 20:38:29 2021 +0530
Change-Id: I314edbf07db8a4a2cc5c0a7e01c80674c574a29d
Original commit hash: 9ae707e30c2fe833f0b20e6986b999850effddc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 86bfa44d6ec492884dd7900ac43d895b788c7381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.110

(cherry picked from commit 233ce922930f06547843c25569ed6a4b670d2258)

Wed Jul 14 23:10:09 2021 +0000
Original commit date: Wed Jul 14 23:10:09 2021 +0000
Original commit hash: 6fabd738cccdc611554cc49cc89d958a2ba3b07b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bf1342b89a4ff2b72cbcba9b526a81f0843e372e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014566816][ADL][Enable periodic CLK compensation]

Enable periodic clock comps on steppings above A0/B0/J0:
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkdn=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkup=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.scompclk=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.vsshiffclk=0x1

Set Comp sync enable at the end of Init in Seq3
    ddrccc_cr_comp2.ccctx_rgrp3_compupdtsyncen=0x1
    ddrccc_cr_comp2.ccctx_rgrp4_compupdtsyncen=0x1

Hsd-es-id: 14014566816
Original commit date: Wed Jun 23 14:33:36 2021 -0700
Change-Id: Icbe6326c833755bdf4e47e63e40b9ea6cbeb3357
Original commit hash: 56d8b78462b7beba16d0c40d1cf8dd917c1f1abe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6bc309441907d6befbf68755a27bdefe169b30f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.109

(cherry picked from commit 07341b40fc21f8714c9456bfbceadcb7e1afba63)

Wed Jul 14 21:34:27 2021 +0000
Original commit date: Wed Jul 14 21:34:27 2021 +0000
Original commit hash: e201f7dba378f3f29bc005d5ec809cff65545fb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40fec1ee05958a0fd82be40e8a9ac48409ef2cca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013516123][ADL-M ADL-P | LP4 LP5 DDR5] RTL enabling for G4

Add Gear4 support to RoundTrip Latency optimization step.
Updated GetSet HAL for RxFifoRdEnFlybyDelay for Gear4.
Skip ClkShift when non-zero RT guardband is applied in Gear2/Gear4, as this guardband is big enough.

Hsd-es-id: 16013516123
Original commit date: Tue Jun 8 16:20:25 2021 +0530
Change-Id: I730eb19001a62ab70221565c0d42a6d1aae72fa9
Original commit hash: 29b458013cd08b772cb53810fddbdb618559b132

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 51ac96ad167d2a1ef836d3afebaf68556c76d4fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2293_00

Hsd-es-id: N/A
Original commit date: Wed Jul 14 08:50:52 2021 -0700
Change-Id: Ic74718173b04062ae35198dc0e5fbe5437411e67
Original commit hash: d1b0efcdf0a1342b9b26a800c502505ff8743473

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dfdc6878afd2bc20cef5028d9daf382dcb21b73e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:07:00 2021 +0530 
-------------------------------------------------------------------------------- 
PSi3Enable Psi4Enable are skipped if Psi1Threshold Psi1Threshold Psi2Threshold Psi3Threshold are 0
 - PS3 and PS4 can be enable when PS thresholds are 0
 - PS3 threshold should be 0 when PS3 Enable is 0
 - Updated the default value of VccInAux

Hsd-es-id: 1308901624
Original commit date: Tue Jul 13 11:23:21 2021 +0530
Change-Id: I0ba3f0a6d7040724d5a94ff1214e1fce7e999366
Original commit hash: 1898f16f998677dfd8052646e8fed96e6acc2eaf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: ac9621832867b851c793f19365b5f53c7c99b5f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jul 14 01:28:11 2021 -0700
Change-Id: I0916b7ac584fd132e4eadc3e282b580d7b330b82
Original commit hash: 9a11f842c32161e7fe47dbaaeb97bee3f13e7410

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6d9c96dd7d206c280f0a45b66d845722a77d94f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] when S3 resuming MemoryInfo Hob is not present
    - when the Hob is not found dont assert, instead print the error message

Hsd-es-id: 1509464274
Original commit date: Wed Jul 14 12:52:21 2021 +0530
Change-Id: I41700bdba39b886d22dd82b0245c98063211ad55
Original commit hash: 14d6d7d150759062a76619df0980ed791b6cca49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c

================================================================================ 
Commit: 58b1a37bd8ee0bad8a9c2b6509054ad65a10128b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:Updating comments for PG3 Issue

Hsd-es-id: 16012857533
Original commit date: Tue Jul 13 08:56:22 2021 +0530
Change-Id: I39a08f0b127cd49632db95377c3acfb89266e31e
Original commit hash: c3cdab5d0887642e0035ebd3a55cd3e60ff30975

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: b681c80cc5d3b3a37cc8c1eda2e13a4a2a61817a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:53 2021 +0530 
-------------------------------------------------------------------------------- 
Package/Module:

Remove the ACPI code from restricted to non- restricted for ADL

Hsd-es-id: 16013855425
Original commit date: Thu Jul 8 17:50:58 2021 -0700
Change-Id: Ibf8e31a2d6ca0fdae6e1ad0631a1a1affc0f4ef1
Original commit hash: 8d0fdc9d818e897bd5cb330d3f554c08575dfbc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: b3caa13dfd2dc74979cfc6dccbb4bac603942a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2292_00

Hsd-es-id: N/A
Original commit date: Tue Jul 13 08:51:44 2021 -0700
Change-Id: I24a791bd3be4b68db0ec685c8a58f8418119277c
Original commit hash: c5bc40b9f580cd8a08ae49d42d17d7db886c4301

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4fae9106cb9b5919b61c329af7cbf39fd3e98be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:50 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO][ADLS] Fix issue with wake GPIO on Onboard Maple ridge

Create onboard Maple Ridge GPIO PCD.
Update board config with new PCD.
Update _PRW method for use of Maple Ridge wake GPIO.

Hsd-es-id: 1509463819
Original commit date: Thu Jul 8 20:14:24 2021 +0800
Change-Id: I5fff3bc1bfaa52270e65496c2066cd7a0befe0e5
Original commit hash: 62f8905b914bd4de4d804df13d16cecc3ccd1208

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: e6480cdc6031b4d1d9d8ebe06d6d9bc8ef4ae4e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] [K0][Q0][J0] - LTR enable bit is not prgrammed when booting to win NDA and later on preform hotplug event

Hsd-es-id: 16014051937
Original commit date: Fri Jul 9 15:36:32 2021 +0530
Change-Id: Id41ada775835a05a6dc9055ecf0329630d599b78
Original commit hash: 750ffdf4f5152b6146fa0002226e44fcadf17831

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 8103211ebafef6c1a9157cdbe5d64958a658cfcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:47 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] GpioNames list not updated for VGPIO to include THC entries

Adding "VGPIO_THC0", "VGPIO_THC1" in GpioNamesVer2.c to avoid assert in GpioGetPadName().

Hsd-es-id: 22013418288
Original commit date: Sun Jul 11 21:57:02 2021 -0700
Change-Id: I29e679dab3a77f1f4972af49342780521ff1dfef
Original commit hash: ecd2dd6b323ca8ae694a4208529e63309fa7e515

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer2.c

================================================================================ 
Commit: 9cf8df3607a1b550f90878905045461b59a5f5aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 13 02:07:30 2021 -0700
Change-Id: I7fc896791468d9454b4450ba050cd43b279c81f5
Original commit hash: 74527836f7e513713ce56afa18dcd7a9433289bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d528ac59abbb06852caa72b4e9051152c59677de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.108

(cherry picked from commit 045c98b7186dca05a7e13309e37d744f18d70a56)

Tue Jul 13 08:01:43 2021 +0000
Original commit date: Tue Jul 13 08:01:43 2021 +0000
Original commit hash: 12d2dab620e6027c67bb5d3c6708bb0bce1fcc71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8bcdbb6220d05e19e189195d97542a0c38d6e06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:41 2021 +0530 
-------------------------------------------------------------------------------- 
NVMe based recovery: integrate RST new Protocol into NVMe based recovery.

Under VMD mode, bios is not able to get each device BDF and capabilities.
RST provide an new protocol to get this under VMD mode, this patch integrate
this change, also fixed one small issue.
Port number is an fixed value for each slot, on this RVP, the port number is 13.
So, this patch will compare with the PCD preset port number to decide this is
an right slot for image write.

Hsd-es-id: 1509460151
Original commit date: Mon Jun 28 15:52:44 2021 +0800
Change-Id: I8bd4b9bc2d08f1c27b60e5a743dce979a2395056
Original commit hash: e63d91a2569ec257ee2cf3480ff15fa94827ae0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Include/Protocol/RstConfigSpaceAccess.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3a6dee033f4f979bcdf6b5bec10ae7a200af4cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:38 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] CLK_REQ# not working on PG/TG topology with MUX solution

For the Hybrid storage CPU feature, the clkreq condition in PCH should be updated to check for the CPU usage.

Hsd-es-id: 1509459439
Original commit date: Fri Jul 9 18:48:09 2021 +0530
Change-Id: I1e20988ffa9ec84b7500df91c4ede1474b2178ba
Original commit hash: 717551bc3417a4614ae76e34628d4a9cbf22ad7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Rst/IncludePrivate/Library/PeiHybridStorageLib.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: 4ce5e51f21aab194d0046d363bbbc02f416ef195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.107

(cherry picked from commit f29e8ec5d01b31fa47439092fdeba6b3c4e820c3)

Tue Jul 13 05:00:09 2021 +0000
Original commit date: Tue Jul 13 05:00:09 2021 +0000
Original commit hash: 546688a9019245b2c7728069de2f8d2b9c424bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 993d7fb1a3d9d9c5bf8fc843686d434cb20bff2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013311309][ADL][MC] transition to non-normal mode can result in a valid command w/o CA driven

Before transitioning to non-normal mode - set the clock Cbit
sched_third_cbit_0_0_0_mchbar.dis_scheds_clk_gate

Additional change:
 - Set SSKPD_PCU_SKPD_MRC_RUNNING after MrcSetupMrcData, otherwise it breaks DynamicMemoryBoost feature.

Hsd-es-id: 16013311309
Original commit date: Wed Jun 30 10:16:09 2021 +0530
Change-Id: I3f6d0c08ceb49fc3857394ac099056bc6b8cb756
Original commit hash: c6036430f0da6eeb5111740923068b54f3dd4945

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 28a5aeebac6648ea0ab3bc2f92b9716c97f36c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J0][Overclocking] Setting Favored core (per core ratio override) does not change ratio in windows.

Added ADL-P to support per core ratio override functionality.

Hsd-es-id: 14014542073
Original commit date: Mon Jul 12 11:25:38 2021 -0700
Change-Id: I8c01c5a301928d567fb74ea945f032e0e78957d5
Original commit hash: 8758d07feb44d144d6054e19e28e4ebaa903a0d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: d766460dc5091340135ba6427eab14e961d69e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.106

(cherry picked from commit bf43056c1dd264986da3e8c3343ab449bd575fc9)

Mon Jul 12 22:07:31 2021 +0000
Original commit date: Mon Jul 12 22:07:31 2021 +0000
Original commit hash: f868f8f0c8c45be94527aeea3f11bd390e78498c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 709c2ca4b236309671f5b5e3c00760706e26d7d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:30 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16013921932] [ADL-P ADL-M | LP5] MRC task Early Command Training failure on 1R

Issue reported by PPV team on failure certain DRAMs.
Issue is root caused to LPFrequency Switch which was causing MR Commands failure.
Disabled the LPFrequency Switch feature in LP5.

Hsd-es-id: 16013921932
Original commit date: Tue Jul 6 17:21:16 2021 +0530
Change-Id: I3d759a8b9a29826b19eda97df684764e3ca74e6c
Original commit hash: 3b3ef1487ecaa82e19316cc96d34adf90dd495c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 09cebddc0fdcdac30d5ef477f40e6241943900ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2291_00

Hsd-es-id: N/A
Original commit date: Mon Jul 12 08:49:16 2021 -0700
Change-Id: I0585ab14e67b9987de1b4a40ea8df8ec52a3c5af
Original commit hash: 8f3f0f701c525fb5ff9fb2650cdb4210e96fef2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 493e7cd8f78dd78512914cbaf7cffbc35cc65dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update SNDW device definitions

Add ACPI devinitions for SmartAmp (ALC711)

Hsd-es-id: 18016813808
Original commit date: Mon Jul 12 14:53:08 2021 +0200
Change-Id: If91db31d79c69ba21b4963b00cdf04e563bba57b
Original commit hash: 24de116a73148c6fd73715495b9fbc217b028004

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev.asl

================================================================================ 
Commit: f255e8b0d2ad836bb5b1b1c0e63e9afed41f1cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:24 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] Initialize PCIE slot's Power and Reset pin as ACPI mode

The change aims to address [Concurrency] PCIe storage devices getting
dropped with VMD enabled while running S3/S4 test. Issue is related to flow
sequence of S3/S4. Looks at following flow to see Why issue (unexpected link
drop after S3/S4 resume) happen in vmd case, but not happen in non-vmd case

VMD case flow
1) VMD driver puts SPA, SPC and SPG in D3hot
2) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
3) GPIO LPSS driver initiates context save
4) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
5) S4 entry completed
6) S4 resume
7) VMD driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved after _POFF for SPA, SPC and SPG the restored state
for these controllers is _POFF leading to link down

Non VMD case flow:
1) GPIO LPSS driver initiates context save
2) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
3) Inbox driver puts SPA, SPC and SPG in D3hot
4) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
5) S4 entry completed
6) S4 resume
7) Inbox driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved ahead of  _POFF for SPA, SPC and SPG the restored state
for these controllers is _PON which won't lead to link down

Solution is to change PWEN# and PERST# mode from driver mode to ACPI mode.
As GPIO driver will only save and restore the pins configured as GPIO driver mode.

Hsd-es-id: 1509460679
Original commit date: Thu Jul 1 13:34:36 2021 +0800
Change-Id: Ia7a85fd404bc4a616323ab2becccf71183800e6a
Original commit hash: 33d9f3be67fc9edfc5a33ce2690100ac90cde42d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: dcc7464bb882fc1c33d47e83822126d5e6c1414c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:22 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLM][HLK] USB3 Termination Failed with 'No Valid SuperSpeed USB Device found after reboot' even when a SS Pen drive was connected

Hsd-es-id: 16013803742
Original commit date: Mon Jul 12 10:14:42 2021 +0530
Change-Id: I0a798a2a2b9e0eebb3b1e7babfa01fe1eb19e3b3
Original commit hash: d4e72c34de42d9033e0fc22fcc49cbc5ab02d07b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlMLp4Rvp.asl

================================================================================ 
Commit: 78be5a951086f2370087c9a9432f858ea4c8ad4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.105

(cherry picked from commit 299d7333acb124216b3bda57519b08064921efe8)

Mon Jul 12 09:10:37 2021 +0000
Original commit date: Mon Jul 12 09:10:37 2021 +0000
Original commit hash: dc6edd688b8d23481d6da79ab3250c58fafe2a4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 515c04390f5de94e531ac488b43e83357beec1d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014048018][ADL-P ADL-M | LP5]Disable Pi Clock gating on LP5
  Dyanamic Pi Clock Gating Enable Causing IBECC error on LP5
  Disable Pi Clock gating on LP5 using below settings
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1
  Ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1

Hsd-es-id: 16014048018
Original commit date: Mon Jul 12 12:28:26 2021 +0530
Change-Id: I18983876c98e6d60fad4be8b85eebd48bb68d0bf
Original commit hash: db2376f2ce6e0258e2d5f9ca4b8e7289a85360c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 56513ca4c0c98dbb9217d4badef5c13c36341da6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 12 01:47:00 2021 -0700
Change-Id: Ifad03484544adf0e1e13a919385fdd31c01e7cf9
Original commit hash: d4831e7503c6d7e445929e2e1bd0e559c71e5a07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5a37b1b7cb66090f1bbfbfdf4d3b802e9cc68fed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:16 2021 +0530 
-------------------------------------------------------------------------------- 
Allow switching AMT support from onboard 1Gb LAN to discrete Foxville 2.5Gb LAN through BIOS

Solution: Add new AMT setup item to control the LAN interface.

Original commit date: Mon May 31 15:47:19 2021 +0800
Change-Id: I5d8a241bb7eed2d6a4a4789de104099b9a23d430
Original commit hash: 23241996dfe2ef8252605dc3e5996377fabdb0e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/AmtSetup.uni
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.h
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLibNull/DxeAmtHeciLibNull.inf

================================================================================ 
Commit: 61383ca0621df4fd89b107d6e8b12161299cec53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:14 2021 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Handle corner case for res bios update to bkc bios

When this happen, there is no need to perform backup operation for this update.
So clear the progress status in bios and continue boot.

Hsd-es-id: 16013922414
Original commit date: Fri Jul 9 08:57:18 2021 +0800
Change-Id: I06039d7965a2d26d646ffd6e91c148de7a8414c2
Original commit hash: 57f47b23aa9a01b4ea401ffb870255e56bda63f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 610ca15665e647438a9bae1ab38d7f05e76a772a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLM]:Porting _PRW changes for WWAN device

Hsd-es-id: 16014043420
Original commit date: Mon Jul 12 09:51:20 2021 +0530
Change-Id: Ic75ed2d658076dad97ca323f3d795142221f8ddc
Original commit hash: 72f0552eb3013478682fef202ee4f717690c12d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 8c94616465fe32669f7b4f9367b4b5cc4c8e4e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.104

(cherry picked from commit 6edcc600858ef515c52988c2e41f7975a5ca19c4)

Mon Jul 12 06:35:29 2021 +0000
Original commit date: Mon Jul 12 06:35:29 2021 +0000
Original commit hash: 82b40e89541fc24ab7a1f19f8474f75fe71a7b3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f723e3a6569e26c120392f3e2f256f753861956e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:10 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014044820][ADL_P][J0|Q0|K0][LPDDR5]MRC task Wck training Fail on 4800G4 2R

  Early Command Training command pi code was converging to wrong value on x8 mode dram devices

  Additional changes
  -- ReadMpr training hangs at 5200 frequency on some parts, due to credit issue b/w MC and CPGC
     reduce loopcount and numCl

Original commit date: Mon Jul 12 10:23:08 2021 +0530
Change-Id: Ie5c3e253c2e176f9ab47b54f2f553245b8b3408f
Original commit hash: b6430159babc1b98b518d79955a4f4ea9b8926b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6d5b7e68338a6cec012a411b659b710510901358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:08 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.103

(cherry picked from commit 0e6081257534cda31620a9865c454adce6093132)

Mon Jul 12 05:47:38 2021 +0000
Original commit date: Mon Jul 12 05:47:38 2021 +0000
Original commit hash: e07d0c3184157bd06501b60b758fcaa243fa46d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3628f5a06628dd1ae9e2accba4724929ba9de91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:07 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][CNV] Power Management on System Mode - part2

Updated help string to remind the WoWLAN knob only applies to CNVd.

Hsd-es-id: 22013227647
Original commit date: Tue Jul 6 20:53:20 2021 +0800
Change-Id: I2d0bf4b7705ae1f0d8aab9ce39a4bf9bc8b023bc
Original commit hash: 92ce35c73384256b193dfec4d5b59d375ad49a58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 29a85ec269f4da1e17a336c760baecea3674ec57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014044296][ADL-P | DDR5] Disable LP Mode

Disabling LP Mode for DDR5 for ADL-P.

Hsd-es-id: 16014044296
Original commit date: Mon Jul 12 10:47:12 2021 +0530
Change-Id: I44a0a4510276c47cf5fe890df633ba94daad7f7f
Original commit hash: 1367e71ce18d6bd17688973de5437b84f882c92a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9601b7eec0b5c23b35f3d02c41ba92d83987bddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2287_00

Hsd-es-id: N/A
Original commit date: Sun Jul 11 08:49:42 2021 -0700
Change-Id: I49c953062145a14a9eefd51bc27cfd16ad268d28
Original commit hash: f89d92153c10924171acb4457aec9aa739391549

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4a5acbd9cc227434f684892be1f00a452a5d05d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jul 11 01:24:18 2021 -0700
Change-Id: If44c2a9cd1d1075ea8764e572af142e6cbcb122d
Original commit hash: d59f76c85d8f09c334978643f482e8b7d2c1fb3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f5c039f9923aab6a041f69df922f244d91d311f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:06:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2286_00

Hsd-es-id: N/A
Original commit date: Sat Jul 10 08:49:16 2021 -0700
Change-Id: I9b3a5be9533313799f450c43eb7fd0eb2466f05b
Original commit hash: d45ef805b63fabfd8abb2e76ff024298b0f87410

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 795326654571ea0faeb55d13cc2253391bd4c0db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 10 01:25:17 2021 -0700
Change-Id: I46afd0b01cd93348bc4e6e5d2347a576122202c9
Original commit hash: 85380e079010111c0791890b602b6991827f8c05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c895fcf975c14f77f641a227a6ae41031e3a7ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.102

(cherry picked from commit ba8f321990b95e6168ef569e22abb986e6282bf6)

Fri Jul 9 21:44:12 2021 +0000
Original commit date: Fri Jul 9 21:44:12 2021 +0000
Original commit hash: 73225b541176fbc0928a806f85c2ef363bb41b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d679800a4f43632d0ea41d878866cd4245743ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013871681][ADL-M ADL-P | LP5] Update tWR Write Recovery Timing based on Lp5 Jedec Spec

-> x16 Lp5 devices should use 34ns instead of 36ns in tWR calculation formula

Other Changes:
- Update EHASH_MASK value from 0x2090 to 0x830 for LP4/LP5
- Added missing nWR encodings per latest LP5 JEDEC spec:
 - x16: 32, 37
 - x8:  34, 39
- Update initial RCOMP table for ADL-S DDR4, per EV recommendation:
 from { 40, 30, 25, 40, 40 };
 to:  { 50, 25, 25, 25, 25 }

Hsd-es-id: 16013871681
Original commit date: Thu Jul 1 13:59:09 2021 +0530
Change-Id: Ice28a43de6d350bc75de974ae660a8596db1c437
Original commit hash: 70570cf61df970b073d2403f49f7b07bb7227ca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 16e9776ff26c5f5e4e59f50e406dd176a5dff250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.101

(cherry picked from commit d0246e2c8764715ed2edfb1eb3f8de35be0b4db5)

Fri Jul 9 19:44:45 2021 +0000
Original commit date: Fri Jul 9 19:44:45 2021 +0000
Original commit hash: 304f9936fd71e339b8d74c9a092bafa6fc5d596b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a42e9268529fadf5ff895320eba9499c0647b51a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514139][ADL-S] Adaptive PCIT and CKE  - MRC configuration change request

Change Adaptive PCIT and CKE config to improve performance on ADL-S, per PnP team recommendation.
The following changes are done on ADL-S only:

Register                                Old     New
----------------------------------------------------
sc_adaptive_pcit.ph_weight              3       0
sc_adaptive_pcit.early_weight           3       2
sc_adaptive_pcit.max_pcit               384     1023
sc_adaptive_pcit.adaptive_pcit_window   (tRC*4) 0x98
pm_adaptive_cke.max_pdwn_idle_counter   256     1023
pm_pdwn_config.ppd                      1       0

Hsd-es-id: 14014514139
Original commit date: Thu Jul 8 14:40:16 2021 +0300
Change-Id: Iabf4fdb79d4e23cafddb8decc6dd8b681d01276a
Original commit hash: 79fa6cfc5445ea4b1018e7a8ed575697f55465d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b6367b4e2954ad442ab746f6cc29ee6c7103db6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2285_00

Hsd-es-id: N/A
Original commit date: Fri Jul 9 08:48:45 2021 -0700
Change-Id: I765fcf364713343c10d2fdbe4fa33cde17872278
Original commit hash: d57987eeb4ad67fb46306e6248d9f1cd960d1156

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8a00079af9d6e40fb07b3b60d56edc1d26faeea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:47 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] NPK sets STA error during BIOS boot while NPK streaming to USB2.Dbc is active.

STA error caused by
1. access MTB_BAR before TH CMD.MSE set
 -- > Remvoe DEBUG () before setting TH CMD.MSE, because DEBUG implies MTB read to check TH readiness.
2. FW_BAR read. FW trace region is write only, reading is not allowed.
 --> Rewrite flag function with volatile qualifier declaration to the variable
     to disable compiler optimization (without it may result in AND operation instead of MOV, AND implies read modify write)
 --> Remove dump ADBG to TH, Store operation introduces read modify write.

Hsd-es-id: 14014296904
Original commit date: Fri Jul 9 10:57:31 2021 +0800
Change-Id: I99b651d33ec45e5ef41b775f4c649f14e35d6846
Original commit hash: b77f187032e77abc485cea70624896c5592ac817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c

================================================================================ 
Commit: a4f86fcf4083179b5738c7f0cff67e2f3f6ebbff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADLM] Adding _PRW method for root port 09 x1 slot

GPE_PCI_EXP (_L6F enable)bit is not being enabled  in bios due to which there is no _L6F  method being called by OS and eventually lead to hot plug issue .

Adding dedicated gpio wake pin under _PRW method is mitigating the issue.

Hsd-es-id: 16014000410
Original commit date: Fri Jul 9 07:52:12 2021 +0530
Change-Id: If7b9b7dbab54053157782f9ae5bc1c6917fbb2a3
Original commit hash: 5fb3acfe5cb3551f5564aebe84114033f3a89d86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 1f8fa9cbf52be2729a6d87d8ca0231fec2d8d3ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 9 01:57:55 2021 -0700
Change-Id: I410d8b29d6c3d4af057f22957ff9ec40138fc1ac
Original commit hash: df9661792766f7837c31a309c48c49b7d476432f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 673ee868a4e8c1b1dbe4439c81d44b5ab4d0815f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.100

(cherry picked from commit d6b70a221a39c2bba1d6cb375d2835d1389bc5a1)

Fri Jul 9 07:37:22 2021 +0000
Original commit date: Fri Jul 9 07:37:22 2021 +0000
Original commit hash: ff9ed66707083e98a4c595e2e554ac9b9de30b12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0cc6b93e509551de59d161cde109dd68d0c10d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014516479][ADL-S | DDR5] SPD Processing: add double size module support

Add MRC support for custom double-size DDR5 modules.
Reuse reserved Module Type encoding in SPD byte 3:
 - Module type 0x0E: 1DPC module
 - Module type 0x0F: 2DPC module
Detect such module using SPD Byte 3 (Module Type).
Apply SPD data to additional channels / DIMMs accordingly.
Report those as FormFactor = "Proprietary Card" in SMBIOS Type17 table.

Hsd-es-id: 14014516479
Original commit date: Wed Jul 7 16:22:07 2021 -0700
Change-Id: I5ffe08198aab4523fa77993f5a414a67240cc96e
Original commit hash: 2845893095fe59559fca74511d048af6f5ed1abe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 8a92dc48427563545ec99144c832131053cac338 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Fix Sporadically auto wake observed during CS cycle via power button on both consumer and corporate profile

Remove QD5/QD6 event only for desktop and PS_ON support system

Hsd-es-id: 16013891202
Original commit date: Fri Jul 9 13:06:13 2021 +0800
Change-Id: I61753306a7b664455d1a9dac924bb3e309a68b1e
Original commit hash: 4d648c958fa2d0263fbd139d44e4f19df4a3a9b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: abad722de667497009c10f2fdbf307d3ae27f009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:36 2021 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Code improvements for DP tunneling support and router enumeration error handling

- Change DP stream array size from 2 to 8 for flexibility in maximum DP stream number CM can support.
- Don't terminate USB4 CM execution for DP hot plug event failure and USB3/PCIe tunneling configuration failure.
  One protocol tunneling failure should not cause CM termination.
  The other protocol tunneling should still work.
- Don't report failure for router enumeration when the failure happens in its downstream router enumerations.
- Keep enumerating the remaining downstream Lane adapters if the failure happens in enumerating the downstream Lane adapter.
- In Rx event process loop, processing all pending Rx events until no pending events or 256 events are processed.
  Event process failure won't stop the process loop.

Hsd-es-id: 14014448301
Original commit date: Mon Jul 5 15:41:17 2021 +0800
Change-Id: I448e6fe47fac5eba488e2588532dd6e31ff84281
Original commit hash: 07dd5c7c33b7d1f01dd82de31820e54ef2941ca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4Protocols.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c

================================================================================ 
Commit: ef3b24bf1c9d3ca3d8aed35832e8d1adfc78f4f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] PCie SD Card RP D3 cold support removal

Hsd-es-id: 16013715579
Original commit date: Tue Jun 22 14:26:59 2021 +0530
Change-Id: Ifeec66deeab1f6526851a0a73542219eddd4d38d
Original commit hash: df46e19369fae858f16fa882c0b1c0fde8766640

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 06d795c32e31fbea8d45c70a62e6adc0dc0c275d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:32 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S/P - Need Bios fix to address L0s Failures

Hsd-es-id: 16013770209
Original commit date: Wed Jun 30 00:39:21 2021 +0530
Change-Id: If9824a1f6a937f213753463034664ea75b616392
Original commit hash: 545a30b3a33074e1859221a9ca8ce9298094456a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf

================================================================================ 
Commit: 104a136871bc533845fef3a8dbc19578a2fda295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.99

(cherry picked from commit 856db04186dda9eaa1ce5108ba0276d44ce98f0f)

Fri Jul 9 01:57:58 2021 +0000
Original commit date: Fri Jul 9 01:57:58 2021 +0000
Original commit hash: 59b0c9931efb578ea704d509b7a9e729c322a655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f527f06f6ebbca0f6257aadcd14bfb8971b56c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514141][ADL-S] Throttling rules  - MRC configuration change request

Change default configuration of Throttling rules according to PnP recommendataion.
These changes are for DDR4/DDR5 only; LP4/5 keep the previous values.

Register                                                 Old     New
---------------------------------------------------------------------
sc_wpq_threshold.phs_allowed_under_high_wm               0x4     0x5
sc_wpq_threshold.phs_allowed_under_med_wm                0x2     0x3
sc_wpq_threshold.phs_allowed_under_low_wm                0x1     0x2
sc_ph_throttling_0.unloaded_different_rank               0x6     0xc
sc_ph_throttling_0.loaded_different_rank                 0x16    0x18
sc_ph_throttling_0.unloaded_same_rank                    0x2     0x8
sc_ph_throttling_0.loaded_same_rank                      0x10    0x10
sc_ph_throttling_1.unloaded_different_rank               0x4     0x8
sc_ph_throttling_1.loaded_different_rank                 0x10    0x10
sc_ph_throttling_1.unloaded_same_rank                    0x2     0x4
sc_ph_throttling_1.loaded_same_rank                      0x8     0x8
sc_ph_throttling_2.unloaded_different_rank               0x2     0x4
sc_ph_throttling_2.loaded_different_rank                 0xc     0xc
sc_ph_throttling_2.unloaded_same_rank                    0x2     0x2
sc_ph_throttling_2.loaded_same_rank                      0x4     0x6
sc_ph_throttling_3.unloaded_different_rank               0x0     0x0
sc_ph_throttling_3.loaded_different_rank                 0x0     0x0
sc_ph_throttling_3.unloaded_same_rank                    0x0     0x0
sc_ph_throttling_3.loaded_same_rank                      0x0     0x0
sc_blocking_rules_cfg.high_wm_allowed_preempt_priorities 0x4     0x0
sc_blocking_rules_cfg.med_wm_allowed_preempt_priorities  0x6     0x4
sc_blocking_rules_cfg.low_wm_allowed_preempt_priorities  0x7     0x4

Additional change:
 - Disable LPMode by default on ADL-S; keep it enabled on ADL-P/M

Hsd-es-id: 14014514141
Original commit date: Thu Jul 8 11:35:48 2021 +0300
Change-Id: Ief4d69962cf241d924198370bf36266c2c405535
Original commit hash: ecc4305aef1c54dd12dde84f848cfd39a52c9cad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 42985765dfe9972e58fed1013955a7fceb0d65e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.98

(cherry picked from commit 2f3e8f154868c88c55bd0d0423af85e978ee2a70)

Thu Jul 8 20:03:37 2021 +0000
Original commit date: Thu Jul 8 20:03:37 2021 +0000
Original commit hash: ebbe48ea1e9a059e244cee7dc89aa0894d3868a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa537272c60bf5eff73298400128e8eb16846f5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514134][ADL-S] Opportunistic refresh  - MRC configuration change request

Change the following setting on all ADL SKU's per PnP recommendation:
 - sc_pbr.pbr_idle_bank_condition_wr_dis = 1

Hsd-es-id: 14014514134
Original commit date: Thu Jul 8 12:22:36 2021 +0300
Change-Id: Id0c0a413071acb3b3aff56652dd5c4a896a415f3
Original commit hash: ac5e3793f3ecff8ae4c5c560e320489e39fcf963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 90bdaf4c57769c9bdb677bb440c77370a473a239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2284_00

Hsd-es-id: N/A
Original commit date: Thu Jul 8 08:48:30 2021 -0700
Change-Id: I3aaef0f48db427c5ddb401dcbfb026d321073b5c
Original commit hash: f02913ea0f60932515d95275618138aebd22bab5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 176587432ba3b67292685575e3be8ccd7f15fc62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][CPU]Correction in BIOS to set Core TRLR to 120 when OC Extension mode is enabled.

1. TRLR for Big Core can be set to 120 when Ext mode is enabled.
2. TRLR for Atom Cores will be limited to 85 irrespective of the Ext mode.
3. Legacy Big and Atom Core Disable option in CPU setup will be grayed out when Per Core Disable option in OC setup is enabled.

Hsd-es-id: 14014514793
Original commit date: Thu May 6 23:58:23 2021 -0700
Change-Id: I0c702f6014e281a66ec55e648db387eb3426bb6f
Original commit hash: 046f99291ac55060f3652336ca7baf592c52c935

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 11166478198e1642deef055a2f4d0a92d4182c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:20 2021 +0530 
-------------------------------------------------------------------------------- 
Enable c6dram for atom core.

Hsd-es-id: 16014009842
Original commit date: Wed Jul 7 09:37:24 2021 +0530
Change-Id: I691f27bdefcaa58e37fd2c70118574152cfd0cfc
Original commit hash: 05d87842e2e4d712e485cd5d4fd5151da2d963f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 97a8dd2e43da1580b71f60188a7d8f6416a10451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:19 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Hardware Security Testability Interface Test failed 

Error "Unexpected Status 0x000A0005 Platform Security Specification - Secure PCH SMM Security Configuration -  ACS ECH Root Port is not Configured"
The Pcie port would be mapped to other place and all settings are protected.
That makes BIOS cannot read the correct settings.
BIOS should check if the device ID of the PCIE port, if it dummy device ID, skip this check.

Hsd-es-id: 22013201393
Original commit date: Tue Jun 29 14:13:25 2021 +0800
Change-Id: Ifbb81e125136a43df0c9702f87ee8cf9248ae5c5
Original commit hash: a19820d6bba88c2f7beeeaef0c224739185e25ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 586cec99218d80198d71149b860c27265c021903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:17 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]TCSS: retimer capsule update performance improvement

Hsd-es-id: 1509115096
Original commit date: Fri May 7 09:35:42 2021 +0800
Change-Id: I876307e1a76280e94606fc9b0d7c6ae9ee4448a0
Original commit hash: 52a497a5d2cbf0fdf0e925e6e72ecffcbd869548

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c

================================================================================ 
Commit: eabe0c1810d3497f89bc6ea01f5d0f198adc720b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 8 01:34:41 2021 -0700
Change-Id: I9c22017c2565c25c5b28da56a8c3136cc776c7b9
Original commit hash: 5f62ad79a552208f634a49c048f171b01b8ee297

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 36f7aa25322ae7ff210ad3409708a6f6c16af095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][EC] Intialized EC CS debug light bit without enter Setup

The EC ram data would not keep when SUT enter D3. The setup
callback function only run when enter setup menu. Initialize
the EC ram data without enter setup menu.

Hsd-es-id: 22013227716
Original commit date: Wed Jun 30 13:23:19 2021 +0800
Change-Id: I0188d6bec3aa59e3d996742241a3722b530ac932
Original commit hash: bc8be35dda83d128293199b3d18371c056dcf323

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/EcSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: ea7e7cff36206406f362aac1a53bf1a006886417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Windows PMAX Driver: Add textbox in BIOS to set device name and power

1. Install PMAX device ACPI table as independent SSDT.
2. Add driver to install table and update table values.
3. Add VPD PCD for SBC tool to change table value.

Hsd-es-id: 16013548321
Original commit date: Fri Jun 25 16:56:55 2021 +0800
Change-Id: I96e8433517a88c0f1cffdd5fa734004223c122a5
Original commit hash: edb166dd989dc9c68668a3395d7db82c36733109

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PmaxDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedPmaxDxe.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedPmaxDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PmaxDevDef.h

================================================================================ 
Commit: d0e2b549e8755e9fbdcc91eb2bef0d55c80b5460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Inform Graphics Memory Config

Add InformGfxMemConfig in PeiDisplayInitLibNull.c
Align PeiDisplayInitLibNull.c with Gen13\PeiDisplayInitLib.c and Gen12\PeiDisplayInitLib.c

Hsd-es-id: 22012740295
Original commit date: Thu Jul 8 09:44:12 2021 +0800
Change-Id: I6b6e0afbeae3c23b3bf365aec323230b3bca434f
Original commit hash: 19eb24a90257f6e0a75aeb179cc7543dbb039bcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c

================================================================================ 
Commit: ec3644d0655a7877190264d19399c9ebb6135ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2283_01

Hsd-es-id: N/A
Original commit date: Wed Jul 7 08:48:15 2021 -0700
Change-Id: I31a53542802944b3eb087378df1f468f5c78b0a9
Original commit hash: f79d37d9ef881ca23308a40522df29f1e9ca5f76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 009e87ee188c9f5192c8ad816854ee90c9e1f182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.97

(cherry picked from commit aa40ad92c6c3cd77cd13b83c27c9178ad8ebda13)

Wed Jul 7 13:53:38 2021 +0000
Original commit date: Wed Jul 7 13:53:38 2021 +0000
Original commit hash: 1eac8b2e36ecdc6b121c28dd20c6e87385d10f47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95cf77478e0dc4de2f56308011a2f62aa5b39a82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:05 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Switichng from NDE to LTR on xHCI

This change switches xHCI using v19.0 USB IP from NDE to LTR.
Changes include:
  * enabling of using USB2 port L0 LTV regardless whether there is
    active async EPs being present or not
  * disabling of sending NDE sideband messages
  * enabling on feeding Periodic Scheduler idle time into LTR
  * changes to LTR Parameters: High, Medium and Low
  * changes to LTV Limit value to 282us

Hsd-es-id: 18017072446
Original commit date: Wed Jul 7 12:49:17 2021 +0200
Change-Id: Iad1a597ed0c1f979635e4d4a93f5282ed7ba241d
Original commit hash: 279a95bfa8253fd931fbbefbf3c437a948808676

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: fcf76d802c607209a85aaaa751275fe0fc8fc4e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Inform Graphics Memory Config

Hsd-es-id: 22012740295
Original commit date: Fri May 7 12:00:29 2021 +0530
Change-Id: Id508c9e291e1f7f0d9ce32f9dfbaa887f46e0837
Original commit hash: a34b0669748bebe5fca7a7aa45408e5540fbd5b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 956f5641deb268cba3b25954cb1de8c49cc3bb93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:05:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support ADL-S C0 and ADL-P/M Q0 stepping on debug resiliency BIOS

[Description]
Due to the size limit, debug resiliency BIOS only support one microcode.
For the new CPU stepping need to modify the fdf file that include the
microcode for new stepping.

[Change]
1. Change the ADL-S use the C0 stepping microcode.
2. Change the ADL-P/M use the Q0 stepping microcode.

[Impacted Platforms]
ADL-S
ADL-P
ADL-M

Hsd-es-id: 16013857388
Original commit date: Mon Jul 5 13:16:14 2021 +0800
Change-Id: Ifadacbea9808fb2e2e9fdcdeff13a9bc88583f06
Original commit hash: 8fb1ff3a25c62a3d4662034c27327ecd4c65f4ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5e472089cdb1a4816bb1d4e976defce6bf3228d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:59 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS Menu option updates for External Bypass config

0.7V VNN is not POR for ADL P.
External Vnn Rail Voltage Configuration is applicable only for S0 and S0ix mode.

Hsd-es-id: 1509370922
Original commit date: Wed Jul 7 10:33:07 2021 +0530
Change-Id: I4c25a73f501f5fa0af9d276671f9fa1bd5b93e51
Original commit hash: 18e8896aa6661706c81228deb3e313247dec95e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 4ed3dd5f7b35eb22446738df5634b0a493db201b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jul 7 01:55:25 2021 -0700
Change-Id: I9dd745ee61fc7f3bf2a1e0d737cdf2d45fdfd13a
Original commit hash: d067559f1cbf619a17d30a70bf8716efddefdb8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fff23d78b03cf26be13de1f440b1c3eff4479dd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:56 2021 +0530 
-------------------------------------------------------------------------------- 
When Skip Scaning External Gfx Card is Enable, save any setup item will show : Submit Fail For Form: VT-d Debug Settings
 --Programmed DPR lock and EPM irrespective of Skip Scanning External Gfx enabled or not

Hsd-es-id: 1509394862
Original commit date: Mon Jul 5 13:09:43 2021 +0530
Change-Id: I1653c99a8b066fd4914c09ed7e25ec795450a7de
Original commit hash: cbcc4b1e9bc658954e8f700dc98c64eb044703e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 50c31ebd284874c907cdcdbb596cd6fd9dc0f269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:55 2021 +0530 
-------------------------------------------------------------------------------- 
Change BIOS setup default setting to disable camera1 flash.

Hsd-es-id: 16013909342
Original commit date: Tue Jul 6 17:38:47 2021 +0800
Change-Id: I70d3bc48f12718182232e9116c4fec1449f1e91a
Original commit hash: b0dc57c25bb844f5978227ecb30b7f0fcde3ff1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c3df0abfeb233b0136a2fb5d8eb4f449fca8e365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2283_00

Hsd-es-id: N/A
Original commit date: Wed Jul 7 01:02:19 2021 -0700
Change-Id: I2cb90a26f12bc81d6b61b5aef676f27df150828f
Original commit hash: 566f84c0386b970cbf9e3d90ae3e25da12034c33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 474ca902c8a7c35b80a857757f80c8a32e85d457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:51 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake: Align GCC FSPM/FSPS Binary Sizes with other compiler

Hsd-es-id: N/A
Original commit date: Mon Jun 7 19:12:14 2021 +0530
Change-Id: I3474176f2b378faf264a1ce538f6da12b39faee6
Original commit hash: ba5997cb8fe7a72653413578d016cc70f0f52d1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 301968f2dc52a1380faa58708ce3ed9804f57f18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.96

(cherry picked from commit e03815cf658d0ee1d9cb775be70614f4b3b8049f)

Wed Jul 7 03:06:40 2021 +0000
Original commit date: Wed Jul 7 03:06:40 2021 +0000
Original commit hash: 695c5d3f8e3ee0fb995f5de7ca554a9bf2d81616

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b798fbd0f5dc3a8574a12d578c0f07bce37a02a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014503458][ADL][Disable Periodic DCC by default]

Disable periodic DCC by default on all ADL SKU's and all DDR types, per DE recommendation.
Add Setup options for Periodic DCC and LPMode.

Hsd-es-id: 14014503458
Original commit date: Tue Jul 6 17:01:58 2021 -0700
Change-Id: I5fb93f102f3c7727aab3614bfee7bd0ad444d0c5
Original commit hash: d1e41de24114d187a5d34a100de8eb9e48279934

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0d4ec508d768de1b4604707d91e0028e4950d7e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:45 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.95

(cherry picked from commit 285326fdcd5fa0fbae7430b6ff14019433f23326)

Wed Jul 7 01:03:51 2021 +0000
Original commit date: Wed Jul 7 01:03:51 2021 +0000
Original commit hash: 203aceb3a83d66ab1c2b32ac431fef2324638032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f6c75bcd77c793bbb7a130b7610140ebbe3090e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Realtime Memory Frequency support

Issue:
  1) Need Realtime Memory Frequency support
  2) Missing any restriction of policy inputs for Dynamic Memory Boost (DMB) and Realtime Memory Frequency (RMF)
  3) NeedDefaultMemoryProfile implementation impacts more broadly than intended.

Change:
  1) Add RealtimeMemoryFrequency policy and leverage and follow DMB implementation.
  2) Validate and restrict policy inputs in MemoryInit.c related to DMB and RMF
  3) Restrict NeedDefaultMemoryProfile to only impact DynamicMemoryBoost Enabled case, and refactor to move inside MrcSetupMrcData function.
  4) Refactor IsDMBRunning to IsXmpSagvEnabled, including either DMB or RMF
  5) Remove usage of IsDMBRunning in MemInfoHob

Hsd-es-id: 22012129963
Original commit date: Tue May 25 16:46:29 2021 -0700
Change-Id: Ibd468af928416d7e4405639613ce59c14a98d73f
Original commit hash: 499a2d39eac641ebe80e7aba2576c0bf2663dd60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: bf82f9b587e625e18161d1dc29670332748dbe73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:41 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2282_00

Hsd-es-id: N/A
Original commit date: Tue Jul 6 08:47:59 2021 -0700
Change-Id: I6701096f5b283a3f62d7f36251c068d4af50edcd
Original commit hash: a6d983b0415cc5913c6f0091463f74dec86ca0ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1296a28a9cf526a63daa67c06913580922813fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][K0] - System is booting with uncorrectable errors (malformed TLP and ANFES) on PEG60 with Intel SSD 760P

Hsd-es-id: 16013901199
Original commit date: Tue Jul 6 02:56:10 2021 +0530
Change-Id: Ic43d22918c11a7ceebab7d17ab7d2ddf15e33225
Original commit hash: 3aa0ab1347de0be43a425d7b6e0c507b160e58ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 0253521e7fc69001be5ffd2b10b2473726ba53e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 6 01:41:25 2021 -0700
Change-Id: I365c5735d2455e2d0f70be1a8ed43acff2382ceb
Original commit hash: c4783488b720217ddd43c1d30195d6e8d385ce72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f7b1c8d36f6236b1bd02b3c17b9e76c93e6262fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Same FlashMap for ADLS and ADLP

- Removed FlashMapIncludeAdlp.fdf to use FlashMapInclude.fdf for both
ADLP and ADLS.
- Remove the ADLP specific change from AlderLakeFspPkg.fdf

Hsd-es-id: 22012222809
Original commit date: Fri Jul 2 09:01:47 2021 +0530
Change-Id: Icb5cb1ab043ad4894356ff0e90d8d9e96d3f790f
Original commit hash: f42e2d631414f78181f175fceadf5f4210a18562

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlp.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 6f9c91fb1b2690bfc2bab551952492c4b7b71845 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:34 2021 +0530 
-------------------------------------------------------------------------------- 
VCCINAUX VR SVID REPORT BUG - Power Report Risk
 - Updated Sec VccInAux formula for Mailbox

Several lines of description for the change.

Hsd-es-id: 1308645231
Original commit date: Thu Jul 1 13:56:27 2021 +0530
Change-Id: I21efe1b6dfb84849d6b3077823d2359a5499dae1
Original commit hash: c4f8bb5a787cdeb2d7968efdd98877fcbd3eb7dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 05f9b7a0f5dc804742a5ab07544a860e54a9ee33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2281_00

Hsd-es-id: N/A
Original commit date: Mon Jul 5 08:48:46 2021 -0700
Change-Id: Iefd02cb79d3d0877f004e4e03e0acbdf7325911a
Original commit hash: 02901dd9fc19faa6bac73f75bd7fc259bde8e1e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4b02f7c60fb87f0db719c5a707b13512e50de48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:31 2021 +0530 
-------------------------------------------------------------------------------- 
FSP Partial Header Update for ADL

-Added VccInAuxImonIccImax

Hsd-es-id: 16013874703
Original commit date: Mon Jul 5 15:57:31 2021 +0530
Change-Id: Id34456a7701f60a93a3e2571df87260e4df2219c
Original commit hash: ec18e0559bf295abd44413c0032667143a17a013

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 3c3f3c0709a606501d4c6907a1ec79975804d7bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:30 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updating the CPPM register with recommended value.

Hsd-es-id: 14014491432
Original commit date: Mon Jul 5 14:38:26 2021 +0530
Change-Id: I5bfef6ecd852fe28960a042d89639c0347901abf
Original commit hash: 2df3e7088e15f01637a47b04598d6720857d23cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: ae7079d1f401e44a011453aff298d9f352980d12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 6 16:04:27 2021 +0530 
-------------------------------------------------------------------------------- 
Revert Bios changes done in order to support ADL-S PV Milestone dot builds

This reverts commits from ae6650dbe5ed3074bb4d2c336a4e42890d95d173 to 1323bc67c6664d35caff599e19edc4947cc00fa6

Hsd-es-id: N/A
Original commit date: Fri Jul 30 13:24:27 2021 +0530
Change-Id: I3e65c8e9b1301fadeb8e1c378071c4c1559ac156
Original commit hash: bdcefc5555becceada92de02d974f766457679ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
