{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543513463047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543513463049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 23:14:22 2018 " "Processing started: Thu Nov 29 23:14:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543513463049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513463049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513463049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543513463658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543513463659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-struct " "Found design unit 1: SM-struct" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477277 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM-struct " "Found design unit 1: LM-struct" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477279 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM " "Found entity 1: LM" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryinst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryinst-struct " "Found design unit 1: memoryinst-struct" {  } { { "memoryinst.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memoryinst.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477280 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryinst " "Found entity 1: memoryinst" {  } { { "memoryinst.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memoryinst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WriteBack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WriteBack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBack-struct " "Found design unit 1: WriteBack-struct" {  } { { "WriteBack.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/WriteBack.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477282 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "WriteBack.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/WriteBack.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempreg1+flag_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempreg1+flag_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg1-struct " "Found design unit 1: tempreg1-struct" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/tempreg1+flag_en.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477283 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg1 " "Found entity 1: tempreg1" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/tempreg1+flag_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender9-struct " "Found design unit 1: signextender9-struct" {  } { { "signextender9.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/signextender9.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477284 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender9 " "Found entity 1: signextender9" {  } { { "signextender9.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/signextender9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender6-struct " "Found design unit 1: signextender6-struct" {  } { { "signextender6.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/signextender6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477285 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender6 " "Found entity 1: signextender6" {  } { { "signextender6.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/signextender6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter7-struct " "Found design unit 1: shifter7-struct" {  } { { "shifter7.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/shifter7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477286 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter7 " "Found entity 1: shifter7" {  } { { "shifter7.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/shifter7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterRead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterRead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterRead-struct " "Found design unit 1: RegisterRead-struct" {  } { { "RegisterRead.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477287 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterRead " "Found entity 1: RegisterRead" {  } { { "RegisterRead.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-struct " "Found design unit 1: registerfile-struct" {  } { { "registerfile.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/registerfile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477289 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/registerfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-struct " "Found design unit 1: pc-struct" {  } { { "pc.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477290 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P5bReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P5bReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P5bReg-struct " "Found design unit 1: P5bReg-struct" {  } { { "P5bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P5bReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477291 ""} { "Info" "ISGN_ENTITY_NAME" "1 P5bReg " "Found entity 1: P5bReg" {  } { { "P5bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P5bReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P4bReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P4bReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P4bReg-struct " "Found design unit 1: P4bReg-struct" {  } { { "P4bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P4bReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477292 ""} { "Info" "ISGN_ENTITY_NAME" "1 P4bReg " "Found entity 1: P4bReg" {  } { { "P4bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P4bReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P4aReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P4aReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P4aReg-struct " "Found design unit 1: P4aReg-struct" {  } { { "P4aReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P4aReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477293 ""} { "Info" "ISGN_ENTITY_NAME" "1 P4aReg " "Found entity 1: P4aReg" {  } { { "P4aReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P4aReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3bReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P3bReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3bReg-struct " "Found design unit 1: P3bReg-struct" {  } { { "P3bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P3bReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477295 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3bReg " "Found entity 1: P3bReg" {  } { { "P3bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P3bReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3aReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P3aReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3aReg-struct " "Found design unit 1: P3aReg-struct" {  } { { "P3aReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P3aReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477296 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3aReg " "Found entity 1: P3aReg" {  } { { "P3aReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P3aReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P2aReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P2aReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2aReg-struct " "Found design unit 1: P2aReg-struct" {  } { { "P2aReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P2aReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477297 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2aReg " "Found entity 1: P2aReg" {  } { { "P2aReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P2aReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P1Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file P1Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1Reg-struct " "Found design unit 1: P1Reg-struct" {  } { { "P1Reg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P1Reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477298 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1Reg " "Found entity 1: P1Reg" {  } { { "P1Reg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P1Reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-struct " "Found design unit 1: mux8-struct" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477300 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-struct " "Found design unit 1: mux4-struct" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477301 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-struct " "Found design unit 1: mux2-struct" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477302 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477303 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemAccess-struct " "Found design unit 1: MemAccess-struct" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477304 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemAccess " "Found entity 1: MemAccess" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstFetch-struct " "Found design unit 1: InstFetch-struct" {  } { { "InstFetch.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477305 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Execution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execution-struct " "Found design unit 1: Execution-struct" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execution " "Found entity 1: Execution" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477308 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlStore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlStore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlStore-struct " "Found design unit 1: ControlStore-struct" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477311 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlStore " "Found entity 1: ControlStore" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_1bit-Behave " "Found design unit 1: add_1bit-Behave" {  } { { "alu_add.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu_add.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477311 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_add-behave " "Found design unit 2: alu_add-behave" {  } { { "alu_add.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu_add.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477311 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_1bit " "Found entity 1: add_1bit" {  } { { "alu_add.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu_add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477311 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_add " "Found entity 2: alu_add" {  } { { "alu_add.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 13 6 " "Found 13 design units, including 6 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1 " "Found design unit 1: lab1" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add1-Behave " "Found design unit 2: add1-Behave" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux1-Behave " "Found design unit 3: mux1-Behave" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder16-behave " "Found design unit 4: adder16-behave" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 subtracter16-behave " "Found design unit 5: subtracter16-behave" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 nand16-behave " "Found design unit 6: nand16-behave" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu-struct " "Found design unit 7: alu-struct" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux1 " "Found entity 2: mux1" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder16 " "Found entity 3: adder16" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_ENTITY_NAME" "4 subtracter16 " "Found entity 4: subtracter16" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_ENTITY_NAME" "5 nand16 " "Found entity 5: nand16" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543513477484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_c_out datapath.vhd(16) " "Verilog HDL or VHDL warning at datapath.vhd(16): object \"p1_c_out\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477489 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_pc datapath.vhd(17) " "Verilog HDL or VHDL warning at datapath.vhd(17): object \"beq_pc\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477490 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy datapath.vhd(19) " "VHDL Signal Declaration warning at datapath.vhd(19): used implicit default value for signal \"dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543513477491 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_stall datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"if_stall\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477492 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_cmd3 datapath.vhd(25) " "Verilog HDL or VHDL warning at datapath.vhd(25): object \"count_cmd3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477492 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "change_alu_amux datapath.vhd(230) " "VHDL Process Statement warning at datapath.vhd(230): signal \"change_alu_amux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477511 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3_c1_out datapath.vhd(232) " "VHDL Process Statement warning at datapath.vhd(232): signal \"p3_c1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477511 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3_c1_in_stall datapath.vhd(235) " "VHDL Process Statement warning at datapath.vhd(235): signal \"p3_c1_in_stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477511 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3_IR datapath.vhd(316) " "VHDL Process Statement warning at datapath.vhd(316): signal \"P3_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477522 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p4_c1_in datapath.vhd(316) " "VHDL Process Statement warning at datapath.vhd(316): signal \"p4_c1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477522 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4_IR datapath.vhd(324) " "VHDL Process Statement warning at datapath.vhd(324): signal \"P4_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(346) " "VHDL Process Statement warning at datapath.vhd(346): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(349) " "VHDL Process Statement warning at datapath.vhd(349): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(352) " "VHDL Process Statement warning at datapath.vhd(352): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(355) " "VHDL Process Statement warning at datapath.vhd(355): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd2 datapath.vhd(370) " "VHDL Process Statement warning at datapath.vhd(370): signal \"count_cmd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4_IR datapath.vhd(370) " "VHDL Process Statement warning at datapath.vhd(370): signal \"P4_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477523 "|datapath"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE datapath.vhd(370) " "VHDL warning at datapath.vhd(370): comparison between unequal length operands always returns TRUE" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 370 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(374) " "VHDL Process Statement warning at datapath.vhd(374): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(375) " "VHDL Process Statement warning at datapath.vhd(375): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(376) " "VHDL Process Statement warning at datapath.vhd(376): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(377) " "VHDL Process Statement warning at datapath.vhd(377): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(378) " "VHDL Process Statement warning at datapath.vhd(378): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(380) " "VHDL Process Statement warning at datapath.vhd(380): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(381) " "VHDL Process Statement warning at datapath.vhd(381): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(382) " "VHDL Process Statement warning at datapath.vhd(382): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(383) " "VHDL Process Statement warning at datapath.vhd(383): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(384) " "VHDL Process Statement warning at datapath.vhd(384): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(385) " "VHDL Process Statement warning at datapath.vhd(385): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477524 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(386) " "VHDL Process Statement warning at datapath.vhd(386): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(387) " "VHDL Process Statement warning at datapath.vhd(387): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(388) " "VHDL Process Statement warning at datapath.vhd(388): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(389) " "VHDL Process Statement warning at datapath.vhd(389): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(390) " "VHDL Process Statement warning at datapath.vhd(390): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(391) " "VHDL Process Statement warning at datapath.vhd(391): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(392) " "VHDL Process Statement warning at datapath.vhd(392): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 datapath.vhd(393) " "VHDL Process Statement warning at datapath.vhd(393): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd datapath.vhd(394) " "VHDL Process Statement warning at datapath.vhd(394): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(396) " "VHDL Process Statement warning at datapath.vhd(396): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(399) " "VHDL Process Statement warning at datapath.vhd(399): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath.vhd(399) " "VHDL Process Statement warning at datapath.vhd(399): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(401) " "VHDL Process Statement warning at datapath.vhd(401): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(401) " "VHDL Process Statement warning at datapath.vhd(401): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477525 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(404) " "VHDL Process Statement warning at datapath.vhd(404): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry datapath.vhd(404) " "VHDL Process Statement warning at datapath.vhd(404): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(407) " "VHDL Process Statement warning at datapath.vhd(407): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero datapath.vhd(407) " "VHDL Process Statement warning at datapath.vhd(407): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(409) " "VHDL Process Statement warning at datapath.vhd(409): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(412) " "VHDL Process Statement warning at datapath.vhd(412): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(413) " "VHDL Process Statement warning at datapath.vhd(413): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3_IR datapath.vhd(422) " "VHDL Process Statement warning at datapath.vhd(422): signal \"P3_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477526 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z datapath.vhd(422) " "VHDL Process Statement warning at datapath.vhd(422): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1_IR datapath.vhd(432) " "VHDL Process Statement warning at datapath.vhd(432): signal \"P1_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_ir_out datapath.vhd(432) " "VHDL Process Statement warning at datapath.vhd(432): signal \"p1_ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_stop datapath.vhd(432) " "VHDL Process Statement warning at datapath.vhd(432): signal \"sm_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "put_stall_sig datapath.vhd(432) " "VHDL Process Statement warning at datapath.vhd(432): signal \"put_stall_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2_IR datapath.vhd(436) " "VHDL Process Statement warning at datapath.vhd(436): signal \"P2_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3_IR datapath.vhd(436) " "VHDL Process Statement warning at datapath.vhd(436): signal \"P3_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_stop datapath.vhd(436) " "VHDL Process Statement warning at datapath.vhd(436): signal \"lm_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "put_stall_sig datapath.vhd(436) " "VHDL Process Statement warning at datapath.vhd(436): signal \"put_stall_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3_IR datapath.vhd(445) " "VHDL Process Statement warning at datapath.vhd(445): signal \"P3_IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_stop datapath.vhd(445) " "VHDL Process Statement warning at datapath.vhd(445): signal \"lm_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477527 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_ir_out datapath.vhd(450) " "VHDL Process Statement warning at datapath.vhd(450): signal \"p1_ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_stop datapath.vhd(450) " "VHDL Process Statement warning at datapath.vhd(450): signal \"sm_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_cmd1 datapath.vhd(364) " "VHDL Process Statement warning at datapath.vhd(364): inferring latch(es) for signal or variable \"count_cmd1\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_cmd datapath.vhd(364) " "VHDL Process Statement warning at datapath.vhd(364): inferring latch(es) for signal or variable \"count_cmd\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_cmd2 datapath.vhd(364) " "VHDL Process Statement warning at datapath.vhd(364): inferring latch(es) for signal or variable \"count_cmd2\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p3_c1_in datapath.vhd(364) " "VHDL Process Statement warning at datapath.vhd(364): inferring latch(es) for signal or variable \"p3_c1_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p22_wr datapath.vhd(364) " "VHDL Process Statement warning at datapath.vhd(364): inferring latch(es) for signal or variable \"p22_wr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p33_wr datapath.vhd(364) " "VHDL Process Statement warning at datapath.vhd(364): inferring latch(es) for signal or variable \"p33_wr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477528 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p5_c1_in\[15..5\] datapath.vhd(16) " "Using initial value X (don't care) for net \"p5_c1_in\[15..5\]\" at datapath.vhd(16)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477532 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p5_c2_in\[9..0\] datapath.vhd(16) " "Using initial value X (don't care) for net \"p5_c2_in\[9..0\]\" at datapath.vhd(16)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477532 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p4_c1_in\[10\] datapath.vhd(17) " "Using initial value X (don't care) for net \"p4_c1_in\[10\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477532 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p4_c2_in\[9..0\] datapath.vhd(17) " "Using initial value X (don't care) for net \"p4_c2_in\[9..0\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477533 "|datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "p3_c3_in\[12..0\] datapath.vhd(17) " "Using initial value X (don't care) for net \"p3_c3_in\[12..0\]\" at datapath.vhd(17)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477533 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p33_wr datapath.vhd(364) " "Inferred latch for \"p33_wr\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477535 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p22_wr datapath.vhd(364) " "Inferred latch for \"p22_wr\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477535 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_c1_in\[13\] datapath.vhd(364) " "Inferred latch for \"p3_c1_in\[13\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[0\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[0\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[1\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[1\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[2\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[2\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[3\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[3\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[4\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[4\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[5\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[5\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd2\[6\] datapath.vhd(364) " "Inferred latch for \"count_cmd2\[6\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[0\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[0\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[1\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[1\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477536 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[2\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[2\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[3\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[3\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[4\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[4\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[5\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[5\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[6\] datapath.vhd(364) " "Inferred latch for \"count_cmd\[6\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[0\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[0\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[1\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[1\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[2\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[2\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[3\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[3\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[4\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[4\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[5\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[5\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[6\] datapath.vhd(364) " "Inferred latch for \"count_cmd1\[6\]\" at datapath.vhd(364)" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477537 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:iFetch " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:iFetch\"" {  } { { "datapath.vhd" "iFetch" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477693 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy InstFetch.vhd(17) " "VHDL Signal Declaration warning at InstFetch.vhd(17): used implicit default value for signal \"dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstFetch.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543513477696 "|datapath|InstFetch:iFetch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy_d InstFetch.vhd(17) " "VHDL Signal Declaration warning at InstFetch.vhd(17): used implicit default value for signal \"dummy_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "InstFetch.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543513477696 "|datapath|InstFetch:iFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc InstFetch:iFetch\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"InstFetch:iFetch\|pc:pc1\"" {  } { { "InstFetch.vhd" "pc1" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 InstFetch:iFetch\|mux4:pc_mux " "Elaborating entity \"mux4\" for hierarchy \"InstFetch:iFetch\|mux4:pc_mux\"" {  } { { "InstFetch.vhd" "pc_mux" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477700 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux4.vhd(22) " "VHDL Process Statement warning at mux4.vhd(22): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477701 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4.vhd(22) " "Inferred latch for \"dout\[0\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477701 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4.vhd(22) " "Inferred latch for \"dout\[1\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477701 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4.vhd(22) " "Inferred latch for \"dout\[2\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477701 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux4.vhd(22) " "Inferred latch for \"dout\[3\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477702 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux4.vhd(22) " "Inferred latch for \"dout\[4\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477702 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux4.vhd(22) " "Inferred latch for \"dout\[5\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477702 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux4.vhd(22) " "Inferred latch for \"dout\[6\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477702 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux4.vhd(22) " "Inferred latch for \"dout\[7\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477702 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux4.vhd(22) " "Inferred latch for \"dout\[8\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477702 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux4.vhd(22) " "Inferred latch for \"dout\[9\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux4.vhd(22) " "Inferred latch for \"dout\[10\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux4.vhd(22) " "Inferred latch for \"dout\[11\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux4.vhd(22) " "Inferred latch for \"dout\[12\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux4.vhd(22) " "Inferred latch for \"dout\[13\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux4.vhd(22) " "Inferred latch for \"dout\[14\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux4.vhd(22) " "Inferred latch for \"dout\[15\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477703 "|datapath|InstFetch:iFetch|mux4:pc_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryinst InstFetch:iFetch\|memoryinst:inst_mem " "Elaborating entity \"memoryinst\" for hierarchy \"InstFetch:iFetch\|memoryinst:inst_mem\"" {  } { { "InstFetch.vhd" "inst_mem" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add InstFetch:iFetch\|alu_add:alu_pc " "Elaborating entity \"alu_add\" for hierarchy \"InstFetch:iFetch\|alu_add:alu_pc\"" {  } { { "InstFetch.vhd" "alu_pc" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/InstFetch.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1bit InstFetch:iFetch\|alu_add:alu_pc\|add_1bit:a0 " "Elaborating entity \"add_1bit\" for hierarchy \"InstFetch:iFetch\|alu_add:alu_pc\|add_1bit:a0\"" {  } { { "alu_add.vhd" "a0" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu_add.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1Reg P1Reg:P1 " "Elaborating entity \"P1Reg\" for hierarchy \"P1Reg:P1\"" {  } { { "datapath.vhd" "P1" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlStore ControlStore:controls " "Elaborating entity \"ControlStore\" for hierarchy \"ControlStore:controls\"" {  } { { "datapath.vhd" "controls" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_count ControlStore.vhd(22) " "Verilog HDL or VHDL warning at ControlStore.vhd(22): object \"reset_count\" assigned a value but never read" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477716 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haz_det ControlStore.vhd(23) " "Verilog HDL or VHDL warning at ControlStore.vhd(23): object \"haz_det\" assigned a value but never read" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477716 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cyc_done ControlStore.vhd(47) " "Verilog HDL or VHDL warning at ControlStore.vhd(47): object \"cyc_done\" assigned a value but never read" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(67) " "VHDL Process Statement warning at ControlStore.vhd(67): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(70) " "VHDL Process Statement warning at ControlStore.vhd(70): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(78) " "VHDL Process Statement warning at ControlStore.vhd(78): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(81) " "VHDL Process Statement warning at ControlStore.vhd(81): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(93) " "VHDL Process Statement warning at ControlStore.vhd(93): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 ControlStore.vhd(93) " "VHDL Process Statement warning at ControlStore.vhd(93): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(96) " "VHDL Process Statement warning at ControlStore.vhd(96): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(97) " "VHDL Process Statement warning at ControlStore.vhd(97): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477717 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(99) " "VHDL Process Statement warning at ControlStore.vhd(99): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(99) " "VHDL Process Statement warning at ControlStore.vhd(99): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(107) " "VHDL Process Statement warning at ControlStore.vhd(107): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(109) " "VHDL Process Statement warning at ControlStore.vhd(109): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(109) " "VHDL Process Statement warning at ControlStore.vhd(109): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(118) " "VHDL Process Statement warning at ControlStore.vhd(118): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(120) " "VHDL Process Statement warning at ControlStore.vhd(120): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(120) " "VHDL Process Statement warning at ControlStore.vhd(120): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P5 ControlStore.vhd(136) " "VHDL Process Statement warning at ControlStore.vhd(136): signal \"P5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(154) " "VHDL Process Statement warning at ControlStore.vhd(154): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 ControlStore.vhd(154) " "VHDL Process Statement warning at ControlStore.vhd(154): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(160) " "VHDL Process Statement warning at ControlStore.vhd(160): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(161) " "VHDL Process Statement warning at ControlStore.vhd(161): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(163) " "VHDL Process Statement warning at ControlStore.vhd(163): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477718 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(163) " "VHDL Process Statement warning at ControlStore.vhd(163): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(175) " "VHDL Process Statement warning at ControlStore.vhd(175): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(177) " "VHDL Process Statement warning at ControlStore.vhd(177): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(177) " "VHDL Process Statement warning at ControlStore.vhd(177): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(188) " "VHDL Process Statement warning at ControlStore.vhd(188): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(190) " "VHDL Process Statement warning at ControlStore.vhd(190): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(190) " "VHDL Process Statement warning at ControlStore.vhd(190): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(205) " "VHDL Process Statement warning at ControlStore.vhd(205): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(207) " "VHDL Process Statement warning at ControlStore.vhd(207): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(209) " "VHDL Process Statement warning at ControlStore.vhd(209): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(209) " "VHDL Process Statement warning at ControlStore.vhd(209): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(225) " "VHDL Process Statement warning at ControlStore.vhd(225): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(227) " "VHDL Process Statement warning at ControlStore.vhd(227): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477719 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(227) " "VHDL Process Statement warning at ControlStore.vhd(227): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(240) " "VHDL Process Statement warning at ControlStore.vhd(240): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(242) " "VHDL Process Statement warning at ControlStore.vhd(242): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(242) " "VHDL Process Statement warning at ControlStore.vhd(242): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(254) " "VHDL Process Statement warning at ControlStore.vhd(254): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 ControlStore.vhd(256) " "VHDL Process Statement warning at ControlStore.vhd(256): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(256) " "VHDL Process Statement warning at ControlStore.vhd(256): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(274) " "VHDL Process Statement warning at ControlStore.vhd(274): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(286) " "VHDL Process Statement warning at ControlStore.vhd(286): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(297) " "VHDL Process Statement warning at ControlStore.vhd(297): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(308) " "VHDL Process Statement warning at ControlStore.vhd(308): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(321) " "VHDL Process Statement warning at ControlStore.vhd(321): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477720 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(347) " "VHDL Process Statement warning at ControlStore.vhd(347): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477721 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(349) " "VHDL Process Statement warning at ControlStore.vhd(349): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477721 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(352) " "VHDL Process Statement warning at ControlStore.vhd(352): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477721 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(352) " "VHDL Process Statement warning at ControlStore.vhd(352): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477721 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(362) " "VHDL Process Statement warning at ControlStore.vhd(362): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477721 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(364) " "VHDL Process Statement warning at ControlStore.vhd(364): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477721 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(367) " "VHDL Process Statement warning at ControlStore.vhd(367): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(367) " "VHDL Process Statement warning at ControlStore.vhd(367): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(378) " "VHDL Process Statement warning at ControlStore.vhd(378): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(380) " "VHDL Process Statement warning at ControlStore.vhd(380): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(383) " "VHDL Process Statement warning at ControlStore.vhd(383): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(383) " "VHDL Process Statement warning at ControlStore.vhd(383): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(392) " "VHDL Process Statement warning at ControlStore.vhd(392): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(394) " "VHDL Process Statement warning at ControlStore.vhd(394): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(397) " "VHDL Process Statement warning at ControlStore.vhd(397): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(397) " "VHDL Process Statement warning at ControlStore.vhd(397): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(412) " "VHDL Process Statement warning at ControlStore.vhd(412): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(414) " "VHDL Process Statement warning at ControlStore.vhd(414): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(417) " "VHDL Process Statement warning at ControlStore.vhd(417): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(417) " "VHDL Process Statement warning at ControlStore.vhd(417): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477722 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(426) " "VHDL Process Statement warning at ControlStore.vhd(426): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(428) " "VHDL Process Statement warning at ControlStore.vhd(428): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(431) " "VHDL Process Statement warning at ControlStore.vhd(431): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(431) " "VHDL Process Statement warning at ControlStore.vhd(431): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(440) " "VHDL Process Statement warning at ControlStore.vhd(440): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(442) " "VHDL Process Statement warning at ControlStore.vhd(442): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(445) " "VHDL Process Statement warning at ControlStore.vhd(445): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(445) " "VHDL Process Statement warning at ControlStore.vhd(445): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(454) " "VHDL Process Statement warning at ControlStore.vhd(454): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(456) " "VHDL Process Statement warning at ControlStore.vhd(456): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(459) " "VHDL Process Statement warning at ControlStore.vhd(459): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(459) " "VHDL Process Statement warning at ControlStore.vhd(459): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477723 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(469) " "VHDL Process Statement warning at ControlStore.vhd(469): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(471) " "VHDL Process Statement warning at ControlStore.vhd(471): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(474) " "VHDL Process Statement warning at ControlStore.vhd(474): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(474) " "VHDL Process Statement warning at ControlStore.vhd(474): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(485) " "VHDL Process Statement warning at ControlStore.vhd(485): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(487) " "VHDL Process Statement warning at ControlStore.vhd(487): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(490) " "VHDL Process Statement warning at ControlStore.vhd(490): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(490) " "VHDL Process Statement warning at ControlStore.vhd(490): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(505) " "VHDL Process Statement warning at ControlStore.vhd(505): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(507) " "VHDL Process Statement warning at ControlStore.vhd(507): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(510) " "VHDL Process Statement warning at ControlStore.vhd(510): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(510) " "VHDL Process Statement warning at ControlStore.vhd(510): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(519) " "VHDL Process Statement warning at ControlStore.vhd(519): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(521) " "VHDL Process Statement warning at ControlStore.vhd(521): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477724 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(524) " "VHDL Process Statement warning at ControlStore.vhd(524): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(524) " "VHDL Process Statement warning at ControlStore.vhd(524): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(533) " "VHDL Process Statement warning at ControlStore.vhd(533): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(535) " "VHDL Process Statement warning at ControlStore.vhd(535): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(538) " "VHDL Process Statement warning at ControlStore.vhd(538): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(538) " "VHDL Process Statement warning at ControlStore.vhd(538): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(547) " "VHDL Process Statement warning at ControlStore.vhd(547): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(549) " "VHDL Process Statement warning at ControlStore.vhd(549): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(552) " "VHDL Process Statement warning at ControlStore.vhd(552): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(552) " "VHDL Process Statement warning at ControlStore.vhd(552): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(563) " "VHDL Process Statement warning at ControlStore.vhd(563): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(565) " "VHDL Process Statement warning at ControlStore.vhd(565): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(568) " "VHDL Process Statement warning at ControlStore.vhd(568): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(568) " "VHDL Process Statement warning at ControlStore.vhd(568): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477725 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(582) " "VHDL Process Statement warning at ControlStore.vhd(582): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(584) " "VHDL Process Statement warning at ControlStore.vhd(584): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(587) " "VHDL Process Statement warning at ControlStore.vhd(587): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(587) " "VHDL Process Statement warning at ControlStore.vhd(587): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(596) " "VHDL Process Statement warning at ControlStore.vhd(596): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(598) " "VHDL Process Statement warning at ControlStore.vhd(598): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 ControlStore.vhd(601) " "VHDL Process Statement warning at ControlStore.vhd(601): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(601) " "VHDL Process Statement warning at ControlStore.vhd(601): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477726 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(615) " "VHDL Process Statement warning at ControlStore.vhd(615): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(617) " "VHDL Process Statement warning at ControlStore.vhd(617): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(618) " "VHDL Process Statement warning at ControlStore.vhd(618): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(618) " "VHDL Process Statement warning at ControlStore.vhd(618): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(629) " "VHDL Process Statement warning at ControlStore.vhd(629): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(631) " "VHDL Process Statement warning at ControlStore.vhd(631): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(634) " "VHDL Process Statement warning at ControlStore.vhd(634): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(634) " "VHDL Process Statement warning at ControlStore.vhd(634): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(644) " "VHDL Process Statement warning at ControlStore.vhd(644): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(646) " "VHDL Process Statement warning at ControlStore.vhd(646): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(648) " "VHDL Process Statement warning at ControlStore.vhd(648): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(648) " "VHDL Process Statement warning at ControlStore.vhd(648): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477727 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(657) " "VHDL Process Statement warning at ControlStore.vhd(657): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(659) " "VHDL Process Statement warning at ControlStore.vhd(659): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 659 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(662) " "VHDL Process Statement warning at ControlStore.vhd(662): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(662) " "VHDL Process Statement warning at ControlStore.vhd(662): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(677) " "VHDL Process Statement warning at ControlStore.vhd(677): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(679) " "VHDL Process Statement warning at ControlStore.vhd(679): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 679 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(680) " "VHDL Process Statement warning at ControlStore.vhd(680): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(680) " "VHDL Process Statement warning at ControlStore.vhd(680): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(688) " "VHDL Process Statement warning at ControlStore.vhd(688): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 688 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(690) " "VHDL Process Statement warning at ControlStore.vhd(690): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(692) " "VHDL Process Statement warning at ControlStore.vhd(692): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 692 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(692) " "VHDL Process Statement warning at ControlStore.vhd(692): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 692 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(703) " "VHDL Process Statement warning at ControlStore.vhd(703): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 703 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(705) " "VHDL Process Statement warning at ControlStore.vhd(705): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477728 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(707) " "VHDL Process Statement warning at ControlStore.vhd(707): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(707) " "VHDL Process Statement warning at ControlStore.vhd(707): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(719) " "VHDL Process Statement warning at ControlStore.vhd(719): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(721) " "VHDL Process Statement warning at ControlStore.vhd(721): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(723) " "VHDL Process Statement warning at ControlStore.vhd(723): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(723) " "VHDL Process Statement warning at ControlStore.vhd(723): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(735) " "VHDL Process Statement warning at ControlStore.vhd(735): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(737) " "VHDL Process Statement warning at ControlStore.vhd(737): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(740) " "VHDL Process Statement warning at ControlStore.vhd(740): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(740) " "VHDL Process Statement warning at ControlStore.vhd(740): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(750) " "VHDL Process Statement warning at ControlStore.vhd(750): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(752) " "VHDL Process Statement warning at ControlStore.vhd(752): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(755) " "VHDL Process Statement warning at ControlStore.vhd(755): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(755) " "VHDL Process Statement warning at ControlStore.vhd(755): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477729 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(774) " "VHDL Process Statement warning at ControlStore.vhd(774): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(776) " "VHDL Process Statement warning at ControlStore.vhd(776): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(779) " "VHDL Process Statement warning at ControlStore.vhd(779): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 779 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(779) " "VHDL Process Statement warning at ControlStore.vhd(779): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 779 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(789) " "VHDL Process Statement warning at ControlStore.vhd(789): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(791) " "VHDL Process Statement warning at ControlStore.vhd(791): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(794) " "VHDL Process Statement warning at ControlStore.vhd(794): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(794) " "VHDL Process Statement warning at ControlStore.vhd(794): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(810) " "VHDL Process Statement warning at ControlStore.vhd(810): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(812) " "VHDL Process Statement warning at ControlStore.vhd(812): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(814) " "VHDL Process Statement warning at ControlStore.vhd(814): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(814) " "VHDL Process Statement warning at ControlStore.vhd(814): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(822) " "VHDL Process Statement warning at ControlStore.vhd(822): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 822 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477730 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(824) " "VHDL Process Statement warning at ControlStore.vhd(824): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 824 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(827) " "VHDL Process Statement warning at ControlStore.vhd(827): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(827) " "VHDL Process Statement warning at ControlStore.vhd(827): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(837) " "VHDL Process Statement warning at ControlStore.vhd(837): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 837 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(839) " "VHDL Process Statement warning at ControlStore.vhd(839): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(842) " "VHDL Process Statement warning at ControlStore.vhd(842): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(842) " "VHDL Process Statement warning at ControlStore.vhd(842): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(854) " "VHDL Process Statement warning at ControlStore.vhd(854): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(856) " "VHDL Process Statement warning at ControlStore.vhd(856): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 856 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(859) " "VHDL Process Statement warning at ControlStore.vhd(859): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(859) " "VHDL Process Statement warning at ControlStore.vhd(859): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(876) " "VHDL Process Statement warning at ControlStore.vhd(876): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(878) " "VHDL Process Statement warning at ControlStore.vhd(878): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 878 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(881) " "VHDL Process Statement warning at ControlStore.vhd(881): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(881) " "VHDL Process Statement warning at ControlStore.vhd(881): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 881 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477731 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(891) " "VHDL Process Statement warning at ControlStore.vhd(891): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477732 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(893) " "VHDL Process Statement warning at ControlStore.vhd(893): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477732 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 ControlStore.vhd(895) " "VHDL Process Statement warning at ControlStore.vhd(895): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 895 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477732 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(895) " "VHDL Process Statement warning at ControlStore.vhd(895): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 895 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477732 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(911) " "VHDL Process Statement warning at ControlStore.vhd(911): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 911 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(914) " "VHDL Process Statement warning at ControlStore.vhd(914): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 914 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(917) " "VHDL Process Statement warning at ControlStore.vhd(917): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(923) " "VHDL Process Statement warning at ControlStore.vhd(923): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 923 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(930) " "VHDL Process Statement warning at ControlStore.vhd(930): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 930 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(947) " "VHDL Process Statement warning at ControlStore.vhd(947): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(948) " "VHDL Process Statement warning at ControlStore.vhd(948): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 948 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(951) " "VHDL Process Statement warning at ControlStore.vhd(951): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 951 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(954) " "VHDL Process Statement warning at ControlStore.vhd(954): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 954 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477733 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(959) " "VHDL Process Statement warning at ControlStore.vhd(959): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 959 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(962) " "VHDL Process Statement warning at ControlStore.vhd(962): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 962 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(965) " "VHDL Process Statement warning at ControlStore.vhd(965): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(966) " "VHDL Process Statement warning at ControlStore.vhd(966): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 966 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(968) " "VHDL Process Statement warning at ControlStore.vhd(968): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 968 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(973) " "VHDL Process Statement warning at ControlStore.vhd(973): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 973 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(976) " "VHDL Process Statement warning at ControlStore.vhd(976): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 976 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(979) " "VHDL Process Statement warning at ControlStore.vhd(979): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 979 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(982) " "VHDL Process Statement warning at ControlStore.vhd(982): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(988) " "VHDL Process Statement warning at ControlStore.vhd(988): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 988 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477734 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd ControlStore.vhd(988) " "VHDL Process Statement warning at ControlStore.vhd(988): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 988 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(990) " "VHDL Process Statement warning at ControlStore.vhd(990): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd1 ControlStore.vhd(992) " "VHDL Process Statement warning at ControlStore.vhd(992): signal \"count_cmd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_cmd ControlStore.vhd(993) " "VHDL Process Statement warning at ControlStore.vhd(993): signal \"count_cmd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 ControlStore.vhd(1002) " "VHDL Process Statement warning at ControlStore.vhd(1002): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 1002 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_cmd ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"count_cmd\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_cmd1 ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"count_cmd1\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "put_stall_out ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"put_stall_out\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p4_c1_in_cs_f ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"p4_c1_in_cs_f\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477735 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1_write ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"p1_write\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2_write ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"p2_write\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p3_write ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"p3_write\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p4_write ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"p4_write\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1 ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"t1\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2 ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"t2\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_h_alu_a ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"load_h_alu_a\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_store1 ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"control_store1\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p3_c1_in_cs ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"p3_c1_in_cs\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477736 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_d_sel ControlStore.vhd(46) " "VHDL Process Statement warning at ControlStore.vhd(46): inferring latch(es) for signal or variable \"Mem_d_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477737 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check ControlStore.vhd(1025) " "VHDL Process Statement warning at ControlStore.vhd(1025): signal \"check\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 1025 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477737 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ControlStore.vhd(1025) " "VHDL Process Statement warning at ControlStore.vhd(1025): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 1025 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477737 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check ControlStore.vhd(1027) " "VHDL Process Statement warning at ControlStore.vhd(1027): signal \"check\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 1027 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477737 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "control_store2\[15..3\] ControlStore.vhd(24) " "Using initial value X (don't care) for net \"control_store2\[15..3\]\" at ControlStore.vhd(24)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477740 "|datapath|ControlStore:controls"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "control_store2\[0\] ControlStore.vhd(24) " "Using initial value X (don't care) for net \"control_store2\[0\]\" at ControlStore.vhd(24)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477740 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_d_sel ControlStore.vhd(46) " "Inferred latch for \"Mem_d_sel\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477751 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_c1_in_cs\[0\] ControlStore.vhd(46) " "Inferred latch for \"p3_c1_in_cs\[0\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477751 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_c1_in_cs\[1\] ControlStore.vhd(46) " "Inferred latch for \"p3_c1_in_cs\[1\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477751 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_c1_in_cs\[2\] ControlStore.vhd(46) " "Inferred latch for \"p3_c1_in_cs\[2\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477751 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[2\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[2\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477751 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[3\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[3\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477752 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[4\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[4\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477752 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[5\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[5\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477752 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[6\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[6\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477752 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[7\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[7\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477752 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[10\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[10\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[11\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[11\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[12\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[12\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[13\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[13\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[14\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[14\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_store1\[15\] ControlStore.vhd(46) " "Inferred latch for \"control_store1\[15\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_h_alu_a ControlStore.vhd(46) " "Inferred latch for \"load_h_alu_a\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2 ControlStore.vhd(46) " "Inferred latch for \"t2\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1 ControlStore.vhd(46) " "Inferred latch for \"t1\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477753 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4_write ControlStore.vhd(46) " "Inferred latch for \"p4_write\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477754 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_write ControlStore.vhd(46) " "Inferred latch for \"p3_write\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477754 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_write ControlStore.vhd(46) " "Inferred latch for \"p2_write\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477754 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_write ControlStore.vhd(46) " "Inferred latch for \"p1_write\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477754 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4_c1_in_cs_f\[0\] ControlStore.vhd(46) " "Inferred latch for \"p4_c1_in_cs_f\[0\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477755 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4_c1_in_cs_f\[1\] ControlStore.vhd(46) " "Inferred latch for \"p4_c1_in_cs_f\[1\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477755 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4_c1_in_cs_f\[2\] ControlStore.vhd(46) " "Inferred latch for \"p4_c1_in_cs_f\[2\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477755 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4_c1_in_cs_f\[3\] ControlStore.vhd(46) " "Inferred latch for \"p4_c1_in_cs_f\[3\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477756 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4_c1_in_cs_f\[4\] ControlStore.vhd(46) " "Inferred latch for \"p4_c1_in_cs_f\[4\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477756 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "put_stall_out ControlStore.vhd(46) " "Inferred latch for \"put_stall_out\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477756 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[0\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[0\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[1\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[1\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[2\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[2\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[3\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[3\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[4\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[4\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[5\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[5\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd1\[6\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd1\[6\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[0\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[0\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[1\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[1\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[2\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[2\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[3\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[3\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[4\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[4\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477757 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[5\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[5\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477758 "|datapath|ControlStore:controls"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[6\] ControlStore.vhd(46) " "Inferred latch for \"count_cmd\[6\]\" at ControlStore.vhd(46)" {  } { { "ControlStore.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477758 "|datapath|ControlStore:controls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM ControlStore:controls\|SM:SM1 " "Elaborating entity \"SM\" for hierarchy \"ControlStore:controls\|SM:SM1\"" {  } { { "ControlStore.vhd" "SM1" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/ControlStore.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR1 SM.vhd(110) " "VHDL Process Statement warning at SM.vhd(110): signal \"IR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ans SM.vhd(112) " "VHDL Process Statement warning at SM.vhd(112): signal \"ans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_out SM.vhd(125) " "VHDL Process Statement warning at SM.vhd(125): signal \"ctr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tpbhai2 SM.vhd(125) " "VHDL Process Statement warning at SM.vhd(125): signal \"tpbhai2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_out SM.vhd(127) " "VHDL Process Statement warning at SM.vhd(127): signal \"ctr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tpbhai SM.vhd(127) " "VHDL Process Statement warning at SM.vhd(127): signal \"tpbhai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_out SM.vhd(130) " "VHDL Process Statement warning at SM.vhd(130): signal \"ctr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_c SM.vhd(140) " "VHDL Process Statement warning at SM.vhd(140): signal \"reset_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_1 SM.vhd(143) " "VHDL Process Statement warning at SM.vhd(143): signal \"mux_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kid SM.vhd(143) " "VHDL Process Statement warning at SM.vhd(143): signal \"kid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kid SM.vhd(146) " "VHDL Process Statement warning at SM.vhd(146): signal \"kid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kid SM.vhd(138) " "VHDL Process Statement warning at SM.vhd(138): inferring latch(es) for signal or variable \"kid\", which holds its previous value in one or more paths through the process" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stall_bit1 SM.vhd(138) " "VHDL Process Statement warning at SM.vhd(138): inferring latch(es) for signal or variable \"stall_bit1\", which holds its previous value in one or more paths through the process" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_bit1 SM.vhd(138) " "Inferred latch for \"stall_bit1\" at SM.vhd(138)" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kid SM.vhd(138) " "Inferred latch for \"kid\" at SM.vhd(138)" {  } { { "SM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477793 "|datapath|ControlStore:controls|SM:SM1"}
{ "Warning" "WSGN_SEARCH_FILE" "priorityencoder.vhd 2 1 " "Using design file priorityencoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityencoder-struct " "Found design unit 1: priorityencoder-struct" {  } { { "priorityencoder.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/priorityencoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477795 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder " "Found entity 1: priorityencoder" {  } { { "priorityencoder.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/priorityencoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543513477795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityencoder ControlStore:controls\|SM:SM1\|priorityencoder:PE " "Elaborating entity \"priorityencoder\" for hierarchy \"ControlStore:controls\|SM:SM1\|priorityencoder:PE\"" {  } { { "SM.vhd" "PE" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.vhd 2 1 " "Using design file decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477798 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543513477798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ControlStore:controls\|SM:SM1\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"ControlStore:controls\|SM:SM1\|decoder:dec\"" {  } { { "SM.vhd" "dec" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtracter8.vhd 6 3 " "Using design file subtracter8.vhd, which is not specified as a design file for the current project, but contains definitions for 6 design units and 3 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add11-Behave " "Found design unit 1: add11-Behave" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder8-behave " "Found design unit 2: adder8-behave" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 subtracter8-behave " "Found design unit 3: subtracter8-behave" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477801 ""} { "Info" "ISGN_ENTITY_NAME" "1 add11 " "Found entity 1: add11" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477801 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder8 " "Found entity 2: adder8" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477801 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtracter8 " "Found entity 3: subtracter8" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543513477801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter8 ControlStore:controls\|SM:SM1\|subtracter8:sub " "Elaborating entity \"subtracter8\" for hierarchy \"ControlStore:controls\|SM:SM1\|subtracter8:sub\"" {  } { { "SM.vhd" "sub" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 subtracter8.vhd(67) " "Verilog HDL or VHDL warning at subtracter8.vhd(67): object \"c1\" assigned a value but never read" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477803 "|datapath|ControlStore:controls|SM:SM1|subtracter8:sub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 subtracter8.vhd(67) " "Verilog HDL or VHDL warning at subtracter8.vhd(67): object \"t1\" assigned a value but never read" {  } { { "subtracter8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477803 "|datapath|ControlStore:controls|SM:SM1|subtracter8:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 ControlStore:controls\|SM:SM1\|subtracter8:sub\|adder8:a1 " "Elaborating entity \"adder8\" for hierarchy \"ControlStore:controls\|SM:SM1\|subtracter8:sub\|adder8:a1\"" {  } { { "subtracter8.vhd" "a1" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add11 ControlStore:controls\|SM:SM1\|subtracter8:sub\|adder8:a1\|add11:a0 " "Elaborating entity \"add11\" for hierarchy \"ControlStore:controls\|SM:SM1\|subtracter8:sub\|adder8:a1\|add11:a0\"" {  } { { "subtracter8.vhd" "a0" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/subtracter8.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tempreg16.vhd 2 1 " "Using design file tempreg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempreg16-struct " "Found design unit 1: tempreg16-struct" {  } { { "tempreg16.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/tempreg16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477812 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempreg16 " "Found entity 1: tempreg16" {  } { { "tempreg16.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/tempreg16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543513477812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg16 ControlStore:controls\|SM:SM1\|tempreg16:counter " "Elaborating entity \"tempreg16\" for hierarchy \"ControlStore:controls\|SM:SM1\|tempreg16:counter\"" {  } { { "SM.vhd" "counter" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/SM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2aReg P2aReg:P2a " "Elaborating entity \"P2aReg\" for hierarchy \"P2aReg:P2a\"" {  } { { "datapath.vhd" "P2a" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "P2bReg.vhd 2 1 " "Using design file P2bReg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2bReg-struct " "Found design unit 1: P2bReg-struct" {  } { { "P2bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P2bReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477818 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2bReg " "Found entity 1: P2bReg" {  } { { "P2bReg.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/P2bReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543513477818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543513477818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P2bReg P2bReg:P2b " "Elaborating entity \"P2bReg\" for hierarchy \"P2bReg:P2b\"" {  } { { "datapath.vhd" "P2b" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterRead RegisterRead:RR " "Elaborating entity \"RegisterRead\" for hierarchy \"RegisterRead:RR\"" {  } { { "datapath.vhd" "RR" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_op RegisterRead.vhd(96) " "VHDL Process Statement warning at RegisterRead.vhd(96): signal \"ir_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterRead.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477820 "|datapath|RegisterRead:RR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg_sm RegisterRead.vhd(97) " "VHDL Process Statement warning at RegisterRead.vhd(97): signal \"Reg_sm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterRead.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477820 "|datapath|RegisterRead:RR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a2_in RegisterRead.vhd(98) " "VHDL Process Statement warning at RegisterRead.vhd(98): signal \"rf_a2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterRead.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477820 "|datapath|RegisterRead:RR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile RegisterRead:RR\|registerfile:rf " "Elaborating entity \"registerfile\" for hierarchy \"RegisterRead:RR\|registerfile:rf\"" {  } { { "RegisterRead.vhd" "rf" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender9 RegisterRead:RR\|signextender9:se9 " "Elaborating entity \"signextender9\" for hierarchy \"RegisterRead:RR\|signextender9:se9\"" {  } { { "RegisterRead.vhd" "se9" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RegisterRead:RR\|mux2:jump_mux " "Elaborating entity \"mux2\" for hierarchy \"RegisterRead:RR\|mux2:jump_mux\"" {  } { { "RegisterRead.vhd" "jump_mux" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/RegisterRead.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477825 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux2.vhd(20) " "Inferred latch for \"dout\[0\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux2.vhd(20) " "Inferred latch for \"dout\[1\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux2.vhd(20) " "Inferred latch for \"dout\[2\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux2.vhd(20) " "Inferred latch for \"dout\[3\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux2.vhd(20) " "Inferred latch for \"dout\[4\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux2.vhd(20) " "Inferred latch for \"dout\[5\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux2.vhd(20) " "Inferred latch for \"dout\[6\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux2.vhd(20) " "Inferred latch for \"dout\[7\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux2.vhd(20) " "Inferred latch for \"dout\[8\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux2.vhd(20) " "Inferred latch for \"dout\[9\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux2.vhd(20) " "Inferred latch for \"dout\[10\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux2.vhd(20) " "Inferred latch for \"dout\[11\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux2.vhd(20) " "Inferred latch for \"dout\[12\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux2.vhd(20) " "Inferred latch for \"dout\[13\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux2.vhd(20) " "Inferred latch for \"dout\[14\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux2.vhd(20) " "Inferred latch for \"dout\[15\]\" at mux2.vhd(20)" {  } { { "mux2.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux2.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477826 "|datapath|RegisterRead:RR|mux2:jump_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P3aReg P3aReg:P3a " "Elaborating entity \"P3aReg\" for hierarchy \"P3aReg:P3a\"" {  } { { "datapath.vhd" "P3a" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P3bReg P3bReg:P3b " "Elaborating entity \"P3bReg\" for hierarchy \"P3bReg:P3b\"" {  } { { "datapath.vhd" "P3b" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execution Execution:exec " "Elaborating entity \"Execution\" for hierarchy \"Execution:exec\"" {  } { { "datapath.vhd" "exec" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477830 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy3 Execution.vhd(24) " "VHDL Signal Declaration warning at Execution.vhd(24): used implicit default value for signal \"dummy3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_count Execution.vhd(25) " "Verilog HDL or VHDL warning at Execution.vhd(25): object \"reset_count\" assigned a value but never read" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3_ir_o Execution.vhd(168) " "VHDL Process Statement warning at Execution.vhd(168): signal \"p3_ir_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p3_ir_o Execution.vhd(174) " "VHDL Process Statement warning at Execution.vhd(174): signal \"p3_ir_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check Execution.vhd(181) " "VHDL Process Statement warning at Execution.vhd(181): signal \"check\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Execution.vhd(181) " "VHDL Process Statement warning at Execution.vhd(181): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check Execution.vhd(183) " "VHDL Process Statement warning at Execution.vhd(183): signal \"check\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Execution.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477831 "|datapath|Execution:exec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender6 Execution:exec\|signextender6:se6_1 " "Elaborating entity \"signextender6\" for hierarchy \"Execution:exec\|signextender6:se6_1\"" {  } { { "Execution.vhd" "se6_1" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter7 Execution:exec\|shifter7:s7 " "Elaborating entity \"shifter7\" for hierarchy \"Execution:exec\|shifter7:s7\"" {  } { { "Execution.vhd" "s7" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 Execution:exec\|mux8:alu_a_mux " "Elaborating entity \"mux8\" for hierarchy \"Execution:exec\|mux8:alu_a_mux\"" {  } { { "Execution.vhd" "alu_a_mux" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477836 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux8.vhd(27) " "VHDL Process Statement warning at mux8.vhd(27): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux8.vhd(27) " "Inferred latch for \"dout\[0\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux8.vhd(27) " "Inferred latch for \"dout\[1\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux8.vhd(27) " "Inferred latch for \"dout\[2\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux8.vhd(27) " "Inferred latch for \"dout\[3\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] mux8.vhd(27) " "Inferred latch for \"dout\[4\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] mux8.vhd(27) " "Inferred latch for \"dout\[5\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] mux8.vhd(27) " "Inferred latch for \"dout\[6\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] mux8.vhd(27) " "Inferred latch for \"dout\[7\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] mux8.vhd(27) " "Inferred latch for \"dout\[8\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] mux8.vhd(27) " "Inferred latch for \"dout\[9\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] mux8.vhd(27) " "Inferred latch for \"dout\[10\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] mux8.vhd(27) " "Inferred latch for \"dout\[11\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] mux8.vhd(27) " "Inferred latch for \"dout\[12\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] mux8.vhd(27) " "Inferred latch for \"dout\[13\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] mux8.vhd(27) " "Inferred latch for \"dout\[14\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] mux8.vhd(27) " "Inferred latch for \"dout\[15\]\" at mux8.vhd(27)" {  } { { "mux8.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477837 "|datapath|Execution:exec|mux8:alu_a_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Execution:exec\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"Execution:exec\|alu:alu_main\"" {  } { { "Execution.vhd" "alu_main" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477838 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluz alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"aluz\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluc alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"aluc\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(233) " "VHDL Process Statement warning at alu.vhd(233): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.vhd(233) " "Inferred latch for \"z\[0\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.vhd(233) " "Inferred latch for \"z\[1\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.vhd(233) " "Inferred latch for \"z\[2\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.vhd(233) " "Inferred latch for \"z\[3\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.vhd(233) " "Inferred latch for \"z\[4\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.vhd(233) " "Inferred latch for \"z\[5\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.vhd(233) " "Inferred latch for \"z\[6\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.vhd(233) " "Inferred latch for \"z\[7\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.vhd(233) " "Inferred latch for \"z\[8\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.vhd(233) " "Inferred latch for \"z\[9\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.vhd(233) " "Inferred latch for \"z\[10\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.vhd(233) " "Inferred latch for \"z\[11\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.vhd(233) " "Inferred latch for \"z\[12\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.vhd(233) " "Inferred latch for \"z\[13\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.vhd(233) " "Inferred latch for \"z\[14\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.vhd(233) " "Inferred latch for \"z\[15\]\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluc alu.vhd(233) " "Inferred latch for \"aluc\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluz alu.vhd(233) " "Inferred latch for \"aluz\" at alu.vhd(233)" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 "|datapath|Execution:exec|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 Execution:exec\|alu:alu_main\|adder16:addersixteen " "Elaborating entity \"adder16\" for hierarchy \"Execution:exec\|alu:alu_main\|adder16:addersixteen\"" {  } { { "alu.vhd" "addersixteen" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 Execution:exec\|alu:alu_main\|adder16:addersixteen\|add1:a0 " "Elaborating entity \"add1\" for hierarchy \"Execution:exec\|alu:alu_main\|adder16:addersixteen\|add1:a0\"" {  } { { "alu.vhd" "a0" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand16 Execution:exec\|alu:alu_main\|nand16:nandsixteen " "Elaborating entity \"nand16\" for hierarchy \"Execution:exec\|alu:alu_main\|nand16:nandsixteen\"" {  } { { "alu.vhd" "nandsixteen" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter16 Execution:exec\|alu:alu_main\|subtracter16:subtractersixteen " "Elaborating entity \"subtracter16\" for hierarchy \"Execution:exec\|alu:alu_main\|subtracter16:subtractersixteen\"" {  } { { "alu.vhd" "subtractersixteen" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1 alu.vhd(130) " "Verilog HDL or VHDL warning at alu.vhd(130): object \"c1\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477845 "|datapath|Execution:exec|alu:alu_main|subtracter16:subtractersixteen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 alu.vhd(130) " "Verilog HDL or VHDL warning at alu.vhd(130): object \"t1\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/alu.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543513477845 "|datapath|Execution:exec|alu:alu_main|subtracter16:subtractersixteen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempreg1 Execution:exec\|tempreg1:c_reg " "Elaborating entity \"tempreg1\" for hierarchy \"Execution:exec\|tempreg1:c_reg\"" {  } { { "Execution.vhd" "c_reg" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477851 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout tempreg1+flag_en.vhd(17) " "VHDL Process Statement warning at tempreg1+flag_en.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/tempreg1+flag_en.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477852 "|datapath|Execution:exec|tempreg1:c_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout tempreg1+flag_en.vhd(17) " "Inferred latch for \"dout\" at tempreg1+flag_en.vhd(17)" {  } { { "tempreg1+flag_en.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/tempreg1+flag_en.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477852 "|datapath|Execution:exec|tempreg1:c_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LM Execution:exec\|LM:LM1 " "Elaborating entity \"LM\" for hierarchy \"Execution:exec\|LM:LM1\"" {  } { { "Execution.vhd" "LM1" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/Execution.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR1 LM.vhd(110) " "VHDL Process Statement warning at LM.vhd(110): signal \"IR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ans LM.vhd(112) " "VHDL Process Statement warning at LM.vhd(112): signal \"ans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tpbhai4 LM.vhd(125) " "VHDL Process Statement warning at LM.vhd(125): signal \"tpbhai4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tpbhai3 LM.vhd(127) " "VHDL Process Statement warning at LM.vhd(127): signal \"tpbhai3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_out LM.vhd(129) " "VHDL Process Statement warning at LM.vhd(129): signal \"ctr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tpbhai2 LM.vhd(129) " "VHDL Process Statement warning at LM.vhd(129): signal \"tpbhai2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_out LM.vhd(131) " "VHDL Process Statement warning at LM.vhd(131): signal \"ctr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tpbhai LM.vhd(131) " "VHDL Process Statement warning at LM.vhd(131): signal \"tpbhai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_out LM.vhd(134) " "VHDL Process Statement warning at LM.vhd(134): signal \"ctr_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_c LM.vhd(144) " "VHDL Process Statement warning at LM.vhd(144): signal \"reset_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_1 LM.vhd(147) " "VHDL Process Statement warning at LM.vhd(147): signal \"mux_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kid LM.vhd(147) " "VHDL Process Statement warning at LM.vhd(147): signal \"kid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "kid LM.vhd(150) " "VHDL Process Statement warning at LM.vhd(150): signal \"kid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kid LM.vhd(142) " "VHDL Process Statement warning at LM.vhd(142): inferring latch(es) for signal or variable \"kid\", which holds its previous value in one or more paths through the process" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stall_bit1 LM.vhd(142) " "VHDL Process Statement warning at LM.vhd(142): inferring latch(es) for signal or variable \"stall_bit1\", which holds its previous value in one or more paths through the process" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 142 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall_bit1 LM.vhd(142) " "Inferred latch for \"stall_bit1\" at LM.vhd(142)" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kid LM.vhd(142) " "Inferred latch for \"kid\" at LM.vhd(142)" {  } { { "LM.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/LM.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477853 "|datapath|Execution:exec|LM:LM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P4aReg P4aReg:P4a " "Elaborating entity \"P4aReg\" for hierarchy \"P4aReg:P4a\"" {  } { { "datapath.vhd" "P4a" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P4bReg P4bReg:P4b " "Elaborating entity \"P4bReg\" for hierarchy \"P4bReg:P4b\"" {  } { { "datapath.vhd" "P4b" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAccess MemAccess:mAcc " "Elaborating entity \"MemAccess\" for hierarchy \"MemAccess:mAcc\"" {  } { { "datapath.vhd" "mAcc" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sel MemAccess.vhd(60) " "VHDL Process Statement warning at MemAccess.vhd(60): signal \"mem_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477863 "|datapath|MemAccess:mAcc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memd_out_p5 MemAccess.vhd(61) " "VHDL Process Statement warning at MemAccess.vhd(61): signal \"memd_out_p5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477864 "|datapath|MemAccess:mAcc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_op MemAccess.vhd(62) " "VHDL Process Statement warning at MemAccess.vhd(62): signal \"ir_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477864 "|datapath|MemAccess:mAcc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM_d MemAccess.vhd(63) " "VHDL Process Statement warning at MemAccess.vhd(63): signal \"SM_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477864 "|datapath|MemAccess:mAcc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_in MemAccess.vhd(64) " "VHDL Process Statement warning at MemAccess.vhd(64): signal \"mem_d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemAccess.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477864 "|datapath|MemAccess:mAcc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory MemAccess:mAcc\|memory:data_mem " "Elaborating entity \"memory\" for hierarchy \"MemAccess:mAcc\|memory:data_mem\"" {  } { { "MemAccess.vhd" "data_mem" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/MemAccess.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477864 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_check memory.vhd(9) " "VHDL Signal Declaration warning at memory.vhd(9): used implicit default value for signal \"mem_check\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd memory.vhd(40) " "VHDL Process Statement warning at memory.vhd(40): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memory.vhd(41) " "VHDL Process Statement warning at memory.vhd(41): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a1 memory.vhd(41) " "VHDL Process Statement warning at memory.vhd(41): signal \"rf_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr memory.vhd(42) " "VHDL Process Statement warning at memory.vhd(42): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d1 memory.vhd(24) " "VHDL Process Statement warning at memory.vhd(24): inferring latch(es) for signal or variable \"rf_d1\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[0\] memory.vhd(24) " "Inferred latch for \"rf_d1\[0\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[1\] memory.vhd(24) " "Inferred latch for \"rf_d1\[1\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[2\] memory.vhd(24) " "Inferred latch for \"rf_d1\[2\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[3\] memory.vhd(24) " "Inferred latch for \"rf_d1\[3\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[4\] memory.vhd(24) " "Inferred latch for \"rf_d1\[4\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[5\] memory.vhd(24) " "Inferred latch for \"rf_d1\[5\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[6\] memory.vhd(24) " "Inferred latch for \"rf_d1\[6\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[7\] memory.vhd(24) " "Inferred latch for \"rf_d1\[7\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[8\] memory.vhd(24) " "Inferred latch for \"rf_d1\[8\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[9\] memory.vhd(24) " "Inferred latch for \"rf_d1\[9\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[10\] memory.vhd(24) " "Inferred latch for \"rf_d1\[10\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[11\] memory.vhd(24) " "Inferred latch for \"rf_d1\[11\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[12\] memory.vhd(24) " "Inferred latch for \"rf_d1\[12\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[13\] memory.vhd(24) " "Inferred latch for \"rf_d1\[13\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[14\] memory.vhd(24) " "Inferred latch for \"rf_d1\[14\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d1\[15\] memory.vhd(24) " "Inferred latch for \"rf_d1\[15\]\" at memory.vhd(24)" {  } { { "memory.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/memory.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477869 "|datapath|MemAccess:mAcc|memory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P5bReg P5bReg:P5b " "Elaborating entity \"P5bReg\" for hierarchy \"P5bReg:P5b\"" {  } { { "datapath.vhd" "P5b" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:WB " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:WB\"" {  } { { "datapath.vhd" "WB" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 WriteBack:WB\|mux4:rf_a3_mux " "Elaborating entity \"mux4\" for hierarchy \"WriteBack:WB\|mux4:rf_a3_mux\"" {  } { { "WriteBack.vhd" "rf_a3_mux" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/WriteBack.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543513477873 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux4.vhd(22) " "VHDL Process Statement warning at mux4.vhd(22): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543513477874 "|datapath|WriteBack:WB|mux4:rf_a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4.vhd(22) " "Inferred latch for \"dout\[0\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477874 "|datapath|WriteBack:WB|mux4:rf_a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4.vhd(22) " "Inferred latch for \"dout\[1\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477874 "|datapath|WriteBack:WB|mux4:rf_a3_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4.vhd(22) " "Inferred latch for \"dout\[2\]\" at mux4.vhd(22)" {  } { { "mux4.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/mux4.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513477874 "|datapath|WriteBack:WB|mux4:rf_a3_mux"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543513478684 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543513478684 "|datapath|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "datapath.vhd" "" { Text "/home/nisha/Desktop/FINAL FINAL FINAL/datapath.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543513478684 "|datapath|clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543513478684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543513478694 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543513478694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543513478694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 381 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543513479521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 23:14:39 2018 " "Processing ended: Thu Nov 29 23:14:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543513479521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543513479521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543513479521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543513479521 ""}
