$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#3912
b00000000 "
#3975
b00000000 "
#3976
b00000000 "
#7975
b00001001 "
#7976
b00001001 "
#110450
b00001001 "
#110512
b00000000 "
#110513
b00000000 "
#114512
b00001001 "
#114513
b00001001 "
#216987
b00001001 "
#217050
b00000000 "
#217051
b00000000 "
#221050
b00001001 "
#221051
b00001001 "
#323525
b00001001 "
#323587
b00000000 "
#323588
b00000000 "
#327587
b00001001 "
#327588
b00001001 "
