# ğŸš¦ Traffic Light Controller (Verilog)

This project implements a **traffic light controller** in Verilog, simulating a real-world traffic light system with red, yellow, and green lights, along with a 7-segment display to show the remaining time for each light.

---

![image](https://github.com/user-attachments/assets/22b67d8a-2496-452f-97d7-29e328cdaad8)


## ğŸ“¦ Module Overview

The system is composed of four main modules:

# ğŸš¦ Bá»™ Äiá»u Khiá»ƒn ÄÃ¨n Giao ThÃ´ng - Dá»± Ãn Verilog

## ğŸ“„ MÃ´ táº£

Dá»± Ã¡n nÃ y hiá»‡n thá»±c má»™t **bá»™ Ä‘iá»u khiá»ƒn Ä‘Ã¨n giao thÃ´ng** hoÃ n chá»‰nh sá»­ dá»¥ng **Verilog HDL**, bao gá»“m cÃ¡c thÃ nh pháº§n: **chia xung**, **mÃ¡y tráº¡ng thÃ¡i**, **bá»™ Ä‘áº¿m thá»i gian cho tá»«ng pha Ä‘Ã¨n**, vÃ  **hiá»ƒn thá»‹ LED 7 Ä‘oáº¡n**. Thiáº¿t káº¿ sá»­ dá»¥ng phÆ°Æ¡ng phÃ¡p mÃ´-Ä‘un (modular RTL) Ä‘á»ƒ dá»… má»Ÿ rá»™ng vÃ  báº£o trÃ¬.

---

## ğŸ“¦ Danh sÃ¡ch cÃ¡c module

### 1. `Clock Divider - clock_divider.v`
- **Chá»©c nÄƒng**: Chia xung tá»« 10MHz xuá»‘ng 1Hz Ä‘á»ƒ sá»­ dá»¥ng lÃ m nhá»‹p chÃ­nh dá»… quan sÃ¡t.
- **NgÃµ vÃ o**: `clk` (10MHz)
- **NgÃµ ra**: `clk_1Hz`
- **Káº¿t quáº£**: Sá»­ dá»¥ng lÃ m xung Ä‘á»“ng há»“ há»‡ thá»‘ng cho cÃ¡c module khÃ¡c.

---

### 2. `traffic_fsm.v`
- **Chá»©c nÄƒng**: MÃ¡y tráº¡ng thÃ¡i há»¯u háº¡n Ä‘iá»u khiá»ƒn thá»© tá»± cÃ¡c pha Ä‘Ã¨n giao thÃ´ng.
- **CÃ¡c tráº¡ng thÃ¡i**: `IDLE` â†’ `GREEN` â†’ `YELLOW` â†’ `RED` (láº·p láº¡i).
- **NgÃµ ra**:
  - `light[2:0]`: ÄÃ¨n Ä‘ang báº­t (bit 0: Xanh, bit 1: VÃ ng, bit 2: Äá»).
  - `light_cnt_init[2:0]`: TÃ­n hiá»‡u khá»Ÿi táº¡o láº¡i bá»™ Ä‘áº¿m thá»i gian cho Ä‘Ã¨n tÆ°Æ¡ng á»©ng.

---

### 3. `light_counter.v`
- **Chá»©c nÄƒng**: Äáº¿m ngÆ°á»£c thá»i gian cho tá»«ng pha Ä‘Ã¨n.
- **Tham sá»‘ cÃ³ thá»ƒ cáº¥u hÃ¬nh**:
  - `pGREEN_INIT_VAL`: Thá»i gian Ä‘Ã¨n xanh.
  - `pYELLOW_INIT_VAL`: Thá»i gian Ä‘Ã¨n vÃ ng.
  - `pRED_INIT_VAL`: Thá»i gian Ä‘Ã¨n Ä‘á».
- **NgÃµ vÃ o**: `init[2:0]` â€” kÃ­ch hoáº¡t khá»Ÿi táº¡o láº¡i bá»™ Ä‘áº¿m.
- **NgÃµ ra**: `cnt_out`, `last` (tÃ­n hiá»‡u káº¿t thÃºc Ä‘áº¿m)

---

### 4. `second_counter.v`
- **Chá»©c nÄƒng**: Äáº¿m ngÆ°á»£c tá»« 99 vá» 0 (chu ká»³ 1 giÃ¢y).
- **NgÃµ ra**:
  - `last`: Báº±ng 1 khi Ä‘áº¿m vá» 0.
  - `pre_last`: Báº±ng 1 khi Ä‘áº¿m vá» 1.
  - `count[6:0]`: GiÃ¡ trá»‹ hiá»‡n táº¡i cá»§a bá»™ Ä‘áº¿m.

---

### 5. `7-Segment Display Controller`
- **Chá»©c nÄƒng**: Chuyá»ƒn Ä‘á»•i `count_value` thÃ nh Ä‘á»‹nh dáº¡ng LED 7 Ä‘oáº¡n Ä‘á»ƒ hiá»ƒn thá»‹ 2 chá»¯ sá»‘.
- **NgÃµ vÃ o**: `count_value`
- **NgÃµ ra**: `display_led[15:0]` (2 chá»¯ sá»‘ Ã— 7 Ä‘oáº¡n + cháº¥m)

---

## ğŸ§ª Testbench

CÃ¡c testbench Ä‘Æ°á»£c cung cáº¥p Ä‘á»ƒ mÃ´ phá»ng vÃ  kiá»ƒm thá»­ tá»«ng module:

- âœ… `traffic_fsm_tb.v`: Kiá»ƒm tra hoáº¡t Ä‘á»™ng vÃ  chuyá»ƒn tráº¡ng thÃ¡i cá»§a FSM (`light`, `light_cnt_init`).
- âœ… `light_counter_tb.v`: Kiá»ƒm tra bá»™ Ä‘áº¿m thá»i gian cá»§a tá»«ng pha Ä‘Ã¨n.
- âœ… `second_counter_tb.v`: Kiá»ƒm tra Ä‘áº¿m tá»« 99 vá» 0 vÃ  cÃ¡c tÃ­n hiá»‡u `last`, `pre_last`.

---



## ğŸ“ Top Module Port Description

| Port Name     | Direction | Width | Description                           |
|---------------|-----------|--------|---------------------------------------|
| `clk`         | input     | 1      | 10MHz system clock                    |
| `rst_n`       | input     | 1      | Active-low asynchronous reset         |
| `en`          | input     | 1      | Enable signal                         |
| `red_light`   | output    | 1      | Control signal for red light          |
| `yellow_light`| output    | 1      | Control signal for yellow light       |
| `green_light` | output    | 1      | Control signal for green light        |
| `display_led` | output    | 16     | Two-digit 7-segment display output    |

---

## ğŸ› ï¸ Specifications

- **Clock Frequency**: 10MHz
- **Red Light Duration**: 18 seconds  
- **Yellow Light Duration**: 3 seconds  
- **Green Light Duration**: 15 seconds  
- **Display**: 2-digit 7-segment LED display

---

## ğŸ§  Behavior

1. At startup, the system begins in the **Red** state for 18 seconds.
2. Transitions to **Green** for 15 seconds.
3. Then to **Yellow** for 3 seconds.
4. The cycle repeats endlessly.
5. The remaining time for each light is displayed on the 7-segment display.

---

## ğŸ’¡ Notes

- The system is fully synchronous with the 1Hz derived clock.
- All transitions are based on time values programmed into the FSM.
- Display uses binary to 7-segment conversion logic.

---

## ğŸ“· Block Diagram

![image](https://github.com/user-attachments/assets/973ac5c3-eb01-422d-bff7-e7d481a996d0)

---

## ğŸ” Future Improvements
- Add pedestrian crossing logic.
- Support for night mode or flashing yellow.
- Implement testbench and simulation scripts.

# TrafficLight_RTL_v2
