
------------------------------------- Proof -------------------------------------

/IF	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[NIA]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rS,rA,rB,1585}                     Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= XER[SO]=so                                              Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PC.NIA=addr                                             PC-Out(S1)
	S8= PC.NIA=>Mux40.1                                         Premise(F3930)
	S9= Mux40.1=addr                                            Path(S7,S8)
	S10= Mux40.Out=>IMem.Addr                                   Premise(F3931)
	S11= PIDReg.Out=>Mux41.1                                    Premise(F4214)
	S12= Mux41.1=pid                                            Path(S6,S11)
	S13= Mux41.Out=>IMem.PID                                    Premise(F4215)
	S14= IMem.RData=>Mux44.1                                    Premise(F4546)
	S15= Mux44.Out=>IR.In                                       Premise(F4547)
	S16= CtrlPC=0                                               Premise(F5511)
	S17= CtrlPCInc=1                                            Premise(F5512)
	S18= PC[NIA]=addr+4                                         PC-Write(S1,S16,S17)
	S19= CtrlGPRegs=0                                           Premise(F5514)
	S20= GPRegs[rA]=a                                           GPRegs-Hold(S3,S19)
	S21= GPRegs[rB]=b                                           GPRegs-Hold(S4,S19)
	S22= CtrlXERSO=0                                            Premise(F5515)
	S23= XER[SO]=so                                             XER-SO-Hold(S5,S22)
	S24= CtrlIR=1                                               Premise(F5528)
	S25= CtrlMux40.1=1                                          Premise(F5595)
	S26= Mux40.Out=addr                                         Mux(S9,S25)
	S27= IMem.Addr=addr                                         Path(S26,S10)
	S28= CtrlMux41.1=1                                          Premise(F5596)
	S29= Mux41.Out=pid                                          Mux(S12,S28)
	S30= IMem.PID=pid                                           Path(S29,S13)
	S31= IMem.RData={31,rS,rA,rB,1585}                          IMem-Read(S2,S30,S27)
	S32= Mux44.1={31,rS,rA,rB,1585}                             Path(S31,S14)
	S33= CtrlMux44.1=1                                          Premise(F5599)
	S34= Mux44.Out={31,rS,rA,rB,1585}                           Mux(S32,S33)
	S35= IR.In={31,rS,rA,rB,1585}                               Path(S34,S15)
	S36= [IR]={31,rS,rA,rB,1585}                                IR-Write(S35,S24)

ID	S37= IR.Out11_15=rA                                         IR-Out(S36)
	S38= IR.Out16_20=rB                                         IR-Out(S36)
	S39= Mux1.Out=>A.In                                         Premise(F5627)
	S40= GPRegs.RData1=>Mux1.3                                  Premise(F5680)
	S41= IR.Out11_15=>Mux33.1                                   Premise(F8576)
	S42= Mux33.1=rA                                             Path(S37,S41)
	S43= Mux33.Out=>GPRegs.RReg1                                Premise(F8577)
	S44= IR.Out16_20=>Mux34.1                                   Premise(F8838)
	S45= Mux34.1=rB                                             Path(S38,S44)
	S46= Mux34.Out=>GPRegs.RReg2                                Premise(F8839)
	S47= GPRegs.RData2=>Mux57.1                                 Premise(F10890)
	S48= Mux57.Out=>ShamtReg.In32bit                            Premise(F10891)
	S49= CtrlPC=0                                               Premise(F11131)
	S50= CtrlPCInc=0                                            Premise(F11132)
	S51= PC[NIA]=addr+4                                         PC-Hold(S18,S49,S50)
	S52= CtrlXERSO=0                                            Premise(F11135)
	S53= XER[SO]=so                                             XER-SO-Hold(S23,S52)
	S54= CtrlA=1                                                Premise(F11140)
	S55= CtrlIR=0                                               Premise(F11148)
	S56= [IR]={31,rS,rA,rB,1585}                                IR-Hold(S36,S55)
	S57= CtrlShamtReg=1                                         Premise(F11152)
	S58= CtrlMux1.1=0                                           Premise(F11153)
	S59= CtrlMux1.2=0                                           Premise(F11154)
	S60= CtrlMux1.3=1                                           Premise(F11155)
	S61= CtrlMux1.4=0                                           Premise(F11156)
	S62= CtrlMux33.1=1                                          Premise(F11204)
	S63= Mux33.Out=rA                                           Mux(S42,S62)
	S64= GPRegs.RReg1=rA                                        Path(S63,S43)
	S65= GPRegs.RData1=a                                        GPRegs-Read(S20,S64)
	S66= Mux1.3=a                                               Path(S65,S40)
	S67= Mux1.Out=a                                             Mux(S66,S58,S59,S60,S61)
	S68= A.In=a                                                 Path(S67,S39)
	S69= [A]=a                                                  A-Write(S68,S54)
	S70= CtrlMux34.1=1                                          Premise(F11205)
	S71= CtrlMux34.2=0                                          Premise(F11206)
	S72= Mux34.Out=rB                                           Mux(S45,S70,S71)
	S73= GPRegs.RReg2=rB                                        Path(S72,S46)
	S74= GPRegs.RData2=b                                        GPRegs-Read(S21,S73)
	S75= Mux57.1=b                                              Path(S74,S47)
	S76= CtrlMux57.1=1                                          Premise(F11238)
	S77= Mux57.Out=b                                            Mux(S75,S76)
	S78= ShamtReg.In32bit=b                                     Path(S77,S48)
	S79= [ShamtReg]=b[26:31]                                    ShamtReg-Write(S78,S57)

EX	S80= XER.SOOut=so                                           XER-SO-Out(S53)
	S81= IR.Out0_5=31                                           IR-Out(S56)
	S82= IR.Out21_31=1585                                       IR-Out(S56)
	S83= A.Out=a                                                A-Out(S69)
	S84= ShamtReg.Out=b[26:31]                                  ShamtReg-Out(S79)
	S85= Mux9.Out=>ALUOut.In                                    Premise(F12319)
	S86= SU.Out=>Mux9.2                                         Premise(F12540)
	S87= Mux11.Out=>CAReg.In                                    Premise(F12813)
	S88= SU.CA=>Mux11.2                                         Premise(F12880)
	S89= IR.Out21_31=>Mux21.1                                   Premise(F13090)
	S90= Mux21.1=1585                                           Path(S82,S89)
	S91= Mux21.Out=>CU.IRFunc                                   Premise(F13091)
	S92= IR.Out0_5=>Mux23.1                                     Premise(F13318)
	S93= Mux23.1=31                                             Path(S81,S92)
	S94= Mux23.Out=>CU.Op                                       Premise(F13319)
	S95= Mux24.Out=>DataCmb.A                                   Premise(F13603)
	S96= SU.CMP=>Mux24.4                                        Premise(F13700)
	S97= Mux25.Out=>DataCmb.B                                   Premise(F13709)
	S98= XER.SOOut=>Mux25.2                                     Premise(F13736)
	S99= Mux25.2=so                                             Path(S80,S98)
	S100= DataCmb.Out=>Mux32.1                                  Premise(F14090)
	S101= Mux32.Out=>DR4bit.In                                  Premise(F14091)
	S102= A.Out=>Mux59.1                                        Premise(F16526)
	S103= Mux59.1=a                                             Path(S83,S102)
	S104= Mux59.Out=>SU.Data                                    Premise(F16527)
	S105= CU.Func=>Mux60.1                                      Premise(F16542)
	S106= Mux60.Out=>SU.Func                                    Premise(F16543)
	S107= ShamtReg.Out=>Mux61.1                                 Premise(F16558)
	S108= Mux61.1=b[26:31]                                      Path(S84,S107)
	S109= Mux61.Out=>SU.Shamt                                   Premise(F16559)
	S110= CtrlPC=0                                              Premise(F16751)
	S111= CtrlPCInc=0                                           Premise(F16752)
	S112= PC[NIA]=addr+4                                        PC-Hold(S51,S110,S111)
	S113= CtrlALUOut=1                                          Premise(F16761)
	S114= CtrlCAReg=1                                           Premise(F16763)
	S115= CtrlDR4bit=1                                          Premise(F16767)
	S116= CtrlIR=0                                              Premise(F16768)
	S117= [IR]={31,rS,rA,rB,1585}                               IR-Hold(S56,S116)
	S118= CtrlMux9.1=0                                          Premise(F16784)
	S119= CtrlMux9.2=1                                          Premise(F16785)
	S120= CtrlMux11.1=0                                         Premise(F16794)
	S121= CtrlMux11.2=1                                         Premise(F16795)
	S122= CtrlMux21.1=1                                         Premise(F16807)
	S123= Mux21.Out=1585                                        Mux(S90,S122)
	S124= CU.IRFunc=1585                                        Path(S123,S91)
	S125= CtrlMux23.1=1                                         Premise(F16809)
	S126= Mux23.Out=31                                          Mux(S93,S125)
	S127= CU.Op=31                                              Path(S126,S94)
	S128= CU.Func=su_sra                                        CU(S127,S124)
	S129= Mux60.1=su_sra                                        Path(S128,S105)
	S130= CtrlMux24.1=0                                         Premise(F16810)
	S131= CtrlMux24.2=0                                         Premise(F16811)
	S132= CtrlMux24.3=0                                         Premise(F16812)
	S133= CtrlMux24.4=1                                         Premise(F16813)
	S134= CtrlMux25.1=0                                         Premise(F16814)
	S135= CtrlMux25.2=1                                         Premise(F16815)
	S136= Mux25.Out=so                                          Mux(S99,S134,S135)
	S137= DataCmb.B=so                                          Path(S136,S97)
	S138= CtrlMux32.1=1                                         Premise(F16823)
	S139= CtrlMux59.1=1                                         Premise(F16860)
	S140= Mux59.Out=a                                           Mux(S103,S139)
	S141= SU.Data=a                                             Path(S140,S104)
	S142= CtrlMux60.1=1                                         Premise(F16861)
	S143= Mux60.Out=su_sra                                      Mux(S129,S142)
	S144= SU.Func=su_sra                                        Path(S143,S106)
	S145= CtrlMux61.1=1                                         Premise(F16862)
	S146= Mux61.Out=b[26:31]                                    Mux(S108,S145)
	S147= SU.Shamt=b[26:31]                                     Path(S146,S109)
	S148= SU.Out=a>>b[26:31]                                    SU(S141,S147,S144)
	S149= Mux9.2=a>>b[26:31]                                    Path(S148,S86)
	S150= Mux9.Out=a>>b[26:31]                                  Mux(S149,S118,S119)
	S151= ALUOut.In=a>>b[26:31]                                 Path(S150,S85)
	S152= [ALUOut]=a>>b[26:31]                                  ALUOut-Write(S151,S113)
	S153= SU.CMP=Compare0(a>>b[26:31])                          SU(S141,S147,S144)
	S154= Mux24.4=Compare0(a>>b[26:31])                         Path(S153,S96)
	S155= Mux24.Out=Compare0(a>>b[26:31])                       Mux(S154,S130,S131,S132,S133)
	S156= DataCmb.A=Compare0(a>>b[26:31])                       Path(S155,S95)
	S157= DataCmb.Out={Compare0(a>>b[26:31]),so}                DataCmb(S156,S137)
	S158= Mux32.1={Compare0(a>>b[26:31]),so}                    Path(S157,S100)
	S159= Mux32.Out={Compare0(a>>b[26:31]),so}                  Mux(S158,S138)
	S160= DR4bit.In={Compare0(a>>b[26:31]),so}                  Path(S159,S101)
	S161= [DR4bit]={Compare0(a>>b[26:31]),so}                   DR4bit-Write(S160,S115)
	S162= SU.CA=Carry(a>>b[26:31])                              SU(S141,S147,S144)
	S163= Mux11.2=Carry(a>>b[26:31])                            Path(S162,S88)
	S164= Mux11.Out=Carry(a>>b[26:31])                          Mux(S163,S120,S121)
	S165= CAReg.In=Carry(a>>b[26:31])                           Path(S164,S87)
	S166= [CAReg]=Carry(a>>b[26:31])                            CAReg-Write(S165,S114)

MEM	S167= CtrlPC=0                                              Premise(F22371)
	S168= CtrlPCInc=0                                           Premise(F22372)
	S169= PC[NIA]=addr+4                                        PC-Hold(S112,S167,S168)
	S170= CtrlALUOut=0                                          Premise(F22381)
	S171= [ALUOut]=a>>b[26:31]                                  ALUOut-Hold(S152,S170)
	S172= CtrlCAReg=0                                           Premise(F22383)
	S173= [CAReg]=Carry(a>>b[26:31])                            CAReg-Hold(S166,S172)
	S174= CtrlDR4bit=0                                          Premise(F22387)
	S175= [DR4bit]={Compare0(a>>b[26:31]),so}                   DR4bit-Hold(S161,S174)
	S176= CtrlIR=0                                              Premise(F22388)
	S177= [IR]={31,rS,rA,rB,1585}                               IR-Hold(S117,S176)

WB	S178= ALUOut.Out=a>>b[26:31]                                ALUOut-Out(S171)
	S179= CAReg.Out=Carry(a>>b[26:31])                          CAReg-Out(S173)
	S180= DR4bit.Out={Compare0(a>>b[26:31]),so}                 DR4bit-Out(S175)
	S181= IR.Out6_10=rS                                         IR-Out(S177)
	S182= DR4bit.Out=>Mux15.1                                   Premise(F24152)
	S183= Mux15.1={Compare0(a>>b[26:31]),so}                    Path(S180,S182)
	S184= Mux15.Out=>CRRegs.CR0In                               Premise(F24153)
	S185= ALUOut.Out=>Mux38.1                                   Premise(F25922)
	S186= Mux38.1=a>>b[26:31]                                   Path(S178,S185)
	S187= Mux38.Out=>GPRegs.WData                               Premise(F25923)
	S188= Mux39.Out=>GPRegs.WReg                                Premise(F26167)
	S189= IR.Out6_10=>Mux39.2                                   Premise(F26184)
	S190= Mux39.2=rS                                            Path(S181,S189)
	S191= CAReg.Out=>Mux62.1                                    Premise(F27814)
	S192= Mux62.1=Carry(a>>b[26:31])                            Path(S179,S191)
	S193= Mux62.Out=>XER.CAIn                                   Premise(F27815)
	S194= CtrlPC=0                                              Premise(F27991)
	S195= CtrlPCInc=0                                           Premise(F27992)
	S196= PC[NIA]=addr+4                                        PC-Hold(S169,S194,S195)
	S197= CtrlGPRegs=1                                          Premise(F27994)
	S198= CtrlXERCA=1                                           Premise(F27997)
	S199= CtrlCRRegsCR0=1                                       Premise(F27999)
	S200= CtrlMux15.1=1                                         Premise(F28039)
	S201= Mux15.Out={Compare0(a>>b[26:31]),so}                  Mux(S183,S200)
	S202= CRRegs.CR0In={Compare0(a>>b[26:31]),so}               Path(S201,S184)
	S203= CRRegs[CR0]={Compare0(a>>b[26:31]),so}                CRRegs-CR0-Write(S202,S199)
	S204= CtrlMux38.1=1                                         Premise(F28070)
	S205= CtrlMux38.2=0                                         Premise(F28071)
	S206= CtrlMux38.3=0                                         Premise(F28072)
	S207= Mux38.Out=a>>b[26:31]                                 Mux(S186,S204,S205,S206)
	S208= GPRegs.WData=a>>b[26:31]                              Path(S207,S187)
	S209= CtrlMux39.1=0                                         Premise(F28073)
	S210= CtrlMux39.2=1                                         Premise(F28074)
	S211= Mux39.Out=rS                                          Mux(S190,S209,S210)
	S212= GPRegs.WReg=rS                                        Path(S211,S188)
	S213= GPRegs[rS]=a>>b[26:31]                                GPRegs-Write(S212,S208,S197)
	S214= CtrlMux62.1=1                                         Premise(F28103)
	S215= Mux62.Out=Carry(a>>b[26:31])                          Mux(S192,S214)
	S216= XER.CAIn=Carry(a>>b[26:31])                           Path(S215,S193)
	S217= XER[CA]=Carry(a>>b[26:31])                            XER-CA-Write(S216,S198)

WB/	S196= PC[NIA]=addr+4                                        PC-Hold(S169,S194,S195)
	S203= CRRegs[CR0]={Compare0(a>>b[26:31]),so}                CRRegs-CR0-Write(S202,S199)
	S213= GPRegs[rS]=a>>b[26:31]                                GPRegs-Write(S212,S208,S197)
	S217= XER[CA]=Carry(a>>b[26:31])                            XER-CA-Write(S216,S198)

