<stg><name>atan2_cordic<float></name>


<trans_list>

<trans id="143" from="1" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
</and_exp><and_exp><literal name="or_ln757_1" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="1" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
<literal name="and_ln762" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="1" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="1" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln766" val="1"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="1" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="1" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="icmp_ln824_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="1" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="icmp_ln824_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="1" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="1" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln746_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln746_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="21" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="22" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="23" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="24" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="25" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %y_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y_in

]]></Node>
<StgValue><ssdm name="y_in_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_V = bitcast i32 %x_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="23" op_0_bw="32">
<![CDATA[
:5 %tmp_162 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:6 %data_V_6 = bitcast i32 %y_in_read

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_6, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_281"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="23" op_0_bw="32">
<![CDATA[
:9 %tmp_164 = trunc i32 %data_V_6

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln757 = icmp_eq  i8 %tmp_163, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln757"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %xor_ln18 = xor i1 %icmp_ln757, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12 %icmp_ln828 = icmp_eq  i23 %tmp_164, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln828"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %or_ln757 = or i1 %icmp_ln828, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="or_ln757"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln18 = br i1 %or_ln757, void %UnifiedReturnBlock, void %.critedge384

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge384:0 %icmp_ln757_1 = icmp_eq  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln757_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge384:1 %xor_ln18_1 = xor i1 %icmp_ln757_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.critedge384:2 %icmp_ln828_1 = icmp_eq  i23 %tmp_162, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln828_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge384:3 %or_ln757_1 = or i1 %icmp_ln828_1, i1 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln757_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge384:4 %br_ln18 = br i1 %or_ln757_1, void %UnifiedReturnBlock, void %.critedge385

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge385:0 %icmp_ln824 = icmp_eq  i8 %tmp_163, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge385:1 %br_ln762 = br i1 %icmp_ln824, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %and_ln762 = and i1 %icmp_ln828, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="and_ln762"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln762 = br i1 %and_ln762, void, void

]]></Node>
<StgValue><ssdm name="br_ln762"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
<literal name="and_ln762" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln764 = br i1 %icmp_ln828, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln764"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:0 %icmp_ln824_1 = icmp_eq  i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln824_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
.critedge:1 %trunc_ln766 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln766"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:2 %or_ln766 = or i8 %trunc_ln766, i8 %tmp

]]></Node>
<StgValue><ssdm name="or_ln766"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:3 %tmp_39 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
.critedge:4 %tmp_40 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_39, i8 %or_ln766

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.critedge:5 %icmp_ln766 = icmp_eq  i23 %tmp_40, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln766"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:6 %br_ln766 = br i1 %icmp_ln766, void %.critedge262, void

]]></Node>
<StgValue><ssdm name="br_ln766"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln766" val="0"/>
</and_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge262:0 %br_ln771 = br i1 %icmp_ln824, void %.critedge264, void

]]></Node>
<StgValue><ssdm name="br_ln771"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge264:0 %br_ln776 = br i1 %icmp_ln824_1, void %_Z13generic_isinfIfEiT_.exit, void

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_Z13generic_isinfIfEiT_.exit:0 %tmp_41 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %p_Result_s, i1 %p_Result_281

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIfEiT_.exit:1 %and_ln18 = and i1 %icmp_ln757_1, i1 %icmp_ln828_1

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z13generic_isinfIfEiT_.exit:2 %and_ln18_1 = and i1 %icmp_ln757, i1 %icmp_ln828

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13generic_isinfIfEiT_.exit:3 %br_ln794 = br i1 %and_ln18, void %.critedge266, void %_Z13generic_isinfIfEiT_.exit334

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge266:0 %br_ln808 = br i1 %and_ln18_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="32">
<![CDATA[
:0 %p_Result_288 = trunc i32 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_288"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
:1 %zext_ln368 = zext i31 %p_Result_288

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
:2 %a = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="32">
<![CDATA[
:3 %p_Result_289 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_289"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
:4 %zext_ln368_1 = zext i31 %p_Result_289

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
:5 %b = bitcast i32 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:6 %p_Result_290 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %p_Result_289

]]></Node>
<StgValue><ssdm name="p_Result_290"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:7 %p_Result_291 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %p_Result_288

]]></Node>
<StgValue><ssdm name="p_Result_291"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %icmp_ln824_2 = icmp_eq  i32 %p_Result_290, i32 %p_Result_291

]]></Node>
<StgValue><ssdm name="icmp_ln824_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln744 = br i1 %icmp_ln824_2, void, void %atan2_cordic_Q1<float>.exit

]]></Node>
<StgValue><ssdm name="br_ln744"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="icmp_ln824_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln746 = icmp_ne  i8 %tmp_163, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln746"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="icmp_ln824_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln746_1 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln746_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="icmp_ln824_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_42 = fcmp_ogt  i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13generic_isinfIfEiT_.exit334:0 %br_ln794 = br i1 %and_ln18_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln802 = switch i2 %tmp_41, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln802"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln805 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln804 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln806 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln806"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:0 %switch_ln795 = switch i2 %tmp_41, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln795"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="1"/>
<literal name="tmp_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln798 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln798"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="1"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln797 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln797"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="1"/>
<literal name="and_ln18_1" val="1"/>
<literal name="tmp_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln799 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln799"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="1"/>
<literal name="and_ln762" val="0"/>
<literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln766" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln772 = br i1 %p_Result_s, void %.critedge263, void

]]></Node>
<StgValue><ssdm name="br_ln772"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %or_ln746 = or i1 %icmp_ln828, i1 %icmp_ln746

]]></Node>
<StgValue><ssdm name="or_ln746"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %or_ln746_1 = or i1 %icmp_ln828_1, i1 %icmp_ln746_1

]]></Node>
<StgValue><ssdm name="or_ln746_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %and_ln746 = and i1 %or_ln746, i1 %or_ln746_1

]]></Node>
<StgValue><ssdm name="and_ln746"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_42 = fcmp_ogt  i32 %a, i32 %b

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln746_1 = and i1 %and_ln746, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln746_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln746 = br i1 %and_ln746_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln746"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="126">
<![CDATA[
:0 %tmp_i_160 = call i32 @atan2_generic<float>, i32 %a, i32 %b, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i_160"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="126">
<![CDATA[
:0 %tmp_i_160 = call i32 @atan2_generic<float>, i32 %a, i32 %b, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i_160"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln749 = br void %atan2_cordic_Q1<float>.exit

]]></Node>
<StgValue><ssdm name="br_ln749"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="126">
<![CDATA[
:0 %tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="126">
<![CDATA[
:0 %tmp_i = call i32 @atan2_generic<float>, i32 %b, i32 %a, i126 %cordic_ctab_table_128_V

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_i = fsub i32 1.5708, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_i = fsub i32 1.5708, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_i = fsub i32 1.5708, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_i = fsub i32 1.5708, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_i = fsub i32 1.5708, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln747 = br void %atan2_cordic_Q1<float>.exit

]]></Node>
<StgValue><ssdm name="br_ln747"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
atan2_cordic_Q1<float>.exit:0 %c = phi i32 %sub_i, void, i32 %tmp_i_160, void, i32 0.785398, void

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
atan2_cordic_Q1<float>.exit:1 %d = fsub i32 3.14159, i32 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="107" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
atan2_cordic_Q1<float>.exit:1 %d = fsub i32 3.14159, i32 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="108" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
atan2_cordic_Q1<float>.exit:1 %d = fsub i32 3.14159, i32 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="109" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
atan2_cordic_Q1<float>.exit:1 %d = fsub i32 3.14159, i32 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
atan2_cordic_Q1<float>.exit:1 %d = fsub i32 3.14159, i32 %c

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
atan2_cordic_Q1<float>.exit:2 %switch_ln818 = switch i2 %tmp_41, void %UnifiedReturnBlock, i2 3, void, i2 1, void, i2 2, void

]]></Node>
<StgValue><ssdm name="switch_ln818"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln824 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln824"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln822 = bitcast i32 %c

]]></Node>
<StgValue><ssdm name="bitcast_ln822"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %xor_ln822 = xor i32 %bitcast_ln822, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln822"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln822_1 = bitcast i32 %xor_ln822

]]></Node>
<StgValue><ssdm name="bitcast_ln822_1"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln822 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln822"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln826 = bitcast i32 %d

]]></Node>
<StgValue><ssdm name="bitcast_ln826"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %xor_ln826 = xor i32 %bitcast_ln826, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln826"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln826_1 = bitcast i32 %xor_ln826

]]></Node>
<StgValue><ssdm name="bitcast_ln826_1"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln757" val="1"/>
<literal name="or_ln757_1" val="1"/>
<literal name="icmp_ln824" val="0"/>
<literal name="icmp_ln766" val="0"/>
<literal name="icmp_ln824_1" val="0"/>
<literal name="and_ln18" val="0"/>
<literal name="and_ln18_1" val="0"/>
<literal name="tmp_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln826 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln826"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i32 %select_ln809, void, i32 %bitcast_ln351, void, i32 %bitcast_ln351_2, void, i32 %bitcast_ln351_3, void, i32 %bitcast_ln351_4, void, i32 %bitcast_ln351_5, void %.critedge263, i32 %bitcast_ln351_6, void, i32 -2.35619, void, i32 2.35619, void, i32 -0.785398, void, i32 -3.14159, void, i32 3.14159, void, i32 -0, void, i32 %bitcast_ln826_1, void, i32 %d, void, i32 %bitcast_ln822_1, void, i32 nan, void, i32 nan, void %.critedge384, i32 %c, void %atan2_cordic_Q1<float>.exit, i32 0.785398, void, i32 0, void

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln830 = ret i32 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln830"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="123" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %select_ln809 = select i1 %p_Result_281, i32 -1.5708, i32 1.5708

]]></Node>
<StgValue><ssdm name="select_ln809"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln830 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:0 %p_Result_287 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_281, i31 1070141403

]]></Node>
<StgValue><ssdm name="p_Result_287"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln351_6 = bitcast i32 %p_Result_287

]]></Node>
<StgValue><ssdm name="bitcast_ln351_6"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln777 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln777"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
.critedge263:0 %p_Result_286 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_281, i31 0

]]></Node>
<StgValue><ssdm name="p_Result_286"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.critedge263:1 %bitcast_ln351_5 = bitcast i32 %p_Result_286

]]></Node>
<StgValue><ssdm name="bitcast_ln351_5"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.critedge263:2 %br_ln775 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln775"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:0 %p_Result_285 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_281, i31 1078530011

]]></Node>
<StgValue><ssdm name="p_Result_285"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln351_4 = bitcast i32 %p_Result_285

]]></Node>
<StgValue><ssdm name="bitcast_ln351_4"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln773 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln773"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:0 %p_Result_284 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_281, i31 1070141403

]]></Node>
<StgValue><ssdm name="p_Result_284"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln351_3 = bitcast i32 %p_Result_284

]]></Node>
<StgValue><ssdm name="bitcast_ln351_3"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln767 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="137" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:0 %p_Result_283 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_281, i31 0

]]></Node>
<StgValue><ssdm name="p_Result_283"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln351_2 = bitcast i32 %p_Result_283

]]></Node>
<StgValue><ssdm name="bitcast_ln351_2"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln765 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln765"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
:0 %p_Result_282 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_281, i31 1078530011

]]></Node>
<StgValue><ssdm name="p_Result_282"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln351 = bitcast i32 %p_Result_282

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln763 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
