// Seed: 113945087
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    input wand id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri id_8
);
  supply1 id_10 = (1) == 1;
  supply1 id_11;
  tri0 id_12 = id_11 ^ 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    input wand id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14
);
  assign id_8 = 1'b0;
  wire id_16, id_17;
  wire id_18;
  module_0(
      id_7, id_2, id_4, id_2, id_2, id_13, id_6, id_10, id_2
  );
  wire id_19, id_20;
endmodule
