!PADS-POWERPCB-V9.3-BASIC-250L! DESIGN DATABASE ASCII FILE 1.
*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

UNITS        1              2=Inches 1=Metric 0=Mils
USERGRID     15000  15000   Space between USER grid points
MAXIMUMLAYER 2              Maximum routing layer 
WORKLEVEL    2              Level items will be created on
DISPLAYLEVEL 1              toggle for displaying working level last
LAYERPAIR    1      2       Layer pair used to route connection
VIAMODE      T              Type of via to use when routing between layers
LINEWIDTH    228600         Width items will be created with
TEXTSIZE     3810000 381000  Height and LineWidth text will be created with
JOBTIME      276            Amount of time spent on this PCB design
DOTGRID      3810000 3810000  Space between graphic dots
SCALE        8.183          Scale of window expansion
ORIGIN       381000000 381000000  User defined origin location
WINDOWCENTER 473326190 419778519  Point defining the center of the window
BACKUPTIME   5              Number of minutes between database backups
REAL WIDTH   150000         Widths greater then this are displayed real size
ALLSIGONOFF  1              All signal nets displayed on/off
REFNAMESIZE  3810000 381000  Height and LineWidth used by part ref. names
HIGHLIGHT    1              Highlight nets flag
JOBNAME      Lilith-POC.pcb
CONCOL 1
FBGCOL 1 0
HATCHGRID    381000         Copper pour hatching grid
TEARDROP     2713690        Teardrop tracks
THERLINEWID  228600         Copper pour thermal line width
PSVIAGRID    15000  15000   Push & Shove Via Grid
PADFILLWID   381000         CAM finger pad fill width
THERSMDWID   228600         Copper pour thermal line width for SMD
MINHATAREA   0              Minimum hatch area
HATCHMODE    0              Hatch generation mode
HATCHDISP    1              Hatch display flag
DRILLHOLE    228600         Drill hole checking spacing
MITRERADII   0.5 1.0 1.5 2.0 2.5 3.0 3.5
MITRETYPE    1              Mitring type
HATCHRAD     0.500000       Hatch outline smoothing radius
MITREANG     180 180 180 180 180 180 90 
HATCHANG     0              Hatch angle
THERFLAGS    15798289       Copper pour thermal line flags
DRLOVERSIZE  114300         Drill oversize for plated holes
PLANERAD     0.000000       Plane outline smoothing radius
PLANEFLAGS   OUTLINE THERMALS Y Y Y N N Y Y Y N Y Y Y N Y Y Y N N   Plane and Test Points flags
COMPHEIGHT   0              Board Top Component Height Restriction
KPTHATCHGRID 3810000        Copper pour hatching grid
BOTCMPHEIGHT 0              Board Bottom Component Height Restriction
FANOUTGRID   15000  15000   Fanout grid
FANOUTLENGTH 9525000        Maximum fanout length
ROUTERFLAGS  10479121       Autorouter specific flags
VERIFYFLAGS  788293         Verify Design flags
FABCHKFLAGS  3967           Fabrication checks flags
ATMAXSIZE    114300         Acid Traps Maximum Size
ATMAXANGLE   161999820      Acid Traps Maximum Angle
SLMINCOPPER  114300         Slivers Minimum Copper
SLMINMASK    114300         Slivers Minimum Mask
STMINCLEAR   5              Starved Thermal Minimum Clearance
STMINSPOKES  4              Starved Thermal Minimum Spokes
TPMINWIDTH   114300         Minimum Trace Width
TPMINSIZE    114300         Mimimum Pad Size
SSMINGAP     114300         Silk Screen Over Pads Minimum Gap
SBMINGAP     114300         Solder Bridges Minimum Gap
SBLAYER      1              Solder Bridges Layer
ARPTOM       114300         Pad To Mask Annular Ring
ARPTOMLAYER  1              Pad To Mask Annular Ring Layer
ARDTOM       114300         Drill To Mask Annular Ring
ARDTOMLAYER  1              Drill To Mask Annular Ring Layer
ARDTOP       114300         Drill To Pad Annular Ring
ARDTOPLAYER  0              Drill To Pad Annular Ring Layer
VIAPSPACING  3810000        Via patterns via spacing
VIAPSHAPE    228600         Via patterns via to shape spacing
VIAPTOTRACE  -1             Via patterns via to edge spacing
VIAPFILL     1              Via patterns fill type
VIAPSHSIG    GND
VIAPSHVIA    POWERVIA
VIAPFLAG     4              Via patterns flags
FLOWFLAGS    0              Flow Flags
PLNSEPGAP    228600         Plane separation gap
IDFSHAPELAY  0              IDF shapes layer

TEARDROPDATA     90     90 
*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION PARENT
{
NET_CLASS DATA
{
NET_CLASS POWER
{
NET +1V8-ETH-OUT
NET +3V3
NET +1V8-ETH
NET +5V
NET GND
NET +3V3_ETH
NET +1V8
}
}
GROUP DATA
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 228600
VIA_TO_TRACK 228600
VIA_TO_VIA 228600
PAD_TO_TRACK 228600
PAD_TO_VIA 228600
PAD_TO_PAD 228600
SMD_TO_TRACK 228600
SMD_TO_VIA 228600
SMD_TO_PAD 228600
SMD_TO_SMD 228600
COPPER_TO_TRACK 228600
COPPER_TO_VIA 228600
COPPER_TO_PAD 228600
COPPER_TO_SMD 228600
COPPER_TO_COPPER 228600
TEXT_TO_TRACK 228600
TEXT_TO_VIA 228600
TEXT_TO_PAD 228600
TEXT_TO_SMD 228600
OUTLINE_TO_TRACK 228600
OUTLINE_TO_VIA 228600
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 228600
OUTLINE_TO_COPPER 228600
DRILL_TO_TRACK 228600
DRILL_TO_VIA 228600
DRILL_TO_PAD 228600
DRILL_TO_SMD 228600
DRILL_TO_COPPER 228600
SAME_NET_SMD_TO_VIA 228600
SAME_NET_SMD_TO_CRN 228600
SAME_NET_VIA_TO_VIA 228600
SAME_NET_PAD_TO_CRN 228600
MIN_TRACK_WIDTH 228600
REC_TRACK_WIDTH 228600
MAX_TRACK_WIDTH 228600
DRILL_TO_DRILL 228600
BODY_TO_BODY 228600
SAME_NET_TRACK_TO_CRN 228600
}
}
RULE_SET (2)
{
FOR :
{
NET_CLASS POWER
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 228600
VIA_TO_TRACK 228600
VIA_TO_VIA 228600
PAD_TO_TRACK 228600
PAD_TO_VIA 228600
PAD_TO_PAD 228600
SMD_TO_TRACK 228600
SMD_TO_VIA 228600
SMD_TO_PAD 228600
SMD_TO_SMD 228600
COPPER_TO_TRACK 228600
COPPER_TO_VIA 228600
COPPER_TO_PAD 228600
COPPER_TO_SMD 228600
COPPER_TO_COPPER 228600
TEXT_TO_TRACK 228600
TEXT_TO_VIA 228600
TEXT_TO_PAD 228600
TEXT_TO_SMD 228600
OUTLINE_TO_TRACK 228600
OUTLINE_TO_VIA 228600
OUTLINE_TO_PAD 228600
OUTLINE_TO_SMD 228600
OUTLINE_TO_COPPER 228600
DRILL_TO_TRACK 228600
DRILL_TO_VIA 228600
DRILL_TO_PAD 228600
DRILL_TO_SMD 228600
DRILL_TO_COPPER 228600
SAME_NET_SMD_TO_VIA 228600
SAME_NET_SMD_TO_CRN 228600
SAME_NET_VIA_TO_VIA 228600
SAME_NET_PAD_TO_CRN 228600
MIN_TRACK_WIDTH 450000
REC_TRACK_WIDTH 450000
MAX_TRACK_WIDTH 450000
DRILL_TO_DRILL 228600
BODY_TO_BODY 228600
SAME_NET_TRACK_TO_CRN 228600
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 1904999940
STUB_LENGTH 0
PARALLEL_LENGTH 38100000
PARALLEL_GAP 7620000
TANDEM_LENGTH 38100000
TANDEM_GAP 7620000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 7620000
MATCH_LENGTH_TOLERANCE 7620000
}
}
RULE_SET (4)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
MAX_NUMBER_OF_VIAS -1
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE STANDARDVIA
VALID_VIA_TYPE POWERVIA
}
}
RULE_SET (5)
{
FOR :
{
NET_CLASS POWER
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
MAX_NUMBER_OF_VIAS -1
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE POWERVIA
}
}
DIF_PAIR D1
{
NET ETH-TD-
NET ETH-TD+
MIN_LENGTH 0
MAX_LENGTH 17068800000
GAP 228600
MAX_OBSTACLE_SIZE 952500
MAX_OBSTACLE_NUMBER 3
WIDTH 228600
MAX_SEPARATION_DISTANCE 0
}
DIF_PAIR D2
{
NET ETH-RD-
NET ETH-RD+
MIN_LENGTH 0
MAX_LENGTH 17068800000
GAP 228600
MAX_OBSTACLE_SIZE 952500
MAX_OBSTACLE_NUMBER 3
WIDTH 228600
MAX_SEPARATION_DISTANCE 0
}
DIF_PAIR D3
{
NET HDPA
NET HDMA
MIN_LENGTH 0
MAX_LENGTH 17068800000
GAP 457200
MAX_OBSTACLE_SIZE 952500
MAX_OBSTACLE_NUMBER 3
WIDTH 228600
MAX_SEPARATION_DISTANCE 0
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTES DICTIONARY
{
ATTRIBUTE Rules.Fanout.Alignment
{
TYPE LIST N
{
Aligned
Alternate
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Alignment.Multi-Row
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Direction
{
TYPE LIST N
{
Inside
Outside
Both Sides
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.ViaSpacing
{
TYPE LIST N
{
Use Grid
1 Trace
2 Trace
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Pin
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.SMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Via
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Sharing.Trace
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.Plane
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.Signal
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Nets.UnusedPins
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Length.Unlimited
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.Length.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.AlignmentBGA
{
TYPE LIST N
{
Diagonal
Quadrant
X-pattern
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.DirectionBGA
{
TYPE LIST N
{
45
135
225
315
Clockwise
Counterclockwise
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Fanout.DirectionBGAstaggered
{
TYPE LIST N
{
Horizontal
Vertical
}
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Side
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Corner
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.AnyAngle
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.PadEntry.Soft
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.FitInside
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.Center
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.ViaAtSMD.Ends
{
TYPE BOOLEAN
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Trace.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Via.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Pad.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.SMD.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Copper.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Text.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Board.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Trace
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.Pad
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Clearance.Drill.SMD
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.SMD.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.SMD.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Via.Via
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Pad.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.SameNet.Trace.Crn
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 38100000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Minimum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Recommended
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Rules.Width.Maximum
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE PowerGround
{
TYPE BOOLEAN
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
MIN -100kV
MAX 100kV
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Geometry.Height
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 952500000dbunit
INHERITANCE PCB
INHERITANCE PART PARTTYPE DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 1000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Model
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Model File
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Sim Direction
{
TYPE LIST N
{
SIM_BOTH
SIM_IN
SIM_OUT
}
INHERITANCE PIN
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Frequency
{
TYPE QUANTITY
QUANTITY Frequency
ABBR Hz
UNIT Hertz
MIN 0Hz
MAX 1000GHz
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Duty Cycle
{
TYPE QUANTITY
QUANTITY 
ABBR %
UNIT percent
MIN 0%
MAX 100%
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Signal Type
{
TYPE LIST N
{
Address
Analog High Speed
Analog Low Speed
Clock
Data
Do Not Analyze
Power Supply
Strobe
}
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model File
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE HyperLynx.Default IC.Model Pin
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Strategy.Fanout.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pass
{
TYPE LIST N
{
No
Yes
Done
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.PlanePriority
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Priority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.DiffPairPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.MLGPriority
{
TYPE INTEGER
MIN 0
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.FormatId
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipWidth
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipHeight
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MinLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WToWDistance
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WBtoPad
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxAngle
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WB1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuideCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuide1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPAssignment1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Marker_Shape
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_NumberPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_AngularPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_Suffix
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Text_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Line_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Preview_Type
{
TYPE INTEGER
MIN 1
MAX 5
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Use
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.X
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Y
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Min
{
TYPE INTEGER
MIN 3
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Max
{
TYPE INTEGER
MIN 4
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Gap.Min
{
TYPE INTEGER
MIN 1
MAX 10
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.HierarchyLevel
{
TYPE INTEGER
MIN 1
MAX 8
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Arcs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Ratio
{
TYPE FLOAT
MIN 0.5
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MaxChannelWidth
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 381000000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.SoftLengthRrules
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MeanderBeforeTune
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.ExtraLengthPercent
{
TYPE INTEGER
MIN 0
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE MatchLength.Name
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Planning.Scheduled
{
TYPE BOOLEAN
INHERITANCE NET
ECO_REGISTRATION Y
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Library.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Design.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictPairTuneInGap
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictSmallAccordionsInPairs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.TunePairsToZeroTolerance
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.MinControlledLength
{
TYPE FLOAT
MIN 20
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.MaxIrregularLength
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE CAM.Solder mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Paste mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Apply Oversize To All Pads
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CHK.Use Visible Workspace Box for Latium Checking
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Single Sided Board
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DxDesigner.ProjectFilePath
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.DesignName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.RootBlock
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.MainSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.TempSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Bridges
{
TYPE FREETEXT N
INHERITANCE NET
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
}
ATTRIBUTE VALUES
{
NET HDPA
{
Strategy.Route.DiffPairPriority 2
}
NET HDMA
{
Strategy.Route.DiffPairPriority 3
}
NET ETH-RD-
{
Strategy.Route.DiffPairPriority 6
}
NET ETH-RD+
{
Strategy.Route.DiffPairPriority 7
}
NET ETH-TD-
{
Strategy.Route.DiffPairPriority 4
}
NET ETH-TD+
{
Strategy.Route.DiffPairPriority 5
}
NETCLASS POWER
{
Strategy.Route.Priority 1
}
PART R5
{
Value 10k
}
PART R6
{
Value 39R
}
PART R7
{
Value 39R
}
PART R8
{
Value 39R
}
PART R9
{
Value 39R
}
PART R10
{
Value 15k
}
PART R11
{
Value 22k
}
PART C39
{
Value 10uF
}
PART C40
{
Value 10uF
}
PART C41
{
Value 10uF
}
PART L2
{
Value 180R
}
PART L3
{
Value 180R
}
PART Y1
{
Value 50MHz
}
PART R12
{
Value 49R9
}
PART R13
{
Value 49R9
}
PART R14
{
Value 49R9
}
PART R15
{
Value 49R9
}
PART C50
{
Value 10uF
}
PART R16
{
Value 6k49
}
PART R17
{
Value 10k
}
PART R18
{
Value 220R
}
PART R19
{
Value 10k
}
PART R20
{
Value 10k
}
PART R21
{
Value 10k
}
PART C33
{
Value 100nF
}
PART C37
{
Value 100nF
}
PART C38
{
Value 100nF
}
PART C64
{
Value 1nF
}
PART L4
{
Value 180R
}
PART Y2
{
Value 6MHz
}
PART Y3
{
Value 18.432MHz
}
PART R1
{
Value 27R
}
PART R2
{
Value 27R
}
PART R22
{
Value 1k5
}
PART R23
{
Value 10k
}
PART R24
{
Value 10k
}
PART R25
{
Value 10k
}
PART R26
{
Value 10k
}
PART R27
{
Value 10k
}
PART R28
{
Value 10k
}
PART R29
{
Value 10k
}
PART R3
{
Value 470R
}
PART R30
{
Value 100k
}
PART R31
{
Value 10k
}
PART R32
{
Value 10k
}
PART R33
{
Value 10k
}
PART R34
{
Value 10k
}
PART R4
{
Value 1k5
}
PART C67
{
Value 10uF
}
PART C69
{
Value 10uF
}
PART C71
{
Value 10uF
}
PART R35
{
Value 470R
}
DECAL 0402
{
Design.Timestamp 1999.08.31.15.21.39
}
DECAL TSOP54-400
{
Design.Timestamp 2011.12.10.14.48.07
}
DECAL PQFP208
{
Design.Timestamp 2011.12.11.13.59.38
}
DECAL SIP-8P
{
Design.Timestamp 2011.12.12.21.47.13
}
DECAL HEADER16
{
Design.Timestamp 2011.12.12.21.45.43
}
DECAL 0603
{
Design.Timestamp 1999.08.31.15.21.39
}
DECAL USB-A1HSW6
{
Design.Timestamp 2012.01.11.21.05.04
}
DECAL USB-B1HSW6
{
Design.Timestamp 2012.01.11.21.31.40
}
DECAL 1210
{
Design.Timestamp 1999.08.31.15.21.39
}
DECAL QFP48-2
{
Design.Timestamp 2012.03.10.11.52.27
}
DECAL 1206-POL
{
Design.Timestamp 2012.01.18.22.23.22
Rules.ViaAtSMD No
Rules.Fanout.Alignment Alternate
Rules.Fanout.AlignmentBGA Quadrant
Rules.Fanout.Direction Both Sides
Rules.Fanout.DirectionBGA 45
Rules.Fanout.DirectionBGAstaggered Horizontal
Rules.Fanout.ViaSpacing Use Grid
Rules.Fanout.Alignment.Multi-Row Yes
Rules.Fanout.Length.Maximum 2.54000mm
Rules.Fanout.Length.Unlimited No
Rules.Fanout.Nets.Plane Yes
Rules.Fanout.Nets.Signal No
Rules.Fanout.Nets.UnusedPins No
Rules.Fanout.Sharing.Pin No
Rules.Fanout.Sharing.SMD Yes
Rules.Fanout.Sharing.Trace No
Rules.Fanout.Sharing.Via Yes
Rules.PadEntry.AnyAngle No
Rules.PadEntry.Corner No
Rules.PadEntry.Side Yes
Rules.PadEntry.Soft No
Rules.ViaAtSMD.Center Yes
Rules.ViaAtSMD.Ends Yes
Rules.ViaAtSMD.FitInside Yes
}
DECAL OSCSC250P320X500X100-4L
{
Design.Timestamp 2012.01.18.22.23.22
Geometry.Height 1mm
}
DECAL SMJ102-S88I-DS-11
{
Design.Timestamp 2012.01.18.22.50.57
}
DECAL LED0603
{
Design.Timestamp 2012.01.18.23.27.43
}
DECAL SO16
{
Design.Timestamp 2012.03.07.22.43.03
}
DECAL SC70-5
{
Design.Timestamp 2012.03.11.09.50.09
}
DECAL SOT23-6
{
Design.Timestamp 2012.03.10.21.33.29
}
DECAL SW_MINI_SMT
{
Design.Timestamp 2012.03.10.22.09.07
}
DECAL USB-M2XF
{
Design.Timestamp 2012.03.10.13.48.44
}
DECAL MICROSD
{
Design.Timestamp 2012.03.12.23.10.00
}
DECAL JACK_2.1MM
{
Design.Timestamp 2012.03.20.21.04.58
}
DECAL SOT223
{
Design.Timestamp 2012.03.22.20.34.14
}
DECAL HOLE-3MM
{
Design.Timestamp 2012.03.22.22.06.37
}
PARTTYPE CAP0402
{
Design.Timestamp 2011.12.11.22.48.16
Value 100pF
}
PARTTYPE MT48LC16M16A2
{
Design.Timestamp 2011.12.11.13.53.40
}
PARTTYPE ARDUINO_COM
{
Design.Timestamp 2011.12.12.21.48.02
}
PARTTYPE ARDUINO_PWMH
{
Design.Timestamp 2011.12.12.21.48.10
}
PARTTYPE ARDUINO_PWML
{
Design.Timestamp 2011.12.12.21.48.17
}
PARTTYPE ARDUINO_XIOH
{
Design.Timestamp 2011.12.12.21.49.16
}
PARTTYPE AT91SAM9XE128
{
Design.Timestamp 2011.12.15.07.32.00
}
PARTTYPE CAP0603
{
Design.Timestamp 2012.01.08.16.51.06
Tolerance 
Value 10nF
}
PARTTYPE RES0603
{
Design.Timestamp 2004.12.22.19.44.43
Tolerance 
Value ???
}
PARTTYPE ARDUINO_XIOL
{
Design.Timestamp 2011.12.12.21.49.24
}
PARTTYPE USBA
{
Design.Timestamp 2012.01.11.21.17.05
}
PARTTYPE USBB
{
Design.Timestamp 2012.01.11.22.05.15
Value USB_B 90°
}
PARTTYPE FUSE-PTC-RESETTABLE
{
Design.Timestamp 2012.01.11.22.51.43
Value 500 mA
}
PARTTYPE KS8721_12
{
Design.Timestamp 2012.01.11.23.11.45
Value KSZ8041TL / KSZ8041FTL
}
PARTTYPE CAP-POL-1206
{
Design.Timestamp 2012.01.16.21.45.32
Value ???
}
PARTTYPE FERRITE-0603
{
Design.Timestamp 2012.01.16.21.26.48
Value ???
}
PARTTYPE OSC
{
Design.Timestamp 2012.01.17.23.13.37
Value ???
}
PARTTYPE RJ45-MAGNETIC
{
Design.Timestamp 2012.01.18.22.55.02
}
PARTTYPE LED0603
{
Design.Timestamp 2012.01.18.23.30.31
}
PARTTYPE ARDUINO_ADCL
{
Design.Timestamp 2011.12.12.21.48.50
}
PARTTYPE MCP3008
{
Design.Timestamp 2012.03.07.22.46.30
}
PARTTYPE 74LVC1G125DCK
{
Design.Timestamp 2012.03.11.09.51.05
}
PARTTYPE 93C46B
{
Design.Timestamp 2012.03.10.21.35.53
}
PARTTYPE ARDUINO_ADCH
{
Design.Timestamp 2011.12.12.21.48.36
}
PARTTYPE FT2232D
{
Design.Timestamp 2012.03.10.11.54.37
}
PARTTYPE SW-SMD-SMALL
{
Design.Timestamp 2012.03.10.22.13.35
}
PARTTYPE USBB-MINI
{
Design.Timestamp 2012.03.10.13.49.57
}
PARTTYPE MICROSD
{
Design.Timestamp 2012.03.12.23.13.58
}
PARTTYPE JACK_2.1MM
{
Design.Timestamp 2012.03.22.21.12.55
}
PARTTYPE LD1117-1.8-SOT223
{
Design.Timestamp 2012.03.22.21.07.50
}
PARTTYPE LD1117-3.3-SOT223
{
Design.Timestamp 2012.03.22.20.46.43
}
PARTTYPE LD1117-5-SOT223
{
Design.Timestamp 2012.03.22.20.45.38
}
PARTTYPE HOLE-3MM
{
Design.Timestamp 2012.03.22.22.07.25
}
PCB DEFAULT
{
Accordion.HierarchyLevel 8
Accordion.Amplitude.Max 30
Accordion.Amplitude.Min 3
Accordion.Gap.Min 1
Accordion.Miters.Arcs No
Accordion.Miters.Ratio 1.5
AutoDimensioning.Line_Layer 0
AutoDimensioning.Marker_Shape YYNNNY
AutoDimensioning.Preview_Type 1
AutoDimensioning.Text_AngularPrecision 0 0 0
AutoDimensioning.Text_Layer 0
AutoDimensioning.Text_NumberPrecision 0 1 2
AutoDimensioning.Text_Suffix mil##mm##"
"CAM.Apply Oversize To All Pads" Yes
"CHK.Use Visible Workspace Box for Latium Checking" No
DiffPair.MaxIrregularLength 19050000dbunit
DiffPair.MinControlledLength 80
DiffPair.RestrictPairTuneInGap No
DiffPair.RestrictSmallAccordionsInPairs No
DiffPair.TunePairsToZeroTolerance Yes
Placement.Grid.Use No
Placement.Grid.X 2.54000mm
Placement.Grid.Y 2.54000mm
Routing.ExtraLengthPercent 100
Routing.MaxChannelWidth 2.54000mm
Routing.MeanderBeforeTune Yes
Routing.SoftLengthRrules Yes
Rules.ViaAtSMD No
Rules.Fanout.Alignment Alternate
Rules.Fanout.AlignmentBGA Quadrant
Rules.Fanout.Direction Both Sides
Rules.Fanout.DirectionBGA 45
Rules.Fanout.DirectionBGAstaggered Horizontal
Rules.Fanout.ViaSpacing 1 Trace
Rules.Fanout.Alignment.Multi-Row Yes
Rules.Fanout.Length.Maximum 6.35000mm
Rules.Fanout.Length.Unlimited Yes
Rules.Fanout.Nets.Plane Yes
Rules.Fanout.Nets.Signal Yes
Rules.Fanout.Nets.UnusedPins No
Rules.Fanout.Sharing.Pin Yes
Rules.Fanout.Sharing.SMD Yes
Rules.Fanout.Sharing.Trace Yes
Rules.Fanout.Sharing.Via Yes
Rules.PadEntry.AnyAngle No
Rules.PadEntry.Corner Yes
Rules.PadEntry.Side Yes
Rules.PadEntry.Soft Yes
Rules.ViaAtSMD.Center Yes
Rules.ViaAtSMD.Ends Yes
Rules.ViaAtSMD.FitInside Yes
"Single Sided Board" No
Strategy.Center.Intensity Low
Strategy.Center.Pass No
Strategy.Center.Pause No
Strategy.Center.PlanePriority 0
Strategy.Center.Priority 1
Strategy.Center.Protect No
Strategy.Fanout.Intensity High
Strategy.Fanout.Pass Done
Strategy.Fanout.Pause No
Strategy.Fanout.PlanePriority 0
Strategy.Fanout.Priority 1
Strategy.Fanout.Protect No
Strategy.Miters.Intensity Low
Strategy.Miters.Pass No
Strategy.Miters.Pause No
Strategy.Miters.PlanePriority 0
Strategy.Miters.Priority 1
Strategy.Miters.Protect No
Strategy.Optimize.Intensity High
Strategy.Optimize.Pass Done
Strategy.Optimize.Pause No
Strategy.Optimize.PlanePriority 0
Strategy.Optimize.Priority 1
Strategy.Optimize.Protect No
Strategy.Patterns.Intensity High
Strategy.Patterns.Pass Done
Strategy.Patterns.Pause No
Strategy.Patterns.PlanePriority 0
Strategy.Patterns.Priority 1
Strategy.Patterns.Protect No
Strategy.Route.Intensity High
Strategy.Route.Pass Done
Strategy.Route.Pause No
Strategy.Route.PlanePriority 0
Strategy.Route.Priority 8
Strategy.Route.Protect No
Strategy.TestPoint.Intensity Low
Strategy.TestPoint.Pass No
Strategy.TestPoint.Pause No
Strategy.TestPoint.PlanePriority 0
Strategy.TestPoint.Priority 1
Strategy.TestPoint.Protect No
Strategy.Tune.Intensity Medium
Strategy.Tune.Pass No
Strategy.Tune.Pause No
Strategy.Tune.PlanePriority 0
Strategy.Tune.Priority 1
Strategy.Tune.Protect No
}
}

*END*     OF ASCII OUTPUT FILE
