#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x287ba20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x287bbb0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x2870360 .functor NOT 1, L_0x28b84b0, C4<0>, C4<0>, C4<0>;
L_0x28b81c0 .functor XOR 1, L_0x28b7ff0, L_0x28b8120, C4<0>, C4<0>;
L_0x28b83a0 .functor XOR 1, L_0x28b81c0, L_0x28b82d0, C4<0>, C4<0>;
v0x28a6520_0 .net *"_ivl_10", 0 0, L_0x28b82d0;  1 drivers
v0x28a6620_0 .net *"_ivl_12", 0 0, L_0x28b83a0;  1 drivers
v0x28a6700_0 .net *"_ivl_2", 0 0, L_0x28b7f50;  1 drivers
v0x28a67c0_0 .net *"_ivl_4", 0 0, L_0x28b7ff0;  1 drivers
v0x28a68a0_0 .net *"_ivl_6", 0 0, L_0x28b8120;  1 drivers
v0x28a69d0_0 .net *"_ivl_8", 0 0, L_0x28b81c0;  1 drivers
v0x28a6ab0_0 .var "clk", 0 0;
v0x28a6b50_0 .net "reset", 0 0, v0x28a5a00_0;  1 drivers
v0x28a6bf0_0 .net "shift_ena_dut", 0 0, v0x28a60d0_0;  1 drivers
v0x28a6c90_0 .net "shift_ena_ref", 0 0, L_0x28b7df0;  1 drivers
v0x28a6d30_0 .var/2u "stats1", 159 0;
v0x28a6dd0_0 .var/2u "strobe", 0 0;
v0x28a6e90_0 .net "tb_match", 0 0, L_0x28b84b0;  1 drivers
v0x28a6f50_0 .net "tb_mismatch", 0 0, L_0x2870360;  1 drivers
E_0x28770b0/0 .event negedge, v0x28a52a0_0;
E_0x28770b0/1 .event posedge, v0x28a52a0_0;
E_0x28770b0 .event/or E_0x28770b0/0, E_0x28770b0/1;
L_0x28b7f50 .concat [ 1 0 0 0], L_0x28b7df0;
L_0x28b7ff0 .concat [ 1 0 0 0], L_0x28b7df0;
L_0x28b8120 .concat [ 1 0 0 0], v0x28a60d0_0;
L_0x28b82d0 .concat [ 1 0 0 0], L_0x28b7df0;
L_0x28b84b0 .cmp/eeq 1, L_0x28b7f50, L_0x28b83a0;
S_0x287bd40 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x287bbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x284aa40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x284aa80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x284aac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x284ab00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x284ab40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x28b7650 .functor OR 1, L_0x28b7200, L_0x28b74b0, C4<0>, C4<0>;
L_0x28b7a20 .functor OR 1, L_0x28b7650, L_0x28b78a0, C4<0>, C4<0>;
L_0x28b7df0 .functor OR 1, L_0x28b7a20, L_0x28b7c60, C4<0>, C4<0>;
v0x286cc20_0 .net *"_ivl_0", 31 0, L_0x28a7090;  1 drivers
L_0x7f05a6fa50a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28a4420_0 .net *"_ivl_11", 28 0, L_0x7f05a6fa50a8;  1 drivers
L_0x7f05a6fa50f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x28a4500_0 .net/2u *"_ivl_12", 31 0, L_0x7f05a6fa50f0;  1 drivers
v0x28a45f0_0 .net *"_ivl_14", 0 0, L_0x28b74b0;  1 drivers
v0x28a46b0_0 .net *"_ivl_17", 0 0, L_0x28b7650;  1 drivers
v0x28a47c0_0 .net *"_ivl_18", 31 0, L_0x28b7760;  1 drivers
L_0x7f05a6fa5138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28a48a0_0 .net *"_ivl_21", 28 0, L_0x7f05a6fa5138;  1 drivers
L_0x7f05a6fa5180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x28a4980_0 .net/2u *"_ivl_22", 31 0, L_0x7f05a6fa5180;  1 drivers
v0x28a4a60_0 .net *"_ivl_24", 0 0, L_0x28b78a0;  1 drivers
v0x28a4b20_0 .net *"_ivl_27", 0 0, L_0x28b7a20;  1 drivers
v0x28a4be0_0 .net *"_ivl_28", 31 0, L_0x28b7b30;  1 drivers
L_0x7f05a6fa5018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28a4cc0_0 .net *"_ivl_3", 28 0, L_0x7f05a6fa5018;  1 drivers
L_0x7f05a6fa51c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28a4da0_0 .net *"_ivl_31", 28 0, L_0x7f05a6fa51c8;  1 drivers
L_0x7f05a6fa5210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x28a4e80_0 .net/2u *"_ivl_32", 31 0, L_0x7f05a6fa5210;  1 drivers
v0x28a4f60_0 .net *"_ivl_34", 0 0, L_0x28b7c60;  1 drivers
L_0x7f05a6fa5060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28a5020_0 .net/2u *"_ivl_4", 31 0, L_0x7f05a6fa5060;  1 drivers
v0x28a5100_0 .net *"_ivl_6", 0 0, L_0x28b7200;  1 drivers
v0x28a51c0_0 .net *"_ivl_8", 31 0, L_0x28b7370;  1 drivers
v0x28a52a0_0 .net "clk", 0 0, v0x28a6ab0_0;  1 drivers
v0x28a5360_0 .var "next", 2 0;
v0x28a5440_0 .net "reset", 0 0, v0x28a5a00_0;  alias, 1 drivers
v0x28a5500_0 .net "shift_ena", 0 0, L_0x28b7df0;  alias, 1 drivers
v0x28a55c0_0 .var "state", 2 0;
E_0x2877300 .event posedge, v0x28a52a0_0;
E_0x2877e10 .event anyedge, v0x28a55c0_0;
L_0x28a7090 .concat [ 3 29 0 0], v0x28a55c0_0, L_0x7f05a6fa5018;
L_0x28b7200 .cmp/eq 32, L_0x28a7090, L_0x7f05a6fa5060;
L_0x28b7370 .concat [ 3 29 0 0], v0x28a55c0_0, L_0x7f05a6fa50a8;
L_0x28b74b0 .cmp/eq 32, L_0x28b7370, L_0x7f05a6fa50f0;
L_0x28b7760 .concat [ 3 29 0 0], v0x28a55c0_0, L_0x7f05a6fa5138;
L_0x28b78a0 .cmp/eq 32, L_0x28b7760, L_0x7f05a6fa5180;
L_0x28b7b30 .concat [ 3 29 0 0], v0x28a55c0_0, L_0x7f05a6fa51c8;
L_0x28b7c60 .cmp/eq 32, L_0x28b7b30, L_0x7f05a6fa5210;
S_0x28a5720 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x287bbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x28a5940_0 .net "clk", 0 0, v0x28a6ab0_0;  alias, 1 drivers
v0x28a5a00_0 .var "reset", 0 0;
E_0x285f9f0 .event negedge, v0x28a52a0_0;
S_0x28a5af0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x287bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x28a5d00 .param/l "ENABLE_CYCLES" 1 4 7, +C4<00000000000000000000000000000100>;
v0x28a5df0_0 .net "clk", 0 0, v0x28a6ab0_0;  alias, 1 drivers
v0x28a5f00_0 .var "next_state", 1 0;
v0x28a5fe0_0 .net "reset", 0 0, v0x28a5a00_0;  alias, 1 drivers
v0x28a60d0_0 .var "shift_ena", 0 0;
v0x28a6170_0 .var "state", 1 0;
E_0x28857c0 .event anyedge, v0x28a6170_0;
S_0x28a6320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x287bbb0;
 .timescale -12 -12;
E_0x2885ae0 .event anyedge, v0x28a6dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28a6dd0_0;
    %nor/r;
    %assign/vec4 v0x28a6dd0_0, 0;
    %wait E_0x2885ae0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28a5720;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x285f9f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x28a5a00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x287bd40;
T_2 ;
Ewait_0 .event/or E_0x2877e10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x28a55c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x28a5360_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x28a5360_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x28a5360_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x28a5360_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x28a5360_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x287bd40;
T_3 ;
    %wait E_0x2877300;
    %load/vec4 v0x28a5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x28a55c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x28a5360_0;
    %assign/vec4 v0x28a55c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x28a5af0;
T_4 ;
    %wait E_0x2877300;
    %load/vec4 v0x28a5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x28a6170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x28a60d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x28a5f00_0;
    %assign/vec4 v0x28a6170_0, 0;
    %load/vec4 v0x28a6170_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x28a60d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28a5af0;
T_5 ;
    %wait E_0x28857c0;
    %load/vec4 v0x28a6170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %load/vec4 v0x28a6170_0;
    %addi 1, 0, 2;
    %store/vec4 v0x28a5f00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28a60d0_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x28a5f00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28a60d0_0, 0, 1;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x28a5f00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a60d0_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x287bbb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a6ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28a6dd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x287bbb0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28a6ab0_0;
    %inv;
    %store/vec4 v0x28a6ab0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x287bbb0;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28a5940_0, v0x28a6f50_0, v0x28a6ab0_0, v0x28a6b50_0, v0x28a6c90_0, v0x28a6bf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x287bbb0;
T_9 ;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x287bbb0;
T_10 ;
    %wait E_0x28770b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a6d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a6d30_0, 4, 32;
    %load/vec4 v0x28a6e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a6d30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28a6d30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a6d30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28a6c90_0;
    %load/vec4 v0x28a6c90_0;
    %load/vec4 v0x28a6bf0_0;
    %xor;
    %load/vec4 v0x28a6c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a6d30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28a6d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28a6d30_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/review2015_fsmshift/iter0/response13/top_module.sv";
