Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sat Jan  7 19:15:08 2023
| Host             : LAPTOP-LNVQH7PL running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.685        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.586        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 81.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.135 |        8 |       --- |             --- |
| Slice Logic    |     0.138 |   104701 |       --- |             --- |
|   LUT as Logic |     0.104 |    45386 |     63400 |           71.59 |
|   CARRY4       |     0.021 |     7844 |     15850 |           49.49 |
|   Register     |     0.011 |    37874 |    126800 |           29.87 |
|   F7/F8 Muxes  |     0.002 |     5123 |     63400 |            8.08 |
|   Others       |     0.000 |       49 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |     0.200 |    64132 |       --- |             --- |
| MMCM           |     0.106 |        1 |         6 |           16.67 |
| I/O            |     0.006 |       19 |       210 |            9.05 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.685 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.491 |       0.474 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------+-----------------+
| Clock                | Domain                        | Constraint (ns) |
+----------------------+-------------------------------+-----------------+
| CLK100MHZ            | CLK100MHZ                     |            10.0 |
| clk_out1_clk_wiz_0   | clk50/inst/clk_out1_clk_wiz_0 |            10.0 |
| clk_out1_clk_wiz_0_1 | clk50/inst/clk_out1_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0   | clk50/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clk50/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | CLK100MHZ                     |            10.0 |
+----------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| Main            |     0.586 |
|   Command_Unit  |     0.298 |
|     ALU_CONTROL |     0.271 |
|       add       |     0.271 |
|     Display_OP  |     0.002 |
|   Mem_A         |     0.051 |
|   Mem_B         |     0.040 |
|   UART_RX       |     0.049 |
|   clk50         |     0.106 |
|     inst        |     0.106 |
+-----------------+-----------+


