#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun 26 10:23:35 2024
# Process ID: 4388
# Current directory: C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11916 C:\Users\kichi\Documents\Kichi@git\verilog-learning\prj\BRAM_test\BRAM_test.xpr
# Log file: C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/vivado.log
# Journal file: C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/BRAM_test.xpr
open_bd_design {C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/BRAM_test.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/kichi/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/ip_repo} [current_project]
update_ip_catalog
ipx::edit_ip_in_project -upgrade true -name pl_ram_ctrl_v2_0_project -directory C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/BRAM_test.tmp/pl_ram_ctrl_v2_0_project c:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/ip_repo/pl_ram_ctrl_2.0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/ip_repo/pl_ram_ctrl_2.0/component.xml
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pl_ram_ctrl:2.0 pl_ram_ctrl_0
endgroup
set_property location {1 -135 -368} [get_bd_cells pl_ram_ctrl_0]
set_property location {1 -126 -167} [get_bd_cells pl_ram_ctrl_0]
set_property location {1 -133 -365} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins pl_ram_ctrl_0/BRAM_PORT] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells PS7/processing_system7_0]
endgroup
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells PS7/processing_system7_0]
endgroup
connect_bd_net [get_bd_pins pl_ram_ctrl_0/write_end] [get_bd_pins PS7/processing_system7_0/IRQ_F2P]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/pl_ram_ctrl_0/S00_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pl_ram_ctrl_0/S00_AXI]
endgroup
set_property range 64K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {C:/Users/kichi/Documents/Kichi@git/verilog-learning/prj/BRAM_test/BRAM_test.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets PS7/processing_system7_0_M_AXI_GP0] [get_bd_intf_nets PS7/ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets PS7/Conn1] [get_bd_intf_nets PS7/Conn2] [get_bd_intf_nets PS7/Conn3] [get_bd_cells PS7/ps7_0_axi_periph]
delete_bd_objs [get_bd_nets PS7/processing_system7_0_FCLK_RESET0_N] [get_bd_nets PS7/rst_ps7_0_125M_peripheral_aresetn] [get_bd_cells PS7/rst_ps7_0_125M]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_o] [get_bd_nets xlslice_0_Dout1] [get_bd_nets xlslice_1_Dout] [get_bd_nets xlslice_2_Dout] [get_bd_nets c_counter_binary_0_Q] [get_bd_nets xlslice_3_Dout] [get_bd_cells xlslice_0] [get_bd_cells xlslice_1] [get_bd_cells xlslice_2] [get_bd_cells xlslice_clk] [get_bd_cells xlslice_3]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o] [get_bd_nets xlconstant_0_dout] [get_bd_intf_nets signal_split_0_M_AXIS_PORT1] [get_bd_intf_nets signal_split_0_M_AXIS_PORT2] [get_bd_cells signal_split_0]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells c_counter_binary_0]
delete_bd_objs [get_bd_intf_nets PS7_M01_AXI1] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
regenerate_bd_layout
regenerate_bd_layout -routing
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
regenerate_bd_layout
regenerate_bd_layout -routing
