{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628985781964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628985781974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 14 17:03:01 2021 " "Processing started: Sat Aug 14 17:03:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628985781974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985781974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPRO_System -c FPRO_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPRO_System -c FPRO_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985781974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628985782807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628985782807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/fpro.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/fpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro " "Found entity 1: fpro" {  } { { "fpro/synthesis/fpro.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fpro/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fpro/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_irq_mapper " "Found entity 1: fpro_irq_mapper" {  } { { "fpro/synthesis/submodules/fpro_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0 " "Found entity 1: fpro_mm_interconnect_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_004" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "fpro/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "fpro/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_rsp_mux " "Found entity 1: fpro_mm_interconnect_0_rsp_mux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791565 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_rsp_demux " "Found entity 1: fpro_mm_interconnect_0_rsp_demux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_cmd_mux " "Found entity 1: fpro_mm_interconnect_0_cmd_mux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_cmd_demux " "Found entity 1: fpro_mm_interconnect_0_cmd_demux" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791593 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791593 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791593 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791593 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "fpro/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "fpro/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "fpro/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "fpro/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_006_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_006_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791615 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router_006 " "Found entity 2: fpro_mm_interconnect_0_router_006" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_002_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_002_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791625 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router_002 " "Found entity 2: fpro_mm_interconnect_0_router_002" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpro_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpro_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fpro_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628985791625 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 fpro_mm_interconnect_0_router.sv(234) " "Verilog HDL Expression warning at fpro_mm_interconnect_0_router.sv(234): truncated literal to match 32 bits" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1628985791625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_mm_interconnect_0_router_default_decode " "Found entity 1: fpro_mm_interconnect_0_router_default_decode" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791625 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_mm_interconnect_0_router " "Found entity 2: fpro_mm_interconnect_0_router" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpro/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpro/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpro/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sysid_qsys_0 " "Found entity 1: fpro_sysid_qsys_0" {  } { { "fpro/synthesis/submodules/fpro_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fpro/synthesis/submodules/fpro_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sdram_pll_dffpipe_l2c " "Found entity 1: fpro_sdram_pll_dffpipe_l2c" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791665 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_sdram_pll_stdsync_sv6 " "Found entity 2: fpro_sdram_pll_stdsync_sv6" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791665 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpro_sdram_pll_altpll_vg92 " "Found entity 3: fpro_sdram_pll_altpll_vg92" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791665 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpro_sdram_pll " "Found entity 4: fpro_sdram_pll" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fpro/synthesis/submodules/fpro_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_sdram_input_efifo_module " "Found entity 1: fpro_sdram_input_efifo_module" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791673 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_sdram " "Found entity 2: fpro_sdram" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_onchip_memory2_0 " "Found entity 1: fpro_onchip_memory2_0" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0 " "Found entity 1: fpro_nios2_gen2_0" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fpro_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpro_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fpro_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpro_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fpro_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpro_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fpro_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpro_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fpro_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpro_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fpro_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpro_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fpro_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpro_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fpro_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpro_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fpro_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpro_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fpro_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpro_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fpro_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpro_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fpro_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpro_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fpro_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpro_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fpro_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpro_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fpro_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpro_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fpro_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpro_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fpro_nios2_gen2_0_cpu_nios2_oci" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpro_nios2_gen2_0_cpu " "Found entity 21: fpro_nios2_gen2_0_cpu" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fpro_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpro_nios2_gen2_0_cpu_test_bench " "Found entity 1: fpro_nios2_gen2_0_cpu_test_bench" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpro/synthesis/submodules/avalon_to_fpro_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_fpro_bridge " "Found entity 1: avalon_to_fpro_bridge" {  } { { "fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/avalon_to_fpro_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_gpo.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_gpo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_gpo " "Found entity 1: chu_gpo" {  } { { "chu_gpo.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_timer " "Found entity 1: chu_timer" {  } { { "chu_timer.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_mmio_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_mmio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_mmio_controller " "Found entity 1: chu_mmio_controller" {  } { { "chu_mmio_controller.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_mmio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_gpi.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_gpi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_gpi " "Found entity 1: chu_gpi" {  } { { "chu_gpi.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio_sys_vanilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmio_sys_vanilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mmio_sys_vanilla " "Found entity 1: mmio_sys_vanilla" {  } { { "mmio_sys_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.sv" "" { Text "C:/Users/augh/Documents/FPRO/baud_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifoController " "Found entity 1: fifoController" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/augh/Documents/FPRO/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chu_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file chu_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chu_uart " "Found entity 1: chu_uart" {  } { { "chu_uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_to_fpro_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_to_fpro_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_to_fpro_bridge " "Found entity 1: avalon_to_fpro_bridge" {  } { { "avalon_to_fpro_bridge.sv" "" { Text "C:/Users/augh/Documents/FPRO/avalon_to_fpro_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcs_top_vanilla.sv 1 1 " "Found 1 design units, including 1 entities, in source file mcs_top_vanilla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcs_top_vanilla " "Found entity 1: mcs_top_vanilla" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985791826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985791826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_done_tick uart.sv(42) " "Verilog HDL Implicit Net warning at uart.sv(42): created implicit net for \"wr_done_tick\"" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985791826 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mcs_top_vanilla.sv(44) " "Verilog HDL Implicit Net warning at mcs_top_vanilla.sv(44): created implicit net for \"reset\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985791826 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(318) " "Verilog HDL or VHDL warning at fpro_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628985791847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(328) " "Verilog HDL or VHDL warning at fpro_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628985791847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(338) " "Verilog HDL or VHDL warning at fpro_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628985791847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fpro_sdram.v(682) " "Verilog HDL or VHDL warning at fpro_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1628985791847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcs_top_vanilla " "Elaborating entity \"mcs_top_vanilla\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcs_top_vanilla.sv(18) " "Output port \"HEX0\" at mcs_top_vanilla.sv(18) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcs_top_vanilla.sv(19) " "Output port \"HEX1\" at mcs_top_vanilla.sv(19) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcs_top_vanilla.sv(20) " "Output port \"HEX2\" at mcs_top_vanilla.sv(20) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcs_top_vanilla.sv(21) " "Output port \"HEX3\" at mcs_top_vanilla.sv(21) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mcs_top_vanilla.sv(22) " "Output port \"HEX4\" at mcs_top_vanilla.sv(22) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 "|mcs_top_vanilla"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mcs_top_vanilla.sv(23) " "Output port \"HEX5\" at mcs_top_vanilla.sv(23) has no driver" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628985792139 "|mcs_top_vanilla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio_sys_vanilla mmio_sys_vanilla:mmio_unit " "Elaborating entity \"mmio_sys_vanilla\" for hierarchy \"mmio_sys_vanilla:mmio_unit\"" {  } { { "mcs_top_vanilla.sv" "mmio_unit" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_mmio_controller mmio_sys_vanilla:mmio_unit\|chu_mmio_controller:ctrl_unit " "Elaborating entity \"chu_mmio_controller\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_mmio_controller:ctrl_unit\"" {  } { { "mmio_sys_vanilla.sv" "ctrl_unit" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_timer mmio_sys_vanilla:mmio_unit\|chu_timer:timer_slot0 " "Elaborating entity \"chu_timer\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_timer:timer_slot0\"" {  } { { "mmio_sys_vanilla.sv" "timer_slot0" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_uart mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1 " "Elaborating entity \"chu_uart\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\"" {  } { { "mmio_sys_vanilla.sv" "uart_slot1" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792180 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx 0 chu_uart.sv(17) " "Net \"rx\" at chu_uart.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "chu_uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628985792180 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit " "Elaborating entity \"uart\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\"" {  } { { "chu_uart.sv" "uart_unit" { Text "C:/Users/augh/Documents/FPRO/chu_uart.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792198 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_done_tick 0 uart.sv(42) " "Net \"wr_done_tick\" at uart.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "uart.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628985792198 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|baud_gen:baud_gen_unit " "Elaborating entity \"baud_gen\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|baud_gen:baud_gen_unit\"" {  } { { "uart.sv" "baud_gen_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 baud_gen.sv(21) " "Verilog HDL assignment warning at baud_gen.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "baud_gen.sv" "" { Text "C:/Users/augh/Documents/FPRO/baud_gen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792210 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|baud_gen:baud_gen_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_rx:uart_rx_unit " "Elaborating entity \"uart_rx\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_rx:uart_rx_unit\"" {  } { { "uart.sv" "uart_rx_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(59) " "Verilog HDL assignment warning at uart_rx.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792220 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(68) " "Verilog HDL assignment warning at uart_rx.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792220 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(71) " "Verilog HDL assignment warning at uart_rx.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792220 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(79) " "Verilog HDL assignment warning at uart_rx.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_rx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792220 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_rx:uart_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_tx:uart_tx_unit " "Elaborating entity \"uart_tx\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|uart_tx:uart_tx_unit\"" {  } { { "uart.sv" "uart_tx_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(68) " "Verilog HDL assignment warning at uart_tx.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792228 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(79) " "Verilog HDL assignment warning at uart_tx.sv(79): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792228 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(82) " "Verilog HDL assignment warning at uart_tx.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792228 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(92) " "Verilog HDL assignment warning at uart_tx.sv(92): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "C:/Users/augh/Documents/FPRO/uart_tx.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792228 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|uart_tx:uart_tx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit " "Elaborating entity \"fifo\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\"" {  } { { "uart.sv" "fifo_rx_unit" { Text "C:/Users/augh/Documents/FPRO/uart.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoController mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|fifoController:c_unit " "Elaborating entity \"fifoController\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|fifoController:c_unit\"" {  } { { "fifo.sv" "c_unit" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fifoController.sv(36) " "Verilog HDL assignment warning at fifoController.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792240 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|fifo:fifo_rx_unit|fifoController:c_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fifoController.sv(37) " "Verilog HDL assignment warning at fifoController.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "fifoController.sv" "" { Text "C:/Users/augh/Documents/FPRO/fifoController.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628985792240 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_uart:uart_slot1|uart:uart_unit|fifo:fifo_rx_unit|fifoController:c_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|reg_file:reg_unit " "Elaborating entity \"reg_file\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_rx_unit\|reg_file:reg_unit\"" {  } { { "fifo.sv" "reg_unit" { Text "C:/Users/augh/Documents/FPRO/fifo.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_gpo mmio_sys_vanilla:mmio_unit\|chu_gpo:gpo_slot2 " "Elaborating entity \"chu_gpo\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_gpo:gpo_slot2\"" {  } { { "mmio_sys_vanilla.sv" "gpo_slot2" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chu_gpi mmio_sys_vanilla:mmio_unit\|chu_gpi:gpi_slot3 " "Elaborating entity \"chu_gpi\" for hierarchy \"mmio_sys_vanilla:mmio_unit\|chu_gpi:gpi_slot3\"" {  } { { "mmio_sys_vanilla.sv" "gpi_slot3" { Text "C:/Users/augh/Documents/FPRO/mmio_sys_vanilla.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792301 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "din 0 chu_gpi.sv(17) " "Net \"din\" at chu_gpi.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "chu_gpi.sv" "" { Text "C:/Users/augh/Documents/FPRO/chu_gpi.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628985792301 "|mcs_top_vanilla|mmio_sys_vanilla:mmio_unit|chu_gpi:gpi_slot3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro fpro:u0 " "Elaborating entity \"fpro\" for hierarchy \"fpro:u0\"" {  } { { "mcs_top_vanilla.sv" "u0" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_to_fpro_bridge fpro:u0\|avalon_to_fpro_bridge:avalon_to_fpro_bridge_0 " "Elaborating entity \"avalon_to_fpro_bridge\" for hierarchy \"fpro:u0\|avalon_to_fpro_bridge:avalon_to_fpro_bridge_0\"" {  } { { "fpro/synthesis/fpro.v" "avalon_to_fpro_bridge_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0 fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fpro_nios2_gen2_0\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fpro/synthesis/fpro.v" "nios2_gen2_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fpro_nios2_gen2_0_cpu\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0.v" "cpu" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_test_bench fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_test_bench:the_fpro_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fpro_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_test_bench:the_fpro_nios2_gen2_0_cpu_test_bench\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_register_bank_a_module fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fpro_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792440 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628985792440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985792513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985792513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_a_module:fpro_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_register_bank_b_module fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_b_module:fpro_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fpro_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_register_bank_b_module:fpro_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_debug fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_debug:the_fpro_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792614 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628985792614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_break fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_break:the_fpro_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_break:the_fpro_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_xbrk fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_dbrk fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fpro_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_itrace fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_itrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_itrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_dtrace fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_td_mode fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\|fpro_nios2_gen2_0_cpu_nios2_oci_td_mode:fpro_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fpro_nios2_gen2_0_cpu_nios2_oci_dtrace\|fpro_nios2_gen2_0_cpu_nios2_oci_td_mode:fpro_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_fifo fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo\|fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_pib fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_pib:the_fpro_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_pib:the_fpro_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_oci_im fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_im:the_fpro_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_oci_im:the_fpro_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_avalon_reg fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_avalon_reg:the_fpro_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_avalon_reg:the_fpro_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_nios2_ocimem fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fpro_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_ociram_sp_ram_module fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fpro_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "fpro_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792726 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628985792726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985792787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985792787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_nios2_ocimem:the_fpro_nios2_gen2_0_cpu_nios2_ocimem\|fpro_nios2_gen2_0_cpu_ociram_sp_ram_module:fpro_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_debug_slave_wrapper fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fpro_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_debug_slave_tck fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_tck:the_fpro_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fpro_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_tck:the_fpro_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fpro_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_nios2_gen2_0_cpu_debug_slave_sysclk fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_sysclk:the_fpro_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fpro_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|fpro_nios2_gen2_0_cpu_debug_slave_sysclk:the_fpro_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fpro_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fpro_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985792897 ""}  } { { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628985792897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985792907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fpro:u0\|fpro_nios2_gen2_0:nios2_gen2_0\|fpro_nios2_gen2_0_cpu:cpu\|fpro_nios2_gen2_0_cpu_nios2_oci:the_fpro_nios2_gen2_0_cpu_nios2_oci\|fpro_nios2_gen2_0_cpu_debug_slave_wrapper:the_fpro_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fpro_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_onchip_memory2_0 fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fpro_onchip_memory2_0\" for hierarchy \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fpro/synthesis/fpro.v" "onchip_memory2_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpro_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fpro_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985793605 ""}  } { { "fpro/synthesis/submodules/fpro_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628985793605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqf1 " "Found entity 1: altsyncram_uqf1" {  } { { "db/altsyncram_uqf1.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_uqf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985793665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985793665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqf1 fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uqf1:auto_generated " "Elaborating entity \"altsyncram_uqf1\" for hierarchy \"fpro:u0\|fpro_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram fpro:u0\|fpro_sdram:sdram " "Elaborating entity \"fpro_sdram\" for hierarchy \"fpro:u0\|fpro_sdram:sdram\"" {  } { { "fpro/synthesis/fpro.v" "sdram" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_input_efifo_module fpro:u0\|fpro_sdram:sdram\|fpro_sdram_input_efifo_module:the_fpro_sdram_input_efifo_module " "Elaborating entity \"fpro_sdram_input_efifo_module\" for hierarchy \"fpro:u0\|fpro_sdram:sdram\|fpro_sdram_input_efifo_module:the_fpro_sdram_input_efifo_module\"" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "the_fpro_sdram_input_efifo_module" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll fpro:u0\|fpro_sdram_pll:sdram_pll " "Elaborating entity \"fpro_sdram_pll\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\"" {  } { { "fpro/synthesis/fpro.v" "sdram_pll" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll_stdsync_sv6 fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fpro_sdram_pll_stdsync_sv6\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "stdsync2" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll_dffpipe_l2c fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2\|fpro_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fpro_sdram_pll_dffpipe_l2c\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_stdsync_sv6:stdsync2\|fpro_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "dffpipe3" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sdram_pll_altpll_vg92 fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"fpro_sdram_pll_altpll_vg92\" for hierarchy \"fpro:u0\|fpro_sdram_pll:sdram_pll\|fpro_sdram_pll_altpll_vg92:sd1\"" {  } { { "fpro/synthesis/submodules/fpro_sdram_pll.v" "sd1" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_sysid_qsys_0 fpro:u0\|fpro_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fpro_sysid_qsys_0\" for hierarchy \"fpro:u0\|fpro_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fpro/synthesis/fpro.v" "sysid_qsys_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fpro_mm_interconnect_0\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fpro/synthesis/fpro.v" "mm_interconnect_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_to_fpro_bridge_0_avalon_mm_interface_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_to_fpro_bridge_0_avalon_mm_interface_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_to_fpro_bridge_0_avalon_mm_interface_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_to_fpro_bridge_0_avalon_mm_interface_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_to_fpro_bridge_0_avalon_mm_interface_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_to_fpro_bridge_0_avalon_mm_interface_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_to_fpro_bridge_0_avalon_mm_interface_agent_rsp_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_to_fpro_bridge_0_avalon_mm_interface_agent_rsp_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985793998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpro/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router " "Elaborating entity \"fpro_mm_interconnect_0_router\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "router" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router_default_decode fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router\|fpro_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fpro_mm_interconnect_0_router_default_decode\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router:router\|fpro_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router_002 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fpro_mm_interconnect_0_router_002\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_002:router_002\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "router_002" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router_002_default_decode fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_002:router_002\|fpro_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fpro_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_002:router_002\|fpro_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router_006 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"fpro_mm_interconnect_0_router_006\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_006:router_006\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "router_006" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_router_006_default_decode fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_006:router_006\|fpro_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"fpro_mm_interconnect_0_router_006_default_decode\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_router_006:router_006\|fpro_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_cmd_demux fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fpro_mm_interconnect_0_cmd_demux\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_cmd_mux fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fpro_mm_interconnect_0_cmd_mux\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_rsp_demux fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"fpro_mm_interconnect_0_rsp_demux\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_rsp_mux fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fpro_mm_interconnect_0_rsp_mux\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "fpro/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628985794281 "|mcs_top_vanilla|fpro:u0|fpro_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "fpro/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628985794281 "|mcs_top_vanilla|fpro:u0|fpro_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "fpro/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628985794281 "|mcs_top_vanilla|fpro:u0|fpro_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "crosser" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_avalon_st_adapter fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fpro_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fpro_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_avalon_st_adapter_004 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"fpro_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|fpro_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|fpro_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpro_irq_mapper fpro:u0\|fpro_irq_mapper:irq_mapper " "Elaborating entity \"fpro_irq_mapper\" for hierarchy \"fpro:u0\|fpro_irq_mapper:irq_mapper\"" {  } { { "fpro/synthesis/fpro.v" "irq_mapper" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fpro:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fpro:u0\|altera_reset_controller:rst_controller\"" {  } { { "fpro/synthesis/fpro.v" "rst_controller" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fpro:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fpro:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fpro/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fpro:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fpro:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fpro/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fpro:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fpro:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "fpro/synthesis/fpro.v" "rst_controller_001" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fpro:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fpro:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "fpro/synthesis/fpro.v" "rst_controller_002" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/fpro.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985794413 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1628985795758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.14.17:03:19 Progress: Loading sldeccfa76c/alt_sld_fab_wrapper_hw.tcl " "2021.08.14.17:03:19 Progress: Loading sldeccfa76c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985799434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985801497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985801613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985803459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985803559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985803643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985803744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985803759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985803759 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1628985804508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeccfa76c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeccfa76c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeccfa76c/alt_sld_fab.v" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985804762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985804762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985804840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985804840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985804847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985804847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985804925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985804925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985805010 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985805010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985805010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/augh/Documents/FPRO/db/ip/sldeccfa76c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985805079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985805079 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|array_reg_rtl_0 " "Inferred RAM node \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|array_reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1628985807456 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"fpro:u0\|fpro_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fpro/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628985807465 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1628985807465 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628985808787 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628985808787 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628985808787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985808821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"mmio_sys_vanilla:mmio_unit\|chu_uart:uart_slot1\|uart:uart_unit\|fifo:fifo_tx_unit\|reg_file:reg_unit\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628985808821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628985808821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ob1 " "Found entity 1: altsyncram_8ob1" {  } { { "db/altsyncram_8ob1.tdf" "" { Text "C:/Users/augh/Documents/FPRO/db/altsyncram_8ob1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628985808883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985808883 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628985809428 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 442 -1 0 } } { "fpro/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 356 -1 0 } } { "fpro/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "fpro/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fpro/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "fpro/synthesis/submodules/fpro_sdram.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram.v" 306 -1 0 } } { "fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "fpro/synthesis/submodules/fpro_sdram_pll.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/fpro_sdram_pll.v" 272 -1 0 } } { "fpro/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/FPRO/fpro/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1628985809569 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1628985809569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628985810639 "|mcs_top_vanilla|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628985810639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985810839 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "340 " "340 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628985812586 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1628985812702 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1628985812702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985812802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/augh/Documents/FPRO/output_files/FPRO_System.map.smsg " "Generated suppressed messages file C:/Users/augh/Documents/FPRO/output_files/FPRO_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985813627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628985816182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628985816182 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "mcs_top_vanilla.sv" "" { Text "C:/Users/augh/Documents/FPRO/mcs_top_vanilla.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628985816583 "|mcs_top_vanilla|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628985816583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3631 " "Implemented 3631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628985816599 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628985816599 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1628985816599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3377 " "Implemented 3377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628985816599 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1628985816599 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1628985816599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628985816599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628985816646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 14 17:03:36 2021 " "Processing ended: Sat Aug 14 17:03:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628985816646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628985816646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628985816646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628985816646 ""}
