$date
	Sat Jun 19 14:55:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module dut $end
$var wire 1 $ and1 $end
$var wire 1 % and2 $end
$var wire 1 " d $end
$var wire 1 # en $end
$var wire 1 & nd $end
$var wire 1 ' nor1 $end
$var wire 1 ( nor2 $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
1&
0%
0$
0#
0"
x!
$end
#10
0&
1"
#20
1(
0!
0'
1$
1&
0"
1#
#30
1!
1'
0$
0(
0&
1%
1"
#40
1&
0%
0"
0#
#50
0&
1"
#60
1&
0"
#70
1(
0!
0'
1$
1#
#80
1!
1'
0$
0(
0&
1%
1"
#90
0%
0#
#100
1&
0"
#110
