InstructionMemory.v,verilog,xil_defaultlib,../../../../lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
