(S (NP (VBG Deploying) (NML (NML (NN state)) (HYPH -) (PP (IN of) (HYPH -) (NP (DT the) (HYPH -) (NN art)))) (NNS CNNs)) (VP (VBZ requires) (NP (NP (ADJP (NN power) (HYPH -) (JJ hungry)) (NNS processors)) (CC and) (NP (NML (PP (IN off) (HYPH -) (NP (NN chip)))) (NN memory)))) (. .))
(S (NP (DT This)) (VP (VBZ precludes) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (NP (NNS CNNs)) (PP (IN in) (NP (NML (JJ low) (HYPH -) (NN power)) (VBN embedded) (NNS systems))))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (SBAR (S (NP (NP (NNP XNORBIN)) (, ,) (NP (NP (DT an) (NN accelerator)) (PP (IN for) (NP (NP (JJ binary) (NNS CNNs)) (PP (IN with) (NP (NP (NN computation)) (VP (ADVP (RB tightly)) (VBN coupled) (PP (IN to) (NP (NP (NN memory)) (PP (IN for) (NP (JJ aggressive) (NNS data)))))))))))) (VP (VBP reuse))))) (. .))
(S (PRN (S (VP (VBN Implemented) (PP (IN in) (NP (NNP UMC) (JJ 65nm) (NN technology)))))) (NP (NNP XNORBIN)) (VP (VBZ achieves) (NP (NP (DT an) (NN energy) (NN efficiency)) (PP (IN of) (NP (NP (CD 95) (NML (NN TOp) (HYPH /) (NN s) (HYPH /) (NN W))) (CC and) (NP (NP (DT an) (NN area) (NN efficiency)) (PP (IN of) (NP (NML (NML (CD 2.0) (NN TOp)) (HYPH /) (NML (NML (NN s) (HYPH /) (NN MGE)) (PP (IN at) (NP (CD 0.8))))) (NNP V.)))))))))
