{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743030439504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743030439511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 20:07:19 2025 " "Processing started: Wed Mar 26 20:07:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743030439511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030439511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pcihello -c pcihello " "Command: quartus_sta pcihello -c pcihello" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030439511 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1743030439700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030440859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030440859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030440907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030440907 ""}
{ "Info" "ISTA_SDC_FOUND" "pcihellocore/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'pcihellocore/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441767 ""}
{ "Info" "ISTA_SDC_FOUND" "pcihellocore/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'pcihellocore/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441893 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441909 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441915 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441917 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/pcihellocore/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441917 ""}
{ "Info" "ISTA_SDC_FOUND" "pcihello.sdc " "Reading SDC File: 'pcihello.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441929 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ pcihellocore:u0\|pcihellocore_pcie_hard_ip_0:pcie_hard_ip_0\|pcihellocore_pcie_hard_ip_0_altgx_internal:altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8:pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1743030441947 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441949 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/natha/downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc " "Reading SDC File: 'c:/users/natha/downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441955 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441957 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441957 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441957 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1743030441957 ""}  } { { "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" "" { Text "C:/Users/natha/Downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441957 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/natha/downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/natha/downloads/mapeamento/pcihello_restored/db/ip/pcihellocore/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441962 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030441989 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030441989 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030441989 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030441989 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030441989 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442020 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030442036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030442036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030442036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030442036 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1743030442036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1743030442058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030442106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030442106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030442106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030442106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030442106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442106 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1743030442138 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030442178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030443700 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444112 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444112 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444112 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444112 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444112 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444112 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444112 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444112 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444127 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444127 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444127 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444127 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444127 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444127 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444127 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444127 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444127 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444127 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444173 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444179 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1743030444207 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444495 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444495 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444495 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1743030444495 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444495 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444511 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444511 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444511 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_hard_ip_0\|altgx_internal\|pcihellocore_pcie_hard_ip_0_altgx_internal_alt_c3gxb_svh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1743030444511 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743030444552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444552 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030444559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030445159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030445162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 75 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743030445325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 20:07:25 2025 " "Processing ended: Wed Mar 26 20:07:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743030445325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743030445325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743030445325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1743030445325 ""}
