Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Mon Mar 11 16:57:19 2024
| Host              : weslie running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Video_DMA_timing_summary_routed.rpt -pb Video_DMA_timing_summary_routed.pb -rpx Video_DMA_timing_summary_routed.rpx -warn_on_violation
| Design            : Video_DMA
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: axi_vd_i/axi_read_1/inst/frame_readen_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: axi_vd_i/axi_write_0/inst/frame_written_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                19189        0.001        0.000                      0                19022        0.500        0.000                       0                  9028  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
sys_clk_p                                                                                            {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz                                                                                   {0.000 4.000}        7.999           125.013         
  clk_out2_clk_wiz                                                                                   {0.000 4.999}        9.999           100.010         
  clk_out3_clk_wiz                                                                                   {0.000 3.333}        6.666           150.015         
  clk_out4_clk_wiz                                                                                   {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.710        0.000                      0                 1050        0.026        0.000                      0                 1050       24.468        0.000                       0                   491  
sys_clk_p                                                                                                                                                                                                                                              0.500        0.000                       0                     1  
  clk_out1_clk_wiz                                                                                         5.534        0.000                      0                  441        0.001        0.000                      0                  441        3.458        0.000                       0                   219  
  clk_out2_clk_wiz                                                                                         7.707        0.000                      0                 6594        0.016        0.000                      0                 6594        4.457        0.000                       0                  2256  
  clk_out3_clk_wiz                                                                                         4.620        0.000                      0                 1839        0.024        0.000                      0                 1839        2.801        0.000                       0                   678  
  clk_out4_clk_wiz                                                                                         5.941        0.000                      0                 8907        0.012        0.000                      0                 8907        4.457        0.000                       0                  5383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.560        0.000                      0                    8                                                                        
clk_out2_clk_wiz                                                                                     clk_out1_clk_wiz                                                                                           0.065        0.000                      0                  159        0.080        0.000                      0                  134  
clk_out1_clk_wiz                                                                                     clk_out2_clk_wiz                                                                                           0.143        0.000                      0                   14        0.105        0.000                      0                    2  
clk_out3_clk_wiz                                                                                     clk_out2_clk_wiz                                                                                           1.499        0.000                      0                   20        0.193        0.000                      0                    2  
clk_out4_clk_wiz                                                                                     clk_out2_clk_wiz                                                                                           9.570        0.000                      0                   42                                                                        
clk_out2_clk_wiz                                                                                     clk_out3_clk_wiz                                                                                           1.583        0.000                      0                   13        0.309        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out4_clk_wiz                                                                                          49.520        0.000                      0                    8                                                                        
clk_out2_clk_wiz                                                                                     clk_out4_clk_wiz                                                                                           9.436        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out4_clk_wiz                                                                                     clk_out4_clk_wiz                                                                                           8.556        0.000                      0                   91        0.122        0.000                      0                   91  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.587        0.000                      0                  100        0.121        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.467ns (24.527%)  route 1.437ns (75.473%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.702ns (routing 0.868ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.702     7.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y200       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.240     7.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y197       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.108     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X109Y197       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     7.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.091     7.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X109Y197       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     8.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.998     9.055    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                 15.710    

Slack (MET) :             20.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.425ns  (logic 5.403ns (72.768%)  route 2.022ns (27.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 52.755 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.482ns (routing 0.789ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.156    31.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    31.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.152    31.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    31.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279    31.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X105Y203       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145    31.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.435    32.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.482    52.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.755    
                         clock uncertainty           -0.235    52.520    
    SLICE_X106Y202       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.446    
                         arrival time                         -32.425    
  -------------------------------------------------------------------
                         slack                                 20.021    

Slack (MET) :             20.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.425ns  (logic 5.403ns (72.768%)  route 2.022ns (27.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 52.755 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.482ns (routing 0.789ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.156    31.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    31.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.152    31.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    31.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279    31.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X105Y203       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145    31.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.435    32.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.482    52.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.755    
                         clock uncertainty           -0.235    52.520    
    SLICE_X106Y202       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.446    
                         arrival time                         -32.425    
  -------------------------------------------------------------------
                         slack                                 20.021    

Slack (MET) :             20.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.425ns  (logic 5.403ns (72.768%)  route 2.022ns (27.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 52.755 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.482ns (routing 0.789ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.156    31.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    31.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.152    31.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    31.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279    31.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X105Y203       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145    31.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.435    32.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.482    52.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.755    
                         clock uncertainty           -0.235    52.520    
    SLICE_X106Y202       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.446    
                         arrival time                         -32.425    
  -------------------------------------------------------------------
                         slack                                 20.021    

Slack (MET) :             20.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.425ns  (logic 5.403ns (72.768%)  route 2.022ns (27.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 52.755 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.482ns (routing 0.789ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.156    31.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    31.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.152    31.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    31.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279    31.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X105Y203       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145    31.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.435    32.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.482    52.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.755    
                         clock uncertainty           -0.235    52.520    
    SLICE_X106Y202       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.446    
                         arrival time                         -32.425    
  -------------------------------------------------------------------
                         slack                                 20.021    

Slack (MET) :             20.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.425ns  (logic 5.403ns (72.768%)  route 2.022ns (27.232%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 52.755 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.482ns (routing 0.789ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.156    31.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    31.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.152    31.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    31.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.279    31.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X105Y203       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145    31.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.435    32.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.482    52.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.755    
                         clock uncertainty           -0.235    52.520    
    SLICE_X106Y202       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.446    
                         arrival time                         -32.425    
  -------------------------------------------------------------------
                         slack                                 20.021    

Slack (MET) :             20.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.491ns  (logic 5.290ns (81.497%)  route 1.201ns (18.503%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 52.001 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.927ns (routing 0.474ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.789    30.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.022    30.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.105    31.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.076    31.092 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.190    31.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X105Y203       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.092    31.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.117    31.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592    51.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.927    52.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.001    
                         clock uncertainty           -0.235    51.766    
    SLICE_X106Y204       FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    51.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.722    
                         arrival time                         -31.491    
  -------------------------------------------------------------------
                         slack                                 20.231    

Slack (MET) :             20.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.276ns  (logic 5.212ns (83.047%)  route 1.064ns (16.953%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 52.000 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.926ns (routing 0.474ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.789    30.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.022    30.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.105    31.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.090    31.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.170    31.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592    51.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.926    52.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.000    
                         clock uncertainty           -0.235    51.765    
    SLICE_X106Y202       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.044    51.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         51.721    
                         arrival time                         -31.276    
  -------------------------------------------------------------------
                         slack                                 20.445    

Slack (MET) :             20.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.276ns  (logic 5.212ns (83.047%)  route 1.064ns (16.953%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 52.000 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.926ns (routing 0.474ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.789    30.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.022    30.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.105    31.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.090    31.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.170    31.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592    51.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.926    52.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.000    
                         clock uncertainty           -0.235    51.765    
    SLICE_X106Y202       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.044    51.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         51.721    
                         arrival time                         -31.276    
  -------------------------------------------------------------------
                         slack                                 20.445    

Slack (MET) :             20.445ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.276ns  (logic 5.212ns (83.047%)  route 1.064ns (16.953%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 52.000 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.926ns (routing 0.474ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.789    30.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X108Y201       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.022    30.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.105    31.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y202       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.090    31.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.170    31.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592    51.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.926    52.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.000    
                         clock uncertainty           -0.235    51.765    
    SLICE_X106Y202       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.044    51.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         51.721    
                         arrival time                         -31.276    
  -------------------------------------------------------------------
                         slack                                 20.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.081ns (48.214%)  route 0.087ns (51.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.141ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    4.290ns
  Clock Net Delay (Source):      1.496ns (routing 0.789ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.868ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.496     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.065     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]
    SLICE_X108Y199       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.022     2.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X108Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.692     7.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -4.290     2.851    
    SLICE_X108Y199       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.925ns (routing 0.474ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.526ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.925     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X108Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y197       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]/Q
                         net (fo=4, routed)           0.054     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]
    SLICE_X109Y197       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_1/O
                         net (fo=1, routed)           0.026     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_1_n_0
    SLICE_X109Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.055     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y197       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg/C
                         clock pessimism             -4.108     2.054    
    SLICE_X109Y197       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.930ns (routing 0.474ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.526ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.930     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X102Y201       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y201       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X102Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.047     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X102Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.137     2.017    
    SLICE_X102Y202       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.145ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    4.148ns
  Clock Net Delay (Source):      0.917ns (routing 0.474ns, distribution 0.443ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.526ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.917     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X106Y209       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y209       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/Q
                         net (fo=10, routed)          0.030     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]
    SLICE_X106Y209       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.006     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in__0[1]
    SLICE_X106Y209       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.038     6.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X106Y209       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                         clock pessimism             -4.148     1.997    
    SLICE_X106Y209       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.090ns (56.962%)  route 0.068ns (43.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.167ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    4.340ns
  Clock Net Delay (Source):      1.500ns (routing 0.789ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.868ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.500     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.059     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[2]
    SLICE_X101Y195       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.032     2.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_/O
                         net (fo=1, routed)           0.009     2.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i__n_0
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.718     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.340     2.827    
    SLICE_X101Y195       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.161ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.930ns (routing 0.474ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.526ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.930     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X105Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y199       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X105Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.054     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X105Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -4.151     2.010    
    SLICE_X105Y199       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.151ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    4.148ns
  Clock Net Delay (Source):      0.923ns (routing 0.474ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.526ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.923     1.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y202       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/Q
                         net (fo=4, routed)           0.029     2.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
    SLICE_X106Y202       LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[4]_i_1/O
                         net (fo=1, routed)           0.007     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[4]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.044     6.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism             -4.148     2.003    
    SLICE_X106Y202       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.160ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.150ns
  Clock Net Delay (Source):      0.930ns (routing 0.474ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.526ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.930     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X105Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.043 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.056     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X105Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.053     6.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X105Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -4.150     2.010    
    SLICE_X105Y200       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.160ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.929ns (routing 0.474ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.526ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.929     2.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X105Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y199       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.057     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X105Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.053     6.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X105Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.151     2.009    
    SLICE_X105Y199       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.153ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    4.149ns
  Clock Net Delay (Source):      0.924ns (routing 0.474ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.526ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.924     1.998    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y204       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/Q
                         net (fo=3, routed)           0.027     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]
    SLICE_X110Y204       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.016     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X110Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.046     6.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism             -4.149     2.004    
    SLICE_X110Y204       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y68    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X104Y207  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y1  clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.240ns (11.645%)  route 1.821ns (88.355%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 11.118 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.644ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.379     4.320    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X105Y151       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     4.357 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.362     4.719    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.448    11.118    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.465    10.653    
                         clock uncertainty           -0.058    10.595    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    10.253    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.343ns (14.370%)  route 2.044ns (85.631%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 11.093 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.644ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.689     4.630    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_i
    SLICE_X104Y156       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.682 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.203     4.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X104Y156       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.973 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.072     5.045    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.423    11.093    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism             -0.468    10.625    
                         clock uncertainty           -0.058    10.568    
    SLICE_X104Y156       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    10.593    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.343ns (14.406%)  route 2.038ns (85.594%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 11.093 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.644ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.689     4.630    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_i
    SLICE_X104Y156       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.682 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.203     4.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X104Y156       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     4.973 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.066     5.039    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.423    11.093    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.468    10.625    
                         clock uncertainty           -0.058    10.568    
    SLICE_X104Y156       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.593    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -5.039    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.240ns (11.724%)  route 1.807ns (88.276%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 11.177 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.644ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.439     4.380    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X104Y147       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.417 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.288     4.705    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.507    11.177    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.465    10.712    
                         clock uncertainty           -0.058    10.654    
    RAMB36_X4Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    10.260    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.240ns (12.097%)  route 1.744ns (87.903%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 11.118 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.644ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.379     4.320    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X105Y151       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     4.357 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.285     4.642    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.448    11.118    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.465    10.653    
                         clock uncertainty           -0.058    10.595    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.201    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.405ns (17.110%)  route 1.962ns (82.890%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.086 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.644ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.370     4.311    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/ram_wr_en_i
    SLICE_X106Y154       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.361 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__1/O
                         net (fo=4, routed)           0.288     4.649    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X106Y155       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.685 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_2/O
                         net (fo=1, routed)           0.206     4.891    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_2_n_0
    SLICE_X106Y155       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     5.007 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_1/O
                         net (fo=1, routed)           0.018     5.025    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_1_n_0
    SLICE_X106Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.416    11.086    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/C
                         clock pessimism             -0.468    10.618    
                         clock uncertainty           -0.058    10.561    
    SLICE_X106Y155       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.586    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.240ns (11.759%)  route 1.801ns (88.241%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 11.177 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.644ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.439     4.380    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X104Y147       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.417 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.282     4.699    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.507    11.177    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.465    10.712    
                         clock uncertainty           -0.058    10.654    
    RAMB36_X4Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.260    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.352ns (14.953%)  route 2.002ns (85.047%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 11.093 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.644ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.689     4.630    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_i
    SLICE_X104Y156       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.682 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.203     4.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X104Y156       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     4.982 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.030     5.012    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.423    11.093    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.468    10.625    
                         clock uncertainty           -0.058    10.568    
    SLICE_X104Y156       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.593    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.203ns (10.094%)  route 1.808ns (89.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 11.119 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.644ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.728     4.669    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y31         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.449    11.119    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y31         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.465    10.654    
                         clock uncertainty           -0.058    10.596    
    RAMB36_X4Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    10.254    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (clk_out1_clk_wiz rise@7.999ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.203ns (10.035%)  route 1.820ns (89.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.184 - 7.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.707ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.644ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.553     2.658    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X101Y144       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y144       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.738 f  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          1.080     3.818    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.941 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.740     4.681    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y28         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     8.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     8.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.431 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.646    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.670 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.514    11.184    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y28         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.465    10.719    
                         clock uncertainty           -0.058    10.661    
    RAMB36_X4Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    10.267    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  5.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.058ns (25.000%)  route 0.174ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.420ns (routing 0.644ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.420     3.091    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.149 r  s_axis_tdata_reg[5]/Q
                         net (fo=4, routed)           0.174     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.126ns (61.165%)  route 0.080ns (38.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Net Delay (Source):      1.369ns (routing 0.644ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.707ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.369     3.040    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y155       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.098 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.067     3.165    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[5]
    SLICE_X104Y156       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     3.233 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.013     3.246    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.611     2.716    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.468     3.184    
    SLICE_X104Y156       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.245    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.059ns (24.481%)  route 0.182ns (75.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.418ns (routing 0.644ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.418     3.089    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.148 r  s_axis_tdata_reg[1]/Q
                         net (fo=4, routed)           0.182     3.330    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.059ns (24.082%)  route 0.186ns (75.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.420ns (routing 0.644ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.420     3.091    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.150 r  s_axis_tdata_reg[6]/Q
                         net (fo=4, routed)           0.186     3.336    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.059ns (23.887%)  route 0.188ns (76.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.418ns (routing 0.644ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.418     3.089    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.148 r  s_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.188     3.336    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.058ns (23.108%)  route 0.193ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.417ns (routing 0.644ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.417     3.088    s_axis_aclk
    SLICE_X103Y152       FDRE                                         r  s_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y152       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.146 r  s_axis_tdata_reg[13]/Q
                         net (fo=4, routed)           0.193     3.339    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.124ns (54.626%)  route 0.103ns (45.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Net Delay (Source):      1.369ns (routing 0.644ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.707ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.369     3.040    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y155       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.098 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.067     3.165    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[5]
    SLICE_X104Y156       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.066     3.231 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.036     3.267    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.611     2.716    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.468     3.184    
    SLICE_X104Y156       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.244    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.061ns (20.678%)  route 0.234ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.367ns (routing 0.644ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.707ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.367     3.038    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X107Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y155       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.099 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/Q
                         net (fo=13, routed)          0.234     3.333    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[8]
    RAMB36_X4Y28         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.776     2.881    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y28         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.465     3.346    
    RAMB36_X4Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.045     3.301    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.058ns (21.561%)  route 0.211ns (78.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.418ns (routing 0.644ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.418     3.089    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y151       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.147 r  s_axis_tdata_reg[2]/Q
                         net (fo=4, routed)           0.211     3.358    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 s_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.059ns (21.771%)  route 0.212ns (78.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      1.417ns (routing 0.644ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.707ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.417     3.088    s_axis_aclk
    SLICE_X103Y152       FDRE                                         r  s_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y152       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.147 r  s_axis_tdata_reg[14]/Q
                         net (fo=4, routed)           0.212     3.359    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.780     2.885    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.465     3.351    
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                     -0.028     3.323    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         7.999
Sources:            { clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         7.999       6.644      RAMB36_X4Y29    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         7.999       6.644      RAMB36_X4Y30    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         7.999       6.644      RAMB36_X4Y31    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         7.999       6.644      RAMB36_X4Y28    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         7.999       6.709      BUFGCE_X1Y24    clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         7.999       6.928      MMCM_X1Y1       clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         7.999       7.449      SLICE_X101Y152  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         7.999       7.449      SLICE_X102Y151  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         7.999       7.449      SLICE_X101Y152  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         7.999       7.449      SLICE_X104Y152  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y31    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y29    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y30    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y31    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y28    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y29    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y28    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y30    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X102Y148  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X102Y148  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[11]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y29    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y29    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y30    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y31    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y28    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y30    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y31    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y28    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X102Y150  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X102Y150  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        7.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.629ns (29.406%)  route 1.510ns (70.594%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 12.979 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.494ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X108Y159       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y159       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.706 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/Q
                         net (fo=9, routed)           0.120     2.826    axi_vd_i/axi_write_0/inst/m_axi_s2mm_wready
    SLICE_X108Y157       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.949 r  axi_vd_i/axi_write_0/inst/video_in_i_2/O
                         net (fo=1, routed)           0.248     3.197    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y149       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.294 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.197     3.491    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X105Y148       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     3.528 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.693     4.221    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X103Y149       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.310 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__2/O
                         net (fo=4, routed)           0.088     4.398    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__2_n_0
    SLICE_X103Y148       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     4.488 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[12]_i_2__0/O
                         net (fo=1, routed)           0.147     4.635    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[12]_i_2__0_n_0
    SLICE_X103Y149       LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     4.747 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[12]_i_1__0/O
                         net (fo=1, routed)           0.017     4.764    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[12]_i_1__0_n_0
    SLICE_X103Y149       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.305    12.979    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X103Y149       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]/C
                         clock pessimism             -0.474    12.505    
                         clock uncertainty           -0.059    12.446    
    SLICE_X103Y149       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    12.471    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.436ns (24.900%)  route 1.315ns (75.100%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.020 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.494ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X108Y159       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y159       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.706 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/Q
                         net (fo=9, routed)           0.120     2.826    axi_vd_i/axi_write_0/inst/m_axi_s2mm_wready
    SLICE_X108Y157       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.949 r  axi_vd_i/axi_write_0/inst/video_in_i_2/O
                         net (fo=1, routed)           0.248     3.197    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y149       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.294 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.197     3.491    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X105Y148       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     3.528 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.385     3.913    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X103Y150       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     4.011 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.365     4.376    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.346    13.020    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.471    12.549    
                         clock uncertainty           -0.059    12.489    
    RAMB36_X4Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    12.147    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.426ns (24.927%)  route 1.283ns (75.073%))
  Logic Levels:           4  (LUT2=3 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.008 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.494ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X108Y159       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y159       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.706 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/Q
                         net (fo=9, routed)           0.120     2.826    axi_vd_i/axi_write_0/inst/m_axi_s2mm_wready
    SLICE_X108Y157       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.949 r  axi_vd_i/axi_write_0/inst/video_in_i_2/O
                         net (fo=1, routed)           0.248     3.197    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y149       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.294 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.197     3.491    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X105Y148       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     3.528 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.385     3.913    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X103Y150       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.001 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2/O
                         net (fo=1, routed)           0.333     4.334    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.334    13.008    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism             -0.471    12.537    
                         clock uncertainty           -0.059    12.477    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    12.135    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.312ns (15.975%)  route 1.641ns (84.025%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 12.991 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.494ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_aclk
    SLICE_X102Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y162       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.704 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=7, routed)           0.285     2.989    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_si_handler.gen_axis_packet_slave_normal_area.allow_transfer_late
    SLICE_X100Y165       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     3.099 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]_INST_0/O
                         net (fo=9, routed)           0.245     3.344    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X103Y165       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.467 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=53, routed)          1.111     4.578    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.317    12.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2]/C
                         clock pessimism             -0.474    12.517    
                         clock uncertainty           -0.059    12.458    
    SLICE_X103Y158       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    12.399    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.312ns (15.984%)  route 1.640ns (84.016%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 12.991 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.494ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_aclk
    SLICE_X102Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y162       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.704 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=7, routed)           0.285     2.989    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_si_handler.gen_axis_packet_slave_normal_area.allow_transfer_late
    SLICE_X100Y165       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     3.099 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]_INST_0/O
                         net (fo=9, routed)           0.245     3.344    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X103Y165       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.467 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=53, routed)          1.110     4.577    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.317    12.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]/C
                         clock pessimism             -0.474    12.517    
                         clock uncertainty           -0.059    12.458    
    SLICE_X103Y158       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.398    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.312ns (15.975%)  route 1.641ns (84.025%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 12.991 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.494ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_aclk
    SLICE_X102Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y162       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.704 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=7, routed)           0.285     2.989    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_si_handler.gen_axis_packet_slave_normal_area.allow_transfer_late
    SLICE_X100Y165       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     3.099 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]_INST_0/O
                         net (fo=9, routed)           0.245     3.344    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_recv[0]
    SLICE_X103Y165       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.467 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_mem_rep[0].inst_xpm_memory_i_1/O
                         net (fo=53, routed)          1.111     4.578    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.317    12.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[4]/C
                         clock pessimism             -0.474    12.517    
                         clock uncertainty           -0.059    12.458    
    SLICE_X103Y158       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    12.399    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.338ns (20.435%)  route 1.316ns (79.565%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 13.014 - 9.999 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.543ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.494ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.515     2.625    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X108Y159       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y159       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.706 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[s_ready_i]/Q
                         net (fo=9, routed)           0.120     2.826    axi_vd_i/axi_write_0/inst/m_axi_s2mm_wready
    SLICE_X108Y157       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.949 r  axi_vd_i/axi_write_0/inst/video_in_i_2/O
                         net (fo=1, routed)           0.248     3.197    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y149       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.294 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.197     3.491    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X105Y148       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     3.528 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.751     4.279    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y31         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.340    13.014    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y31         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism             -0.471    12.543    
                         clock uncertainty           -0.059    12.483    
    RAMB36_X4Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    12.141    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         12.141    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.426ns (21.947%)  route 1.515ns (78.053%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.000 - 9.999 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.543ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.494ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.490     2.600    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X100Y167       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y167       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.680 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=7, routed)           0.590     3.270    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DPRA0
    SLICE_X96Y167        RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     3.420 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/O
                         net (fo=1, routed)           0.557     3.977    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/p_3_out
    SLICE_X100Y167       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.074 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tready_INST_0/O
                         net (fo=8, routed)           0.162     4.236    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/m_axis_arb_tready
    SLICE_X102Y168       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.335 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1/O
                         net (fo=4, routed)           0.206     4.541    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0
    SLICE_X102Y169       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.326    13.000    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X102Y169       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[0]/C
                         clock pessimism             -0.474    12.526    
                         clock uncertainty           -0.059    12.467    
    SLICE_X102Y169       FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.407    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.426ns (21.936%)  route 1.516ns (78.064%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.000 - 9.999 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.543ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.494ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.490     2.600    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X100Y167       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y167       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.680 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=7, routed)           0.590     3.270    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DPRA0
    SLICE_X96Y167        RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     3.420 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/O
                         net (fo=1, routed)           0.557     3.977    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/p_3_out
    SLICE_X100Y167       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.074 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tready_INST_0/O
                         net (fo=8, routed)           0.162     4.236    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/m_axis_arb_tready
    SLICE_X102Y168       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.335 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1/O
                         net (fo=4, routed)           0.207     4.542    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0
    SLICE_X102Y169       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.326    13.000    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X102Y169       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[1]/C
                         clock pessimism             -0.474    12.526    
                         clock uncertainty           -0.059    12.467    
    SLICE_X102Y169       FDSE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    12.408    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_clk_wiz rise@9.999ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.426ns (21.947%)  route 1.515ns (78.053%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.000 - 9.999 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.543ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.494ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.490     2.600    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X100Y167       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y167       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.680 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=7, routed)           0.590     3.270    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DPRA0
    SLICE_X96Y167        RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.150     3.420 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/O
                         net (fo=1, routed)           0.557     3.977    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/p_3_out
    SLICE_X100Y167       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.074 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_axis_arb_tready_INST_0/O
                         net (fo=8, routed)           0.162     4.236    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/m_axis_arb_tready
    SLICE_X102Y168       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.335 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1/O
                         net (fo=4, routed)           0.206     4.541    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0
    SLICE_X102Y169       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.326    13.000    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/s_sc_aclk
    SLICE_X102Y169       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[2]/C
                         clock pessimism             -0.474    12.526    
                         clock uncertainty           -0.059    12.467    
    SLICE_X102Y169       FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    12.407    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.095ns (51.075%)  route 0.091ns (48.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.311ns (routing 0.494ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.543ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.311     2.986    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X111Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y158       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.045 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[2]/Q
                         net (fo=4, routed)           0.069     3.114    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/Q[2]
    SLICE_X110Y158       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.150 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt[4]_i_2/O
                         net (fo=1, routed)           0.022     3.172    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg_n_10
    SLICE_X110Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.512     2.622    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X110Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[4]/C
                         clock pessimism              0.474     3.096    
    SLICE_X110Y158       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.156    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Net Delay (Source):      1.331ns (routing 0.494ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.543ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.331     3.006    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X108Y167       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y167       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.065 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1070]/Q
                         net (fo=2, routed)           0.075     3.140    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[14]
    SLICE_X108Y168       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.528     2.638    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X108Y168       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1070]/C
                         clock pessimism              0.422     3.060    
    SLICE_X108Y168       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.122    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1070]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.326ns (routing 0.494ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.543ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.326     3.001    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X104Y159       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y159       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.059 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/Q
                         net (fo=1, routed)           0.110     3.169    axi_vd_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[46]
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.504     2.614    axi_vd_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X103Y158       FDRE                                         r  axi_vd_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]/C
                         clock pessimism              0.474     3.088    
    SLICE_X103Y158       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.150    axi_vd_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.333ns (routing 0.494ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.543ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.333     3.008    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X108Y170       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y170       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.067 r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1080]/Q
                         net (fo=3, routed)           0.130     3.197    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[24]
    SLICE_X110Y170       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.528     2.638    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X110Y170       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/C
                         clock pessimism              0.474     3.112    
    SLICE_X110Y170       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.172    axi_vd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -3.172    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.081ns (46.286%)  route 0.094ns (53.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.334ns (routing 0.494ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.543ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.334     3.009    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X107Y172       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y172       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.068 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/Q
                         net (fo=5, routed)           0.072     3.140    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[4]
    SLICE_X106Y173       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     3.162 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.022     3.184    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X106Y173       FDSE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.513     2.623    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X106Y173       FDSE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.474     3.097    
    SLICE_X106Y173       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.157    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.059ns (28.230%)  route 0.150ns (71.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.338ns (routing 0.494ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.543ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.338     3.013    axi_vd_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X105Y168       FDRE                                         r  axi_vd_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y168       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.072 r  axi_vd_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/Q
                         net (fo=1, routed)           0.150     3.222    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DIG0
    SLICE_X104Y171       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.530     2.640    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X104Y171       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG/CLK
                         clock pessimism              0.474     3.114    
    SLICE_X104Y171       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     3.192    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMG
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.316ns (routing 0.494ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.543ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.316     2.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X103Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.050 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=71, routed)          0.198     3.248    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.549     2.659    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism              0.474     3.133    
    SLICE_X104Y164       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.218    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.316ns (routing 0.494ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.543ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.316     2.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X103Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.050 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=71, routed)          0.198     3.248    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.549     2.659    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism              0.474     3.133    
    SLICE_X104Y164       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.218    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.316ns (routing 0.494ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.543ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.316     2.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X103Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.050 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=71, routed)          0.198     3.248    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.549     2.659    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism              0.474     3.133    
    SLICE_X104Y164       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.218    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.059ns (22.957%)  route 0.198ns (77.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Net Delay (Source):      1.316ns (routing 0.494ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.543ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.316     2.991    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X103Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.050 r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=71, routed)          0.198     3.248    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH0
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.549     2.659    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X104Y164       RAMD32                                       r  axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism              0.474     3.133    
    SLICE_X104Y164       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     3.218    axi_vd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X4Y29   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X4Y30   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X4Y31   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X4Y28   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X1Y32   clk/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         9.999       8.928      MMCM_X1Y1      clk/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     RAMS32/CLK          n/a            1.064         9.999       8.935      SLICE_X93Y175  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMH_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         9.999       8.935      SLICE_X93Y173  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         9.999       8.935      SLICE_X93Y173  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         9.999       8.935      SLICE_X93Y173  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X4Y29   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X4Y30   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y29   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y30   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y31   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y31   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y28   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y28   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         4.999       4.467      SLICE_X93Y171  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         4.999       4.467      SLICE_X93Y171  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X4Y29   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X4Y31   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y29   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y30   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y30   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y31   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y28   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y28   axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.532         4.999       4.467      SLICE_X93Y175  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMH_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.532         4.999       4.467      SLICE_X93Y175  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMH_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.375ns (20.997%)  route 1.411ns (79.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 9.668 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.568ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.793     4.451    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.330     9.668    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[6]/C
                         clock pessimism             -0.466     9.202    
                         clock uncertainty           -0.056     9.145    
    SLICE_X92Y167        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     9.071    axi_vd_i/axi_read_1/inst/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.375ns (20.997%)  route 1.411ns (79.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 9.668 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.568ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.793     4.451    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.330     9.668    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[7]/C
                         clock pessimism             -0.466     9.202    
                         clock uncertainty           -0.056     9.145    
    SLICE_X92Y167        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     9.071    axi_vd_i/axi_read_1/inst/axi_araddr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.375ns (20.997%)  route 1.411ns (79.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 9.668 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.568ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.793     4.451    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.330     9.668    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[8]/C
                         clock pessimism             -0.466     9.202    
                         clock uncertainty           -0.056     9.145    
    SLICE_X92Y167        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     9.071    axi_vd_i/axi_read_1/inst/axi_araddr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.375ns (20.997%)  route 1.411ns (79.003%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 9.668 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.568ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.793     4.451    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.330     9.668    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[9]/C
                         clock pessimism             -0.466     9.202    
                         clock uncertainty           -0.056     9.145    
    SLICE_X92Y167        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     9.071    axi_vd_i/axi_read_1/inst/axi_araddr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.375ns (21.008%)  route 1.410ns (78.992%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 9.670 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.568ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.792     4.450    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.332     9.670    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[10]/C
                         clock pessimism             -0.466     9.204    
                         clock uncertainty           -0.056     9.147    
    SLICE_X92Y167        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     9.073    axi_vd_i/axi_read_1/inst/axi_araddr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.375ns (21.008%)  route 1.410ns (78.992%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 9.670 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.568ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.792     4.450    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.332     9.670    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[11]/C
                         clock pessimism             -0.466     9.204    
                         clock uncertainty           -0.056     9.147    
    SLICE_X92Y167        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     9.073    axi_vd_i/axi_read_1/inst/axi_araddr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.375ns (21.008%)  route 1.410ns (78.992%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 9.670 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.568ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.792     4.450    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.332     9.670    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[12]/C
                         clock pessimism             -0.466     9.204    
                         clock uncertainty           -0.056     9.147    
    SLICE_X92Y167        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     9.073    axi_vd_i/axi_read_1/inst/axi_araddr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.375ns (21.008%)  route 1.410ns (78.992%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 9.670 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.568ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.792     4.450    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.332     9.670    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y167        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[13]/C
                         clock pessimism             -0.466     9.204    
                         clock uncertainty           -0.056     9.147    
    SLICE_X92Y167        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     9.073    axi_vd_i/axi_read_1/inst/axi_araddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.375ns (21.552%)  route 1.365ns (78.448%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 9.669 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.568ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.747     4.405    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y168        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.331     9.669    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y168        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[14]/C
                         clock pessimism             -0.466     9.203    
                         clock uncertainty           -0.056     9.146    
    SLICE_X92Y168        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     9.072    axi_vd_i/axi_read_1/inst/axi_araddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_read_1/inst/axi_araddr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_out3_clk_wiz rise@6.666ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.375ns (21.552%)  route 1.365ns (78.448%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 9.669 - 6.666 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.625ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.568ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.558     2.665    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.744 f  axi_vd_i/axi_read_1/inst/read_frame_reg[24]/Q
                         net (fo=3, routed)           0.146     2.890    axi_vd_i/axi_read_1/inst/axis_rd_SRAM_count[24]
    SLICE_X100Y158       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     3.012 r  axi_vd_i/axi_read_1/inst/frame_readen_i_9/O
                         net (fo=1, routed)           0.137     3.149    axi_vd_i/axi_read_1/inst/frame_readen_i_9_n_0
    SLICE_X102Y157       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.200 r  axi_vd_i/axi_read_1/inst/frame_readen_i_4/O
                         net (fo=5, routed)           0.335     3.535    axi_vd_i/axi_read_1/inst/frame_readen_i_4_n_0
    SLICE_X100Y154       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     3.658 r  axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1/O
                         net (fo=26, routed)          0.747     4.405    axi_vd_i/axi_read_1/inst/axi_araddr[28]_i_1_n_0
    SLICE_X92Y168        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.098 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     8.314    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.338 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.331     9.669    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y168        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[15]/C
                         clock pessimism             -0.466     9.203    
                         clock uncertainty           -0.056     9.146    
    SLICE_X92Y168        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     9.072    axi_vd_i/axi_read_1/inst/axi_araddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  4.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.331ns (routing 0.568ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.625ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.648    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.672 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.331     3.003    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X91Y168        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.063 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1077]/Q
                         net (fo=3, routed)           0.077     3.140    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[21]
    SLICE_X91Y169        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.528     2.635    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X91Y169        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1077]/C
                         clock pessimism              0.421     3.056    
    SLICE_X91Y169        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.116    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1077]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.057ns (39.041%)  route 0.089ns (60.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.337ns (routing 0.568ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.625ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.648    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.672 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.337     3.009    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X89Y172        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y172        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.066 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]/Q
                         net (fo=15, routed)          0.089     3.155    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/D[1]
    SLICE_X89Y173        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.534     2.641    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X89Y173        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[137]/C
                         clock pessimism              0.420     3.061    
    SLICE_X89Y173        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.123    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[137]
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.061ns (44.853%)  route 0.075ns (55.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.332ns (routing 0.568ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.625ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.648    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.672 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.332     3.004    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X91Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.065 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1071]/Q
                         net (fo=2, routed)           0.075     3.140    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[15]
    SLICE_X92Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.529     2.636    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X92Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1071]/C
                         clock pessimism              0.409     3.045    
    SLICE_X92Y170        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.107    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      0.802ns (routing 0.344ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.383ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.802     1.715    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X86Y167        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y167        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.753 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[1]/Q
                         net (fo=3, routed)           0.066     1.819    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.mesg_reg[1]
    SLICE_X86Y166        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.914     1.458    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X86Y166        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[1]/C
                         clock pessimism              0.280     1.739    
    SLICE_X86Y166        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.786    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_len_qq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_read_1/inst/axi_araddr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.333ns (routing 0.568ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.625ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.648    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.672 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.333     3.005    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X92Y168        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.063 r  axi_vd_i/axi_read_1/inst/axi_araddr_reg[21]/Q
                         net (fo=3, routed)           0.081     3.144    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[28]
    SLICE_X91Y168        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.528     2.635    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X91Y168        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1082]/C
                         clock pessimism              0.409     3.044    
    SLICE_X91Y168        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.104    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1142]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.058ns (21.091%)  route 0.217ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.266ns (routing 0.568ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.625ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.648    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.672 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.266     2.938    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X88Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y170        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.996 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1142]/Q
                         net (fo=2, routed)           0.217     3.213    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/D[62]
    SLICE_X89Y173        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.534     2.641    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X89Y173        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1142]/C
                         clock pessimism              0.470     3.111    
    SLICE_X89Y173        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.171    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1142]
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      0.795ns (routing 0.344ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.383ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.795     1.708    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X85Y166        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.747 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]/Q
                         net (fo=3, routed)           0.025     1.772    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt_reg[7][6]
    SLICE_X85Y166        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.787 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/beat_cnt[6]_i_1/O
                         net (fo=1, routed)           0.015     1.802    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_24
    SLICE_X85Y166        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.902     1.446    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X85Y166        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]/C
                         clock pessimism              0.268     1.714    
    SLICE_X85Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.760    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    -0.265ns
  Clock Net Delay (Source):      0.829ns (routing 0.344ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.383ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.829     1.742    axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/aclk1
    SLICE_X95Y151        FDRE                                         r  axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.781 r  axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.031     1.812    axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X95Y151        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.832 r  axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1__2/O
                         net (fo=1, routed)           0.006     1.838    axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int0__2[2]
    SLICE_X95Y151        FDRE                                         r  axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.939     1.483    axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/aclk1
    SLICE_X95Y151        FDRE                                         r  axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.265     1.748    
    SLICE_X95Y151        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.795    axi_vd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_read_1/inst/axi_arid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1029]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.059ns (40.411%)  route 0.087ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.329ns (routing 0.568ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.625ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.648    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.672 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.329     3.001    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X90Y168        FDRE                                         r  axi_vd_i/axi_read_1/inst/axi_arid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.060 r  axi_vd_i/axi_read_1/inst/axi_arid_reg/Q
                         net (fo=3, routed)           0.087     3.147    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[6]
    SLICE_X90Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1029]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.079    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.107 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.517     2.624    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X90Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1029]/C
                         clock pessimism              0.419     3.044    
    SLICE_X90Y170        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.104    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1029]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.060ns (51.724%)  route 0.056ns (48.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      0.839ns (routing 0.344ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.383ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.839     1.752    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X89Y170        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.790 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.048     1.838    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1091]
    SLICE_X89Y169        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     1.860 r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.008     1.868    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i[1091]_i_1_n_0
    SLICE_X89Y169        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.958     1.502    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X89Y169        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1091]/C
                         clock pessimism              0.275     1.778    
    SLICE_X89Y169        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.825    axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { clk/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y38   clk/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         6.666       5.595      MMCM_X1Y1      clk/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y176  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y176  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMG_D1/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y176  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMH/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y176  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMH_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         6.666       5.602      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         3.333       2.801      SLICE_X86Y167  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         3.333       2.801      SLICE_X86Y167  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         3.333       2.801      SLICE_X86Y167  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         3.333       2.801      SLICE_X86Y167  axi_vd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         3.333       2.801      SLICE_X89Y171  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz
  To Clock:  clk_out4_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.319ns (8.284%)  route 3.532ns (91.716%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 12.988 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.488ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.725 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=94, routed)          3.290     6.015    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_daddr_o[3]
    SLICE_X101Y180       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.165 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_3__14/O
                         net (fo=2, routed)           0.194     6.359    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_3__14_n_0
    SLICE_X100Y179       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     6.449 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_1__14/O
                         net (fo=1, routed)           0.048     6.497    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/next_state[3]
    SLICE_X100Y179       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.310    12.988    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X100Y179       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.516    12.472    
                         clock uncertainty           -0.059    12.413    
    SLICE_X100Y179       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.438    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.264ns (6.960%)  route 3.529ns (93.040%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 12.988 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.488ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.725 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=94, routed)          3.290     6.015    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_daddr_o[3]
    SLICE_X101Y180       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.165 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_3__14/O
                         net (fo=2, routed)           0.189     6.354    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_3__14_n_0
    SLICE_X100Y179       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     6.389 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]_i_1__14/O
                         net (fo=1, routed)           0.050     6.439    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/next_state[0]
    SLICE_X100Y179       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.310    12.988    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X100Y179       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.516    12.472    
                         clock uncertainty           -0.059    12.413    
    SLICE_X100Y179       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.438    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.292ns (7.805%)  route 3.449ns (92.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 13.049 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.488ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.725 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=94, routed)          3.133     5.858    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_daddr_o[3]
    SLICE_X102Y182       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.982 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[3]_i_3__30/O
                         net (fo=2, routed)           0.265     6.247    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[3]_i_3__30_n_0
    SLICE_X106Y181       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     6.336 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[3]_i_1__30/O
                         net (fo=1, routed)           0.051     6.387    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/next_state[3]
    SLICE_X106Y181       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.371    13.049    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_dclk_o
    SLICE_X106Y181       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.468    12.581    
                         clock uncertainty           -0.059    12.522    
    SLICE_X106Y181       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    12.547    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.239ns (6.477%)  route 3.451ns (93.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 13.049 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.488ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.725 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=94, routed)          3.133     5.858    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_daddr_o[3]
    SLICE_X102Y182       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.982 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[3]_i_3__30/O
                         net (fo=2, routed)           0.267     6.249    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[3]_i_3__30_n_0
    SLICE_X106Y181       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.285 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]_i_1__30/O
                         net (fo=1, routed)           0.051     6.336    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/next_state[0]
    SLICE_X106Y181       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.371    13.049    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_dclk_o
    SLICE_X106Y181       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.468    12.581    
                         clock uncertainty           -0.059    12.522    
    SLICE_X106Y181       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.547    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.279ns (7.772%)  route 3.311ns (92.228%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns = ( 13.008 - 9.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.536ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.488ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.543     2.658    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y203       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.737 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=192, routed)         2.203     4.940    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/s_daddr[2]
    SLICE_X99Y185        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.990 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/current_state[1]_i_2__1/O
                         net (fo=4, routed)           1.057     6.047    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[1]_1
    SLICE_X95Y194        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.197 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[1]_i_1__12/O
                         net (fo=1, routed)           0.051     6.248    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/next_state[1]
    SLICE_X95Y194        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.330    13.008    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_o
    SLICE_X95Y194        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.468    12.540    
                         clock uncertainty           -0.059    12.481    
    SLICE_X95Y194        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.506    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.150ns (4.155%)  route 3.460ns (95.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.038 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.488ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.725 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=94, routed)          3.313     6.038    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_daddr_o[3]
    SLICE_X100Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     6.073 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[3]_i_3__13/O
                         net (fo=2, routed)           0.096     6.169    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[3]_i_3__13_n_0
    SLICE_X100Y180       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.205 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]_i_1__13/O
                         net (fo=1, routed)           0.051     6.256    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/next_state[0]
    SLICE_X100Y180       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.360    13.038    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X100Y180       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.413    12.625    
                         clock uncertainty           -0.059    12.566    
    SLICE_X100Y180       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.591    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.149ns (4.131%)  route 3.458ns (95.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.038 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.488ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y203       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.725 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=94, routed)          3.313     6.038    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_daddr_o[3]
    SLICE_X100Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     6.073 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[3]_i_3__13/O
                         net (fo=2, routed)           0.097     6.170    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[3]_i_3__13_n_0
    SLICE_X100Y180       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     6.205 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[3]_i_1__13/O
                         net (fo=1, routed)           0.048     6.253    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/next_state[3]
    SLICE_X100Y180       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.360    13.038    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X100Y180       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.413    12.625    
                         clock uncertainty           -0.059    12.566    
    SLICE_X100Y180       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.591    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.217ns (6.268%)  route 3.245ns (93.732%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 12.999 - 9.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.536ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.488ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.543     2.658    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y203       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.737 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=192, routed)         2.203     4.940    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/s_daddr[2]
    SLICE_X99Y185        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.990 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/current_state[1]_i_2__1/O
                         net (fo=4, routed)           0.992     5.982    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]_1
    SLICE_X95Y192        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     6.070 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[1]_i_1__15/O
                         net (fo=1, routed)           0.050     6.120    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/next_state[1]
    SLICE_X95Y192        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.321    12.999    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/s_dclk_o
    SLICE_X95Y192        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.468    12.532    
                         clock uncertainty           -0.059    12.472    
    SLICE_X95Y192        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.497    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.319ns (9.154%)  route 3.166ns (90.846%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 13.048 - 9.999 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.548ns (routing 0.536ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.488ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.548     2.663    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y207       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y207       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.742 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=269, routed)         1.575     4.317    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/s_daddr[0]
    SLICE_X97Y194        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.368 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/current_state[1]_i_2__9/O
                         net (fo=17, routed)          1.206     5.574    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[1]_0
    SLICE_X102Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     5.673 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[3]_i_3__28/O
                         net (fo=2, routed)           0.334     6.007    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[3]_i_3__28_n_0
    SLICE_X106Y186       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.097 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]_i_1__28/O
                         net (fo=1, routed)           0.051     6.148    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/next_state[0]
    SLICE_X106Y186       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.370    13.048    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_dclk_o
    SLICE_X106Y186       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.468    12.580    
                         clock uncertainty           -0.059    12.521    
    SLICE_X106Y186       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.546    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.362ns (10.414%)  route 3.114ns (89.586%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.040 - 9.999 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.536ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.488ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.543     2.658    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X101Y203       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y203       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.737 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=192, routed)         2.334     5.071    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/s_daddr[2]
    SLICE_X99Y188        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     5.204 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/current_state[1]_i_2__3/O
                         net (fo=4, routed)           0.729     5.933    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[1]_1
    SLICE_X103Y191       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.083 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[1]_i_1__23/O
                         net (fo=1, routed)           0.051     6.134    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/next_state[1]
    SLICE_X103Y191       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.362    13.040    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X103Y191       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.468    12.572    
                         clock uncertainty           -0.059    12.513    
    SLICE_X103Y191       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.538    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  6.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Net Delay (Source):      1.320ns (routing 0.488ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.536ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.320     2.999    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X92Y188        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y188        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.057 f  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.069     3.126    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]
    SLICE_X90Y187        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     3.148 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[15]_i_1__2/O
                         net (fo=1, routed)           0.022     3.170    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[15]_i_1__2_n_0
    SLICE_X90Y187        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.515     2.630    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_o
    SLICE_X90Y187        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.467     3.098    
    SLICE_X90Y187        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.158    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.520%)  route 0.119ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.279ns (routing 0.488ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.536ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.279     2.958    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X99Y159        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y159        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.018 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[47]/Q
                         net (fo=2, routed)           0.119     3.137    axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[28]
    SLICE_X98Y158        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.473     2.588    axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X98Y158        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]/C
                         clock pessimism              0.471     3.060    
    SLICE_X98Y158        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.120    axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1052]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Net Delay (Source):      1.320ns (routing 0.488ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.536ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.320     2.999    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X91Y193        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y193        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.057 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.115     3.172    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/slaveRegDo_muConfig[4107]_12[11]
    SLICE_X90Y194        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.511     2.626    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X90Y194        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism              0.467     3.094    
    SLICE_X90Y194        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.154    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.324ns (routing 0.488ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.536ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.324     3.003    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X108Y176       FDSE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y176       FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.061 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/Q
                         net (fo=1, routed)           0.069     3.130    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/gen_wr.afull_r
    SLICE_X108Y175       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.511     2.626    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X108Y175       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                         clock pessimism              0.419     3.046    
    SLICE_X108Y175       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.108    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.061ns (22.593%)  route 0.209ns (77.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.270ns (routing 0.488ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.536ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.270     2.949    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_aclk
    SLICE_X92Y178        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y178        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.010 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[5]/Q
                         net (fo=4, routed)           0.209     3.219    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_in_bin[5]
    SLICE_X90Y182        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.505     2.620    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_clk
    SLICE_X90Y182        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                         clock pessimism              0.516     3.136    
    SLICE_X90Y182        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.196    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.360ns (routing 0.488ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.536ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.360     3.039    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_dclk_o
    SLICE_X106Y195       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y195       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.098 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.084     3.182    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_do_o[4]
    SLICE_X106Y193       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.570     2.685    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_dclk_o
    SLICE_X106Y193       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]/C
                         clock pessimism              0.413     3.099    
    SLICE_X106Y193       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.159    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Net Delay (Source):      1.372ns (routing 0.488ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.536ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.372     3.051    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X107Y191       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y191       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.112 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.074     3.186    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/slaveRegDo_muConfig[4119]_24[12]
    SLICE_X107Y193       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.571     2.686    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X107Y193       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.414     3.100    
    SLICE_X107Y193       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.162    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Net Delay (Source):      1.374ns (routing 0.488ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.536ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.374     3.053    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/s_dclk_o
    SLICE_X108Y192       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y192       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.111 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.075     3.186    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/slaveRegDo_muConfig[4127]_32[10]
    SLICE_X108Y194       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.570     2.685    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/s_dclk_o
    SLICE_X108Y194       FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.414     3.099    
    SLICE_X108Y194       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.161    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      0.831ns (routing 0.297ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.332ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.831     1.749    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X90Y191        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y191        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.788 r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.039     1.827    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_do_o[13]
    SLICE_X90Y191        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.946     1.496    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X90Y191        FDRE                                         r  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism              0.259     1.755    
    SLICE_X90Y191        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.801    axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1137]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Net Delay (Source):      1.282ns (routing 0.488ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.536ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     1.432 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223     1.655    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.679 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.282     2.961    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X95Y178        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.019 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[130]/Q
                         net (fo=2, routed)           0.069     3.088    axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[44]
    SLICE_X95Y179        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.462     2.577    axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X95Y179        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1137]/C
                         clock pessimism              0.423     3.000    
    SLICE_X95Y179        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.062    axi_vd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1137]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { clk/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y31  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y31  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y36  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y36  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y34  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y34  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y35  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y35  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y36  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y36  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y34  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y34  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y35  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y31  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y36  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y36  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y35  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y31  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y31  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y31  axi_vd_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.560ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.026%)  route 0.385ns (82.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y193                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X101Y193       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.385     0.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y194       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  9.560    

Slack (MET) :             9.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.437ns  (logic 0.079ns (18.078%)  route 0.358ns (81.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X103Y209       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X102Y210       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y210       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  9.587    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.436ns  (logic 0.080ns (18.349%)  route 0.356ns (81.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y193                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X101Y193       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.356     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y194       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.368ns  (logic 0.080ns (21.739%)  route 0.288ns (78.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X103Y209       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.288     0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X102Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y209       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.364ns  (logic 0.079ns (21.703%)  route 0.285ns (78.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y193                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X101Y193       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.285     0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y193       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y193       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  9.660    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.358ns  (logic 0.079ns (22.067%)  route 0.279ns (77.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X103Y209       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.279     0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X103Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X103Y209       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.336ns  (logic 0.079ns (23.512%)  route 0.257ns (76.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y193                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X101Y193       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.257     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X101Y193       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y193       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.277ns  (logic 0.079ns (28.520%)  route 0.198ns (71.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X103Y209       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.198     0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y209       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  9.747    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.323ns  (logic 0.187ns (14.135%)  route 1.136ns (85.865%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 35.116 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.644ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.379    33.531    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X105Y151       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    33.568 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.362    33.930    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.448    35.116    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.600    34.516    
                         clock uncertainty           -0.179    34.337    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    33.995    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         33.995    
                         arrival time                         -33.930    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.662ns  (logic 0.291ns (17.509%)  route 1.371ns (82.491%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 35.090 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.644ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.392    33.310    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_en
    SLICE_X106Y155       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    33.345 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0/O
                         net (fo=3, routed)           0.485    33.830    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0_n_0
    SLICE_X104Y155       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090    33.920 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_2__0/O
                         net (fo=2, routed)           0.226    34.146    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_2__0_n_0
    SLICE_X104Y155       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051    34.197 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[10]_i_1__0/O
                         net (fo=1, routed)           0.072    34.269    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[10]_i_1__0_n_0
    SLICE_X104Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.422    35.090    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism             -0.600    34.490    
                         clock uncertainty           -0.179    34.311    
    SLICE_X104Y155       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    34.336    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         34.336    
                         arrival time                         -34.269    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.657ns  (logic 0.291ns (17.562%)  route 1.366ns (82.438%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 35.090 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.644ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.392    33.310    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_en
    SLICE_X106Y155       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    33.345 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0/O
                         net (fo=3, routed)           0.485    33.830    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0_n_0
    SLICE_X104Y155       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090    33.920 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_2__0/O
                         net (fo=2, routed)           0.227    34.147    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_2__0_n_0
    SLICE_X104Y155       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051    34.198 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_1__0/O
                         net (fo=1, routed)           0.066    34.264    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_1__0_n_0
    SLICE_X104Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.422    35.090    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
                         clock pessimism             -0.600    34.490    
                         clock uncertainty           -0.179    34.311    
    SLICE_X104Y155       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    34.336    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         34.336    
                         arrival time                         -34.264    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.649ns  (logic 0.290ns (17.586%)  route 1.359ns (82.414%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 35.091 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.644ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.689    33.841    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_i
    SLICE_X104Y156       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052    33.893 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.203    34.096    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X104Y156       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088    34.184 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.072    34.256    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.423    35.091    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism             -0.600    34.491    
                         clock uncertainty           -0.179    34.312    
    SLICE_X104Y156       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    34.337    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         34.337    
                         arrival time                         -34.256    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.309ns  (logic 0.187ns (14.286%)  route 1.122ns (85.714%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 35.175 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.644ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.439    33.591    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X104Y147       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    33.628 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.288    33.916    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.507    35.175    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.600    34.575    
                         clock uncertainty           -0.179    34.396    
    RAMB36_X4Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    34.002    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         34.002    
                         arrival time                         -33.916    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.643ns  (logic 0.290ns (17.651%)  route 1.353ns (82.349%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 35.091 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.644ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.689    33.841    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_i
    SLICE_X104Y156       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052    33.893 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.203    34.096    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X104Y156       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    34.184 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.066    34.250    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.423    35.091    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.600    34.491    
                         clock uncertainty           -0.179    34.312    
    SLICE_X104Y156       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    34.337    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         34.337    
                         arrival time                         -34.250    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.246ns  (logic 0.187ns (15.008%)  route 1.059ns (84.992%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 35.116 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.644ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.379    33.531    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X105Y151       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037    33.568 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.285    33.853    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.448    35.116    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.600    34.516    
                         clock uncertainty           -0.179    34.337    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    33.943    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         33.943    
                         arrival time                         -33.853    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.303ns  (logic 0.187ns (14.351%)  route 1.116ns (85.648%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 35.175 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.644ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.439    33.591    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X104Y147       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    33.628 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.282    33.910    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.507    35.175    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y29         RAMB36E2                                     r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.600    34.575    
                         clock uncertainty           -0.179    34.396    
    RAMB36_X4Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    34.002    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         34.002    
                         arrival time                         -33.910    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.629ns  (logic 0.352ns (21.608%)  route 1.277ns (78.392%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 35.084 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.644ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.370    33.522    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/ram_wr_en_i
    SLICE_X106Y154       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050    33.572 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__1/O
                         net (fo=4, routed)           0.288    33.860    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X106Y155       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    33.896 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_2/O
                         net (fo=1, routed)           0.206    34.102    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_2_n_0
    SLICE_X106Y155       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116    34.218 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_1/O
                         net (fo=1, routed)           0.018    34.236    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[12]_i_1_n_0
    SLICE_X106Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.416    35.084    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y155       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/C
                         clock pessimism             -0.600    34.484    
                         clock uncertainty           -0.179    34.305    
    SLICE_X106Y155       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    34.330    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]
  -------------------------------------------------------------------
                         required time                         34.330    
                         arrival time                         -34.236    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz rise@31.997ns - clk_out2_clk_wiz rise@29.997ns)
  Data Path Delay:        1.616ns  (logic 0.299ns (18.502%)  route 1.317ns (81.498%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 35.091 - 31.997 ) 
    Source Clock Delay      (SCD):    2.610ns = ( 32.607 - 29.997 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.500ns (routing 0.543ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.644ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                     29.997    29.997 r  
    AH18                                              0.000    29.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    29.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    30.522 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    30.572    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    30.572 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    30.956    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    30.829 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    31.079    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    31.107 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.500    32.607    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    32.686 f  axi_vd_i/axi_write_0/inst/axi_writing_reg/Q
                         net (fo=3, routed)           0.196    32.882    axi_vd_i/axi_write_0/inst/axi_writing_reg_n_0
    SLICE_X107Y153       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    32.918 r  axi_vd_i/axi_write_0/inst/video_in_i_1/O
                         net (fo=4, routed)           0.199    33.117    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X107Y153       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    33.152 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.689    33.841    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_i
    SLICE_X104Y156       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052    33.893 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.203    34.096    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X104Y156       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097    34.193 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.030    34.223    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     31.997    31.997 r  
    AH18                                              0.000    31.997 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    31.997    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    32.426 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    32.466    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.466 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    32.799    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    33.429 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    33.644    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.668 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.423    35.091    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X104Y156       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.600    34.491    
                         clock uncertainty           -0.179    34.312    
    SLICE_X104Y156       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    34.337    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         34.337    
                         arrival time                         -34.223    
  -------------------------------------------------------------------
                         slack                                  0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.070ns (13.834%)  route 0.436ns (86.166%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.435ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.422     2.199    s_axis_tready
    SLICE_X103Y154       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.213 r  s_axis_tdata[24]_i_5/O
                         net (fo=1, routed)           0.007     2.220    s_axis_tdata[24]_i_5_n_0
    SLICE_X103Y154       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.237 r  s_axis_tdata_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.244    s_axis_tdata_reg[24]_i_1_n_11
    SLICE_X103Y154       FDRE                                         r  s_axis_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.004     1.548    s_axis_aclk
    SLICE_X103Y154       FDRE                                         r  s_axis_tdata_reg[28]/C
                         clock pessimism              0.391     1.939    
                         clock uncertainty            0.179     2.118    
    SLICE_X103Y154       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.164    s_axis_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.070ns (13.699%)  route 0.441ns (86.301%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.435ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.427     2.204    s_axis_tready
    SLICE_X103Y153       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.218 r  s_axis_tdata[16]_i_3/O
                         net (fo=1, routed)           0.007     2.225    s_axis_tdata[16]_i_3_n_0
    SLICE_X103Y153       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.242 r  s_axis_tdata_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.249    s_axis_tdata_reg[16]_i_1_n_9
    SLICE_X103Y153       FDRE                                         r  s_axis_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.008     1.552    s_axis_aclk
    SLICE_X103Y153       FDRE                                         r  s_axis_tdata_reg[22]/C
                         clock pessimism              0.391     1.943    
                         clock uncertainty            0.179     2.122    
    SLICE_X103Y153       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.168    s_axis_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.070ns (13.807%)  route 0.437ns (86.193%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.435ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.421     2.198    s_axis_tready
    SLICE_X103Y154       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     2.212 r  s_axis_tdata[24]_i_4/O
                         net (fo=1, routed)           0.009     2.221    s_axis_tdata[24]_i_4_n_0
    SLICE_X103Y154       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     2.238 r  s_axis_tdata_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.245    s_axis_tdata_reg[24]_i_1_n_10
    SLICE_X103Y154       FDRE                                         r  s_axis_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.004     1.548    s_axis_aclk
    SLICE_X103Y154       FDRE                                         r  s_axis_tdata_reg[29]/C
                         clock pessimism              0.391     1.939    
                         clock uncertainty            0.179     2.118    
    SLICE_X103Y154       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.164    s_axis_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.070ns (13.725%)  route 0.440ns (86.275%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.435ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.426     2.203    s_axis_tready
    SLICE_X103Y151       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.217 r  s_axis_tdata[0]_i_7/O
                         net (fo=1, routed)           0.007     2.224    s_axis_tdata[0]_i_7_n_0
    SLICE_X103Y151       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.241 r  s_axis_tdata_reg[0]_i_2/O[6]
                         net (fo=1, routed)           0.007     2.248    s_axis_tdata_reg[0]_i_2_n_9
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.006     1.550    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[6]/C
                         clock pessimism              0.391     1.941    
                         clock uncertainty            0.179     2.120    
    SLICE_X103Y151       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.166    s_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.070ns (13.780%)  route 0.438ns (86.221%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.435ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.424     2.201    s_axis_tready
    SLICE_X103Y152       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.215 r  s_axis_tdata[8]_i_5/O
                         net (fo=1, routed)           0.007     2.222    s_axis_tdata[8]_i_5_n_0
    SLICE_X103Y152       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.239 r  s_axis_tdata_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.246    s_axis_tdata_reg[8]_i_1_n_11
    SLICE_X103Y152       FDRE                                         r  s_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.003     1.547    s_axis_aclk
    SLICE_X103Y152       FDRE                                         r  s_axis_tdata_reg[12]/C
                         clock pessimism              0.391     1.938    
                         clock uncertainty            0.179     2.117    
    SLICE_X103Y152       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.163    s_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.070ns (13.699%)  route 0.441ns (86.301%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.435ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.427     2.204    s_axis_tready
    SLICE_X103Y151       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.218 r  s_axis_tdata[0]_i_9/O
                         net (fo=1, routed)           0.007     2.225    s_axis_tdata[0]_i_9_n_0
    SLICE_X103Y151       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.242 r  s_axis_tdata_reg[0]_i_2/O[4]
                         net (fo=1, routed)           0.007     2.249    s_axis_tdata_reg[0]_i_2_n_11
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.006     1.550    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[4]/C
                         clock pessimism              0.391     1.941    
                         clock uncertainty            0.179     2.120    
    SLICE_X103Y151       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.166    s_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.070ns (13.752%)  route 0.439ns (86.248%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.435ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.423     2.200    s_axis_tready
    SLICE_X103Y152       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     2.214 r  s_axis_tdata[8]_i_4/O
                         net (fo=1, routed)           0.009     2.223    s_axis_tdata[8]_i_4_n_0
    SLICE_X103Y152       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     2.240 r  s_axis_tdata_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.247    s_axis_tdata_reg[8]_i_1_n_10
    SLICE_X103Y152       FDRE                                         r  s_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.003     1.547    s_axis_aclk
    SLICE_X103Y152       FDRE                                         r  s_axis_tdata_reg[13]/C
                         clock pessimism              0.391     1.938    
                         clock uncertainty            0.179     2.117    
    SLICE_X103Y152       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.163    s_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.070ns (13.672%)  route 0.442ns (86.328%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.435ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.426     2.203    s_axis_tready
    SLICE_X103Y151       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     2.217 r  s_axis_tdata[0]_i_8/O
                         net (fo=1, routed)           0.009     2.226    s_axis_tdata[0]_i_8_n_0
    SLICE_X103Y151       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     2.243 r  s_axis_tdata_reg[0]_i_2/O[5]
                         net (fo=1, routed)           0.007     2.250    s_axis_tdata_reg[0]_i_2_n_10
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.006     1.550    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[5]/C
                         clock pessimism              0.391     1.941    
                         clock uncertainty            0.179     2.120    
    SLICE_X103Y151       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.166    s_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.071ns (13.867%)  route 0.441ns (86.133%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.435ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.426     2.203    s_axis_tready
    SLICE_X103Y151       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.218 r  s_axis_tdata[0]_i_6/O
                         net (fo=1, routed)           0.008     2.226    s_axis_tdata[0]_i_6_n_0
    SLICE_X103Y151       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.243 r  s_axis_tdata_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     2.250    s_axis_tdata_reg[0]_i_2_n_8
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.006     1.550    s_axis_aclk
    SLICE_X103Y151       FDRE                                         r  s_axis_tdata_reg[7]/C
                         clock pessimism              0.391     1.941    
                         clock uncertainty            0.179     2.120    
    SLICE_X103Y151       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.166    s_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            s_axis_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.070ns (13.566%)  route 0.446ns (86.434%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.823ns (routing 0.301ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.435ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.823     1.738    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y152       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.777 r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/Q
                         net (fo=35, routed)          0.432     2.209    s_axis_tready
    SLICE_X103Y153       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.223 r  s_axis_tdata[16]_i_5/O
                         net (fo=1, routed)           0.007     2.230    s_axis_tdata[16]_i_5_n_0
    SLICE_X103Y153       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.247 r  s_axis_tdata_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.254    s_axis_tdata_reg[16]_i_1_n_11
    SLICE_X103Y153       FDRE                                         r  s_axis_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.008     1.552    s_axis_aclk
    SLICE_X103Y153       FDRE                                         r  s_axis_tdata_reg[20]/C
                         clock pessimism              0.391     1.943    
                         clock uncertainty            0.179     2.122    
    SLICE_X103Y153       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.168    s_axis_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz rise@9.999ns - clk_out1_clk_wiz rise@7.999ns)
  Data Path Delay:        1.420ns  (logic 0.416ns (29.296%)  route 1.004ns (70.704%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 12.980 - 9.999 ) 
    Source Clock Delay      (SCD):    2.664ns = ( 10.664 - 7.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.559ns (routing 0.707ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.494ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     8.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     8.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     9.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.559    10.664    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X104Y154       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y154       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    10.742 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[9]/Q
                         net (fo=1, routed)           0.214    10.956    axi_vd_i/axi_write_0/inst/axis_wr_data_count[9]
    SLICE_X104Y152       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    11.080 r  axi_vd_i/axi_write_0/inst/axi_writing_i_11/O
                         net (fo=1, routed)           0.329    11.409    axi_vd_i/axi_write_0/inst/axi_writing_i_11_n_0
    SLICE_X106Y153       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    11.460 r  axi_vd_i/axi_write_0/inst/axi_writing_i_3/O
                         net (fo=2, routed)           0.251    11.711    axi_vd_i/axi_write_0/inst/axi_writing_i_3_n_0
    SLICE_X106Y153       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    11.835 r  axi_vd_i/axi_write_0/inst/s_axis_tready_i_2/O
                         net (fo=1, routed)           0.152    11.987    axi_vd_i/axi_write_0/inst/s_axis_tready_i_2_n_0
    SLICE_X104Y152       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039    12.026 r  axi_vd_i/axi_write_0/inst/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.058    12.084    axi_vd_i/axi_write_0/inst/s_axis_tready_i_1_n_0
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.306    12.980    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.600    12.380    
                         clock uncertainty           -0.179    12.201    
    SLICE_X104Y152       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.226    axi_vd_i/axi_write_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/axi_writing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz rise@9.999ns - clk_out1_clk_wiz rise@7.999ns)
  Data Path Delay:        1.269ns  (logic 0.372ns (29.314%)  route 0.897ns (70.686%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 12.989 - 9.999 ) 
    Source Clock Delay      (SCD):    2.661ns = ( 10.661 - 7.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.556ns (routing 0.707ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.494ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      7.999     7.999 r  
    AH18                                              0.000     7.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     7.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     8.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     8.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.832 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     9.077    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.105 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         1.556    10.661    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X104Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y153       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076    10.737 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[5]/Q
                         net (fo=2, routed)           0.557    11.294    axi_vd_i/axi_write_0/inst/axis_wr_data_count[5]
    SLICE_X106Y153       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    11.440 f  axi_vd_i/axi_write_0/inst/axi_writing_i_2/O
                         net (fo=2, routed)           0.289    11.729    axi_vd_i/axi_write_0/inst/axi_writing_i_2_n_0
    SLICE_X106Y153       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    11.879 r  axi_vd_i/axi_write_0/inst/axi_writing_i_1/O
                         net (fo=1, routed)           0.051    11.930    axi_vd_i/axi_write_0/inst/axi_writing_i_1_n_0
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.315    12.989    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                         clock pessimism             -0.600    12.389    
                         clock uncertainty           -0.179    12.210    
    SLICE_X106Y153       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.235    axi_vd_i/axi_write_0/inst/axi_writing_reg
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.478ns  (logic 0.081ns (16.946%)  route 0.397ns (83.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y146                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y146       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.397     0.478    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X103Y146       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X103Y146       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.375ns  (logic 0.079ns (21.067%)  route 0.296ns (78.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y146                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y146       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.296     0.375    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X105Y147       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X105Y147       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.369ns  (logic 0.080ns (21.680%)  route 0.289ns (78.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y150                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X105Y150       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.289     0.369    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X105Y150       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X105Y150       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.355ns  (logic 0.078ns (21.972%)  route 0.277ns (78.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X104Y149       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.277     0.355    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X104Y149       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X104Y149       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.341ns  (logic 0.080ns (23.460%)  route 0.261ns (76.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X104Y149       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.261     0.341    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X103Y148       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X103Y148       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.311ns  (logic 0.076ns (24.437%)  route 0.235ns (75.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y146                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X104Y146       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.235     0.311    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X104Y146       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X104Y146       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.307ns  (logic 0.078ns (25.407%)  route 0.229ns (74.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y148                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X104Y148       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.229     0.307    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X104Y145       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X104Y145       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.999ns  (MaxDelay Path 7.999ns)
  Data Path Delay:        0.298ns  (logic 0.080ns (26.846%)  route 0.218ns (73.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147                                    0.000     0.000 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X103Y147       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.218     0.298    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X103Y147       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.999     7.999    
    SLICE_X103Y147       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.024    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  7.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.063ns (14.583%)  route 0.369ns (85.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.389ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.336ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         0.858     1.771    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X104Y151       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.811 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/Q
                         net (fo=1, routed)           0.348     2.159    axi_vd_i/axi_write_0/inst/s_axis_tready_reg__0
    SLICE_X104Y152       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.182 r  axi_vd_i/axi_write_0/inst/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.021     2.203    axi_vd_i/axi_write_0/inst/s_axis_tready_i_1_n_0
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.935     1.482    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.391     1.873    
                         clock uncertainty            0.179     2.052    
    SLICE_X104Y152       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.098    axi_vd_i/axi_write_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@4.000ns period=7.999ns})
  Destination:            axi_vd_i/axi_write_0/inst/axi_writing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.079ns (16.844%)  route 0.390ns (83.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.859ns (routing 0.389ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.336ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out1_clk_wiz
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=217, routed)         0.859     1.772    axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X104Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y153       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.810 r  axi_vd_i/axi_write_0/inst/video_in/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[0]/Q
                         net (fo=2, routed)           0.373     2.183    axi_vd_i/axi_write_0/inst/axis_wr_data_count[0]
    SLICE_X106Y153       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     2.224 r  axi_vd_i/axi_write_0/inst/axi_writing_i_1/O
                         net (fo=1, routed)           0.017     2.241    axi_vd_i/axi_write_0/inst/axi_writing_i_1_n_0
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.941     1.488    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                         clock pessimism              0.391     1.879    
                         clock uncertainty            0.179     2.058    
    SLICE_X106Y153       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.104    axi_vd_i/axi_write_0/inst/axi_writing_reg
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_write_0/inst/axi_writing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz rise@9.999ns - clk_out3_clk_wiz rise@6.666ns)
  Data Path Delay:        1.408ns  (logic 0.408ns (28.977%)  route 1.000ns (71.023%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 12.989 - 9.999 ) 
    Source Clock Delay      (SCD):    2.662ns = ( 9.328 - 6.666 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.555ns (routing 0.625ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.494ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     7.191 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.241    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.241 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     7.625    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     7.498 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.745    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.773 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.555     9.328    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y155       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y155       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     9.407 f  axi_vd_i/axi_read_1/inst/read_frame_reg[7]/Q
                         net (fo=3, routed)           0.146     9.553    axi_vd_i/axi_write_0/inst/axis_rd_SRAM_count[7]
    SLICE_X101Y154       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     9.652 f  axi_vd_i/axi_write_0/inst/axi_writing_i_18/O
                         net (fo=1, routed)           0.087     9.739    axi_vd_i/axi_write_0/inst/axi_writing_i_18_n_0
    SLICE_X101Y154       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     9.828 f  axi_vd_i/axi_write_0/inst/axi_writing_i_14/O
                         net (fo=1, routed)           0.249    10.077    axi_vd_i/axi_write_0/inst/axi_writing_i_14_n_0
    SLICE_X100Y154       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051    10.128 r  axi_vd_i/axi_write_0/inst/axi_writing_i_5/O
                         net (fo=1, routed)           0.467    10.595    axi_vd_i/axi_write_0/inst/axi_writing_i_5_n_0
    SLICE_X106Y153       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    10.685 r  axi_vd_i/axi_write_0/inst/axi_writing_i_1/O
                         net (fo=1, routed)           0.051    10.736    axi_vd_i/axi_write_0/inst/axi_writing_i_1_n_0
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.315    12.989    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                         clock pessimism             -0.600    12.389    
                         clock uncertainty           -0.179    12.210    
    SLICE_X106Y153       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.235    axi_vd_i/axi_write_0/inst/axi_writing_reg
  -------------------------------------------------------------------
                         required time                         12.235    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_read_1/inst/frame_readen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz rise@9.999ns - clk_out3_clk_wiz rise@6.666ns)
  Data Path Delay:        1.356ns  (logic 0.169ns (12.463%)  route 1.187ns (87.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 12.980 - 9.999 ) 
    Source Clock Delay      (SCD):    2.650ns = ( 9.316 - 6.666 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.543ns (routing 0.625ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.494ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.666    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     7.191 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.241    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.241 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     7.625    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     7.498 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     7.745    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.773 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.543     9.316    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y154       FDRE                                         r  axi_vd_i/axi_read_1/inst/frame_readen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.395 r  axi_vd_i/axi_read_1/inst/frame_readen_reg/Q
                         net (fo=4, routed)           1.129    10.524    axi_vd_i/axi_write_0/inst/frame_readen
    SLICE_X104Y152       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.614 r  axi_vd_i/axi_write_0/inst/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.058    10.672    axi_vd_i/axi_write_0/inst/s_axis_tready_i_1_n_0
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    11.650    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.306    12.980    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.600    12.380    
                         clock uncertainty           -0.179    12.201    
    SLICE_X104Y152       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.226    axi_vd_i/axi_write_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.414ns  (logic 0.079ns (19.082%)  route 0.335ns (80.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y177                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X88Y177        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.335     0.414    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X88Y178        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X88Y178        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.411ns  (logic 0.079ns (19.221%)  route 0.332ns (80.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y161                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X86Y161        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.332     0.411    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X86Y160        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X86Y160        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.400ns  (logic 0.078ns (19.500%)  route 0.322ns (80.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y175                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X89Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.322     0.400    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X88Y178        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X88Y178        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.384ns  (logic 0.079ns (20.573%)  route 0.305ns (79.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y177                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X85Y177        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.305     0.384    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X86Y180        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X86Y180        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y176                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X88Y176        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.293     0.372    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X88Y176        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X88Y176        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.360ns  (logic 0.079ns (21.944%)  route 0.281ns (78.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y161                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X87Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.281     0.360    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X88Y161        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X88Y161        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.357ns  (logic 0.079ns (22.129%)  route 0.278ns (77.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y175                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X89Y175        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.278     0.357    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X89Y175        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X89Y175        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        0.351ns  (logic 0.079ns (22.507%)  route 0.272ns (77.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y179                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X85Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.272     0.351    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X85Y179        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X85Y179        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.691    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  6.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_read_1/inst/read_frame_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_write_0/inst/axi_writing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.145ns (27.567%)  route 0.381ns (72.433%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.858ns (routing 0.344ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.336ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.858     1.771    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y157       FDRE                                         r  axi_vd_i/axi_read_1/inst/read_frame_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.810 f  axi_vd_i/axi_read_1/inst/read_frame_reg[17]/Q
                         net (fo=3, routed)           0.050     1.860    axi_vd_i/axi_write_0/inst/axis_rd_SRAM_count[17]
    SLICE_X100Y157       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     1.895 f  axi_vd_i/axi_write_0/inst/axi_writing_i_12/O
                         net (fo=1, routed)           0.075     1.970    axi_vd_i/axi_write_0/inst/axi_writing_i_12_n_0
    SLICE_X100Y154       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     2.006 r  axi_vd_i/axi_write_0/inst/axi_writing_i_5/O
                         net (fo=1, routed)           0.239     2.245    axi_vd_i/axi_write_0/inst/axi_writing_i_5_n_0
    SLICE_X106Y153       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.280 r  axi_vd_i/axi_write_0/inst/axi_writing_i_1/O
                         net (fo=1, routed)           0.017     2.297    axi_vd_i/axi_write_0/inst/axi_writing_i_1_n_0
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.941     1.488    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X106Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/axi_writing_reg/C
                         clock pessimism              0.391     1.879    
                         clock uncertainty            0.179     2.058    
    SLICE_X106Y153       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.104    axi_vd_i/axi_write_0/inst/axi_writing_reg
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_read_1/inst/frame_readen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.074ns (11.161%)  route 0.589ns (88.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.855ns (routing 0.344ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.336ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.896    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.855     1.768    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y154       FDRE                                         r  axi_vd_i/axi_read_1/inst/frame_readen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y154       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.807 r  axi_vd_i/axi_read_1/inst/frame_readen_reg/Q
                         net (fo=4, routed)           0.568     2.375    axi_vd_i/axi_write_0/inst/frame_readen
    SLICE_X104Y152       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     2.410 r  axi_vd_i/axi_write_0/inst/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.021     2.431    axi_vd_i/axi_write_0/inst/s_axis_tready_i_1_n_0
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.528    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.547 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.935     1.482    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X104Y152       FDRE                                         r  axi_vd_i/axi_write_0/inst/s_axis_tready_reg/C
                         clock pessimism              0.391     1.873    
                         clock uncertainty            0.179     2.052    
    SLICE_X104Y152       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.098    axi_vd_i/axi_write_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        9.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.570ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.454ns  (logic 0.081ns (17.841%)  route 0.373ns (82.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y163                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X91Y163        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373     0.454    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X91Y162        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X91Y162        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  9.570    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.411ns  (logic 0.080ns (19.465%)  route 0.331ns (80.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y162                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X91Y162        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.331     0.411    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X90Y162        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X90Y162        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.629ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.395ns  (logic 0.079ns (20.000%)  route 0.316ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y172                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X103Y172       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.316     0.395    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X102Y172       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y172       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  9.629    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.383ns  (logic 0.081ns (21.149%)  route 0.302ns (78.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y159                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X102Y159       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.383    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X101Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y162       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.380ns  (logic 0.079ns (20.789%)  route 0.301ns (79.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X102Y161       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.301     0.380    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X101Y162       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y162       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.374ns  (logic 0.080ns (21.390%)  route 0.294ns (78.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y160                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X91Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.294     0.374    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X91Y159        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X91Y159        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  9.650    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y179                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X110Y179       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.292     0.371    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X111Y176       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X111Y176       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.659ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.365ns  (logic 0.079ns (21.644%)  route 0.286ns (78.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y160                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X91Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.286     0.365    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X91Y159        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X91Y159        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  9.659    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.362ns  (logic 0.079ns (21.823%)  route 0.283ns (78.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y173                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X102Y173       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.283     0.362    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X101Y173       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y173       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y173                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X102Y173       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.269     0.350    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X102Y173       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y173       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.674    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 axi_vd_i/axi_write_0/inst/frame_written_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_read_1/inst/frame_readen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_clk_wiz rise@13.332ns - clk_out2_clk_wiz rise@9.999ns)
  Data Path Delay:        1.443ns  (logic 0.169ns (11.712%)  route 1.274ns (88.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 16.367 - 13.332 ) 
    Source Clock Delay      (SCD):    2.588ns = ( 12.587 - 9.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.478ns (routing 0.543ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.568ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525    10.524 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.574    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.574 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384    10.958    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    10.831 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    11.081    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.109 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        1.478    12.587    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X108Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/frame_written_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y153       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    12.666 f  axi_vd_i/axi_write_0/inst/frame_written_reg/Q
                         net (fo=4, routed)           1.223    13.889    axi_vd_i/axi_read_1/inst/frame_written
    SLICE_X101Y154       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    13.979 r  axi_vd_i/axi_read_1/inst/frame_readen_i_1/O
                         net (fo=1, routed)           0.051    14.030    axi_vd_i/axi_read_1/inst/frame_readen_i_1_n_0
    SLICE_X101Y154       FDRE                                         r  axi_vd_i/axi_read_1/inst/frame_readen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     13.332    13.332 r  
    AH18                                              0.000    13.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.332    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    13.761 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.801    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.801 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    14.134    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    14.764 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    14.980    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.004 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         1.363    16.367    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y154       FDRE                                         r  axi_vd_i/axi_read_1/inst/frame_readen_reg/C
                         clock pessimism             -0.600    15.767    
                         clock uncertainty           -0.179    15.588    
    SLICE_X101Y154       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    15.613    axi_vd_i/axi_read_1/inst/frame_readen_reg
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.400ns  (logic 0.078ns (19.500%)  route 0.322ns (80.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y158                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X86Y158        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.322     0.400    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X86Y160        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X86Y160        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.373ns  (logic 0.078ns (20.912%)  route 0.295ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y158                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X86Y158        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.295     0.373    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X86Y159        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X86Y159        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.369ns  (logic 0.080ns (21.680%)  route 0.289ns (78.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y175                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X89Y175        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     0.369    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X89Y175        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X89Y175        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.334ns  (logic 0.078ns (23.353%)  route 0.256ns (76.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y158                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X86Y158        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.256     0.334    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X85Y159        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X85Y159        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.698ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.326ns  (logic 0.080ns (24.540%)  route 0.246ns (75.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y176                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X88Y176        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.246     0.326    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X88Y175        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X88Y175        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.312ns  (logic 0.078ns (25.000%)  route 0.234ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y175                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X89Y175        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.234     0.312    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X88Y175        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X88Y175        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.713ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.311ns  (logic 0.076ns (24.437%)  route 0.235ns (75.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y179                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X88Y179        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.235     0.311    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X88Y179        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X88Y179        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.725ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.299ns  (logic 0.080ns (26.756%)  route 0.219ns (73.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y158                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X86Y158        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.219     0.299    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X86Y158        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X86Y158        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  9.725    

Slack (MET) :             9.732ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.292ns  (logic 0.078ns (26.712%)  route 0.214ns (73.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y177                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X88Y177        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.214     0.292    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X88Y177        FDRE                                         r  axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X88Y177        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  9.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 axi_vd_i/axi_write_0/inst/frame_written_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/axi_read_1/inst/frame_readen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.074ns (10.556%)  route 0.627ns (89.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.822ns (routing 0.301ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.383ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.898    clk/inst/clk_out2_clk_wiz
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.915 r  clk/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2254, routed)        0.822     1.737    axi_vd_i/axi_write_0/inst/m_axi_s2mm_aclk
    SLICE_X108Y153       FDRE                                         r  axi_vd_i/axi_write_0/inst/frame_written_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y153       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.776 f  axi_vd_i/axi_write_0/inst/frame_written_reg/Q
                         net (fo=4, routed)           0.610     2.386    axi_vd_i/axi_read_1/inst/frame_written
    SLICE_X101Y154       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.421 r  axi_vd_i/axi_read_1/inst/frame_readen_i_1/O
                         net (fo=1, routed)           0.017     2.438    axi_vd_i/axi_read_1/inst/frame_readen_i_1_n_0
    SLICE_X101Y154       FDRE                                         r  axi_vd_i/axi_read_1/inst/frame_readen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.525    clk/inst/clk_out3_clk_wiz
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  clk/inst/clkout3_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=676, routed)         0.969     1.513    axi_vd_i/axi_read_1/inst/m_axi_mm2s_aclk
    SLICE_X101Y154       FDRE                                         r  axi_vd_i/axi_read_1/inst/frame_readen_reg/C
                         clock pessimism              0.391     1.904    
                         clock uncertainty            0.179     2.083    
    SLICE_X101Y154       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.129    axi_vd_i/axi_read_1/inst/frame_readen_reg
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out4_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       49.520ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.505ns  (logic 0.079ns (15.644%)  route 0.426ns (84.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X103Y209       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.426     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X103Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X103Y209       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 49.520    

Slack (MET) :             49.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.498ns  (logic 0.078ns (15.663%)  route 0.420ns (84.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X104Y209       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.420     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X104Y209       FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 49.527    

Slack (MET) :             49.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.467ns  (logic 0.081ns (17.345%)  route 0.386ns (82.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X101Y195       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.386     0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X101Y193       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X101Y193       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 49.558    

Slack (MET) :             49.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X103Y209       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.336     0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X103Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X103Y209       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                 49.610    

Slack (MET) :             49.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.382ns  (logic 0.080ns (20.942%)  route 0.302ns (79.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y209                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X104Y209       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.302     0.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X104Y209       FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 49.643    

Slack (MET) :             49.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X101Y194       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.293     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X100Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X100Y194       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 49.653    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X101Y195       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X102Y194       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    

Slack (MET) :             49.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.238ns  (logic 0.081ns (34.034%)  route 0.157ns (65.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y194                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X101Y194       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.157     0.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X100Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X100Y194       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                 49.787    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out4_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        9.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.588ns  (logic 0.079ns (13.435%)  route 0.509ns (86.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y173                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X102Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.509     0.588    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X102Y173       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y173       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.551ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.473ns  (logic 0.080ns (16.913%)  route 0.393ns (83.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y178                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X91Y178        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.393     0.473    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X92Y179        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X92Y179        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  9.551    

Slack (MET) :             9.583ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.441ns  (logic 0.079ns (17.914%)  route 0.362ns (82.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y182                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X110Y182       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.362     0.441    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X109Y182       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X109Y182       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  9.583    

Slack (MET) :             9.584ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y177                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X110Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.440    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X109Y177       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X109Y177       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  9.584    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.436ns  (logic 0.079ns (18.119%)  route 0.357ns (81.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X101Y159       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.357     0.436    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X101Y160       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y160       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y182                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X110Y182       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.356     0.435    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X110Y182       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X110Y182       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.622ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.652%)  route 0.323ns (80.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y174                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X102Y174       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.323     0.402    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X102Y174       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y174       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  9.622    

Slack (MET) :             9.640ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.384ns  (logic 0.080ns (20.833%)  route 0.304ns (79.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y159                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X101Y159       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.304     0.384    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X100Y159       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X100Y159       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  9.640    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.381ns  (logic 0.080ns (20.997%)  route 0.301ns (79.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y159                                    0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X102Y159       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.301     0.381    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X101Y160       FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y160       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.650ns  (required time - arrival time)
  Source:                 axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out4_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.374ns  (logic 0.079ns (21.123%)  route 0.295ns (78.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y179                                     0.000     0.000 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X91Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.295     0.374    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X92Y180        FDRE                                         r  axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X92Y180        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    axi_vd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  9.650    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz
  To Clock:  clk_out4_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        8.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.078ns (6.306%)  route 1.159ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.032 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.488ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.159     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y201       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.354    13.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y201       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.468    12.564    
                         clock uncertainty           -0.059    12.505    
    SLICE_X103Y201       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.078ns (6.306%)  route 1.159ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.032 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.488ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.159     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y201       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.354    13.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y201       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.468    12.564    
                         clock uncertainty           -0.059    12.505    
    SLICE_X103Y201       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.078ns (6.306%)  route 1.159ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.032 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.488ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.159     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y201       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.354    13.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y201       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.468    12.564    
                         clock uncertainty           -0.059    12.505    
    SLICE_X103Y201       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    12.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.078ns (6.306%)  route 1.159ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.032 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.488ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.159     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y201       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.354    13.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y201       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.468    12.564    
                         clock uncertainty           -0.059    12.505    
    SLICE_X103Y201       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.078ns (6.306%)  route 1.159ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.032 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.488ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.159     3.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y201       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.354    13.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y201       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.468    12.564    
                         clock uncertainty           -0.059    12.505    
    SLICE_X103Y201       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    12.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.078ns (9.275%)  route 0.763ns (90.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 13.026 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.488ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.763     3.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.348    13.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.468    12.558    
                         clock uncertainty           -0.059    12.499    
    SLICE_X103Y202       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.078ns (9.275%)  route 0.763ns (90.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 13.026 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.488ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.763     3.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.348    13.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.468    12.558    
                         clock uncertainty           -0.059    12.499    
    SLICE_X103Y202       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.078ns (9.275%)  route 0.763ns (90.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 13.026 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.488ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.763     3.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.348    13.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.468    12.558    
                         clock uncertainty           -0.059    12.499    
    SLICE_X103Y202       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    12.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.078ns (9.275%)  route 0.763ns (90.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 13.026 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.468ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.488ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.763     3.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.348    13.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.468    12.558    
                         clock uncertainty           -0.059    12.499    
    SLICE_X103Y202       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    12.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             9.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out4_clk_wiz rise@9.999ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.078ns (9.166%)  route 0.773ns (90.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.035 - 9.999 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.531ns (routing 0.536ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.488ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     0.832 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     1.087    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.115 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.531     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.724 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.773     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y201       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.999    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630    11.431 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.223    11.654    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.678 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        1.357    13.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y201       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.413    12.622    
                         clock uncertainty           -0.059    12.563    
    SLICE_X104Y201       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  9.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.849ns (routing 0.297ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.332ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.849     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.117     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y200       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.969     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y200       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.302     1.821    
    SLICE_X103Y200       FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.849ns (routing 0.297ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.332ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.849     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.117     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y200       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.965     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.302     1.817    
    SLICE_X103Y200       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.849ns (routing 0.297ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.332ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.849     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X104Y200       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.117     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y200       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.965     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.302     1.817    
    SLICE_X103Y200       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz rise@0.000ns - clk_out4_clk_wiz rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.839ns (routing 0.297ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.332ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     0.750 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.151     0.901    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.918 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.839     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y210       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y210       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.120     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X104Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    clk/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    clk/inst/clk_in1_clk_wiz
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     0.359 r  clk/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     0.531    clk/inst/clk_out4_clk_wiz
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  clk/inst/clkout4_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=5381, routed)        0.958     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X104Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.302     1.810    
    SLICE_X104Y209       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.079ns (6.428%)  route 1.150ns (93.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 52.758 - 50.000 ) 
    Source Clock Delay      (SCD):    7.131ns
    Clock Pessimism Removal (CPR):    4.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.868ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.789ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.682     7.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X102Y206       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.210 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          1.150     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X104Y205       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.485    52.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X104Y205       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              4.291    57.049    
                         clock uncertainty           -0.035    57.013    
    SLICE_X104Y205       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    56.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         56.947    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 48.587    

Slack (MET) :             48.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.328ns (31.208%)  route 0.723ns (68.792%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 52.761 - 50.000 ) 
    Source Clock Delay      (SCD):    7.163ns
    Clock Pessimism Removal (CPR):    4.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.868ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.789ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.714     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y199       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.220     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y201       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     7.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.293     8.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y203       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.488    52.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y203       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.290    57.051    
                         clock uncertainty           -0.035    57.016    
    SLICE_X106Y203       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    56.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.950    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 48.736    

Slack (MET) :             48.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.328ns (31.208%)  route 0.723ns (68.792%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 52.761 - 50.000 ) 
    Source Clock Delay      (SCD):    7.163ns
    Clock Pessimism Removal (CPR):    4.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.868ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.789ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.714     7.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X109Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.210     7.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X109Y199       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.604 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.220     7.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y201       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     7.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.293     8.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y203       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.488    52.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X106Y203       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.290    57.051    
                         clock uncertainty           -0.035    57.016    
    SLICE_X106Y203       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    56.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.950    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 48.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.526ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.071     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y195       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.064     6.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -4.144     2.027    
    SLICE_X101Y195       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.526ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.071     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y195       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.064     6.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -4.144     2.027    
    SLICE_X101Y195       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.526ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.071     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y195       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.064     6.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.144     2.027    
    SLICE_X101Y195       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.526ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.071     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y195       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.064     6.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -4.144     2.027    
    SLICE_X101Y195       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.171ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.526ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.071     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y195       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.064     6.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y195       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.144     2.027    
    SLICE_X101Y195       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.156ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.927ns (routing 0.474ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.526ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.927     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y211       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y211       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.041 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X102Y212       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.049     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X102Y212       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.137     2.019    
    SLICE_X102Y212       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.166ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.526ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y194       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.059     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.137     2.029    
    SLICE_X101Y194       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.166ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.526ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X101Y194       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.059     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.137     2.029    
    SLICE_X101Y194       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.526ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X101Y194       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.055     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.137     2.025    
    SLICE_X101Y194       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.943ns (routing 0.474ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.526ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         0.943     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X101Y195       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y195       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.101     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X101Y194       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=490, routed)         1.055     6.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y194       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.137     2.025    
    SLICE_X101Y194       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.153    





