Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:40:54 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : mcml
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_dead__0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_dead__32_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    u_calc/boundaryChecker/clk_IBUF_BUFG
                                                                      r  u_calc/boundaryChecker/r_dead__0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  u_calc/boundaryChecker/r_dead__0_reg/Q
                         net (fo=1, unplaced)         0.099     0.802    u_calc/boundaryChecker/r_dead__0
                         SRLC32E                                      r  u_calc/boundaryChecker/r_dead__32_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/boundaryChecker/clk_IBUF_BUFG
                                                                      r  u_calc/boundaryChecker/r_dead__32_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s/CLK
                         clock pessimism             -0.183     0.598    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     0.661    u_calc/boundaryChecker/r_dead__32_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_calc/hopper/dead_hop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/photon32/o_dead_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.827%)  route 0.110ns (48.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    u_calc/hopper/clk_IBUF_BUFG
                                                                      r  u_calc/hopper/dead_hop_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  u_calc/hopper/dead_hop_reg/Q
                         net (fo=3, unplaced)         0.110     0.812    u_calc/dropSpin/photon32/dead_hop
                         SRLC32E                                      r  u_calc/dropSpin/photon32/o_dead_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/dropSpin/photon32/clk_IBUF_BUFG
                                                                      r  u_calc/dropSpin/photon32/o_dead_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s/CLK
                         clock pessimism             -0.183     0.598    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     0.661    u_calc/dropSpin/photon32/o_dead_reg_srl32____u_calc_boundaryChecker_r_dead__32_reg_s
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_dl_b__30_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.628%)  route 0.107ns (42.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    u_calc/boundaryChecker/divide_u1/div_replace/div_temp/clk_IBUF_BUFG
                                                                      r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[2]/Q
                         net (fo=2, unplaced)         0.107     0.810    u_calc/mover/I1[0]
                                                                      r  u_calc/mover/r_dl_b__30[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.838 r  u_calc/mover/r_dl_b__30[1]_i_1/O
                         net (fo=6, unplaced)         0.000     0.838    u_calc/boundaryChecker/I71[1]
                         FDRE                                         r  u_calc/boundaryChecker/r_dl_b__30_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/boundaryChecker/clk_IBUF_BUFG
                                                                      r  u_calc/boundaryChecker/r_dl_b__30_reg[1]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    u_calc/boundaryChecker/r_dl_b__30_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__103_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__81_reg[30]_srl22___r_const__81_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__103_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__103_reg[30]/Q
                         net (fo=2, unplaced)         0.117     0.819    n_0_r_const__103_reg[30]
                         SRLC32E                                      r  r_const__81_reg[30]_srl22___r_const__81_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__81_reg[30]_srl22___r_const__81_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.066     0.664    r_const__81_reg[30]_srl22___r_const__81_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__93_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[0]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__93_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__93_reg[0]/Q
                         net (fo=2, unplaced)         0.117     0.819    r_const__93[0]
                         SRL16E                                       r  r_const__87_reg[0]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__87_reg[0]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    r_const__87_reg[0]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__93_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[10]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__93_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__93_reg[10]/Q
                         net (fo=2, unplaced)         0.117     0.819    r_const__93[10]
                         SRL16E                                       r  r_const__87_reg[10]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__87_reg[10]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    r_const__87_reg[10]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__93_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[11]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__93_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__93_reg[11]/Q
                         net (fo=2, unplaced)         0.117     0.819    r_const__93[11]
                         SRL16E                                       r  r_const__87_reg[11]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__87_reg[11]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    r_const__87_reg[11]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__93_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[12]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__93_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__93_reg[12]/Q
                         net (fo=2, unplaced)         0.117     0.819    r_const__93[12]
                         SRL16E                                       r  r_const__87_reg[12]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__87_reg[12]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    r_const__87_reg[12]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__93_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[13]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__93_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__93_reg[13]/Q
                         net (fo=2, unplaced)         0.117     0.819    r_const__93[13]
                         SRL16E                                       r  r_const__87_reg[13]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__87_reg[13]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    r_const__87_reg[13]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 r_const__93_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[14]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.280%)  route 0.117ns (49.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  r_const__93_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  r_const__93_reg[14]/Q
                         net (fo=2, unplaced)         0.117     0.819    r_const__93[14]
                         SRL16E                                       r  r_const__87_reg[14]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    clk_IBUF_BUFG
                                                                      r  r_const__87_reg[14]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.183     0.598    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.664    r_const__87_reg[14]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[10]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[11]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[12]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[13]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[14]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[15]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[16]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[17]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[18]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.253     0.585    clk_IBUF_BUFG
                                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 f  reset_calculator_reg/Q
                         net (fo=4551, unplaced)      0.191     0.894    u_calc/rand_u1/reset_calculator
                         FDCE                                         f  u_calc/rand_u1/r_s1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, unplaced)     0.267     0.781    u_calc/rand_u1/clk_IBUF_BUFG
                                                                      r  u_calc/rand_u1/r_s1_reg[19]/C
                         clock pessimism             -0.183     0.598    
                         FDCE (Remov_fdce_C_CLR)     -0.086     0.512    u_calc/rand_u1/r_s1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.382    




