strict digraph "" {
	node [label="\N"];
	"753:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7feaf2468e90>",
		clk_sens=False,
		fillcolor=gold,
		label="753:AL",
		sens="['data_req_dec', 'lsu_load_err_i', 'instr_multicycle_done_q', 'regfile_we_dec', 'WAIT_MULTICYCLE', 'multdiv_en_dec', 'IDLE', 'branch_\
decision_i', 'branch_in_dec', 'id_wb_fsm_cs', 'jump_in_dec']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_req_dec', 'lsu_load_err_i', 'instr_multicycle_done_q', 'regfile_we_dec', 'lsu_valid_i', 'instr_fetch_err_i', 'instr_new_i', '\
multdiv_en_dec', 'IDLE', 'branch_decision_i', 'WAIT_MULTICYCLE', 'branch_in_dec', 'id_wb_fsm_cs', 'jump_in_dec', 'ex_valid_i']"];
	"753:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf2468f50>",
		fillcolor=turquoise,
		label="753:BL
id_wb_fsm_ns = id_wb_fsm_cs;
instr_multicycle_done_n = instr_multicycle_done_q;
regfile_we_wb = 1'b0;
stall_lsu = 1'b0;
stall_\
multdiv = 1'b0;
stall_jump = 1'b0;
stall_branch = 1'b0;
branch_set_n = 1'b0;
perf_branch_o = 1'b0;
instr_ret_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2468f90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f21d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f2350>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f24d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f2610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f2790>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f28d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f2a50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f2bd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f2d50>]",
		style=filled,
		typ=Block];
	"753:AL" -> "753:BL"	 [cond="[]",
		lineno=None];
	"796:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf2406290>",
		fillcolor=lightcyan,
		label="796:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"797:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7feaf2406350>",
		fillcolor=springgreen,
		label="797:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"796:CA" -> "797:IF"	 [cond="[]",
		lineno=None];
	"786:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf23fe950>",
		fillcolor=turquoise,
		label="786:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_jump = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fe990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23feb50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fec90>]",
		style=filled,
		typ=Block];
	"Leaf_753:AL"	 [def_var="['id_wb_fsm_ns', 'stall_branch', 'perf_branch_o', 'instr_ret_o', 'branch_set_n', 'stall_multdiv', 'stall_lsu', 'stall_jump', 'regfile_\
we_wb', 'instr_multicycle_done_n']",
		label="Leaf_753:AL"];
	"786:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"773:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf23f6690>",
		fillcolor=lightcyan,
		label="773:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"773:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf23f6750>",
		fillcolor=turquoise,
		label="773:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_multdiv = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f6790>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f6950>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f6ad0>]",
		style=filled,
		typ=Block];
	"773:CA" -> "773:BL"	 [cond="[]",
		lineno=None];
	"778:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf23f6c50>",
		fillcolor=lightcyan,
		label="778:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"778:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf23f6d10>",
		fillcolor=turquoise,
		label="778:BL
id_wb_fsm_ns = (branch_decision_i)? WAIT_MULTICYCLE : IDLE;
stall_branch = branch_decision_i;
instr_multicycle_done_n = ~\
branch_decision_i;
branch_set_n = branch_decision_i;
perf_branch_o = 1'b1;
instr_ret_o = ~branch_decision_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f6d50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fe050>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fe210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fe410>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fe5d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fe750>]",
		style=filled,
		typ=Block];
	"778:CA" -> "778:BL"	 [cond="[]",
		lineno=None];
	"809:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf240f2d0>",
		fillcolor=lightcyan,
		label="809:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"809:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf240f310>",
		fillcolor=cadetblue,
		label="809:BS
id_wb_fsm_ns = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf240f310>]",
		style=filled,
		typ=BlockingSubstitution];
	"809:CA" -> "809:BS"	 [cond="[]",
		lineno=None];
	"768:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf23f6210>",
		fillcolor=turquoise,
		label="768:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_lsu = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f6250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f63d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23f6510>]",
		style=filled,
		typ=Block];
	"768:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"797:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf2406990>",
		fillcolor=turquoise,
		label="797:BL
id_wb_fsm_ns = IDLE;
instr_multicycle_done_n = 1'b1;
regfile_we_wb = regfile_we_dec & ~lsu_load_err_i;
instr_ret_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf24069d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2406b50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2406cd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2406f10>]",
		style=filled,
		typ=Block];
	"797:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"791:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf23fee50>",
		fillcolor=turquoise,
		label="791:BL
instr_multicycle_done_n = 1'b0;
instr_ret_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf23fee90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2406050>]",
		style=filled,
		typ=Block];
	"791:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"767:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7feaf23f60d0>",
		fillcolor=linen,
		label="767:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"767:CS" -> "773:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"767:CS" -> "778:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"786:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf23fe8d0>",
		fillcolor=lightcyan,
		label="786:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "786:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"791:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf23fee10>",
		fillcolor=lightcyan,
		label="791:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "791:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"768:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf23f6150>",
		fillcolor=lightcyan,
		label="768:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "768:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"765:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7feaf23f2f50>",
		fillcolor=lightcyan,
		label="765:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"766:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7feaf23f2fd0>",
		fillcolor=springgreen,
		label="766:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"765:CA" -> "766:IF"	 [cond="[]",
		lineno=None];
	"797:IF" -> "797:BL"	 [cond="['data_req_dec', 'lsu_valid_i', 'data_req_dec', 'ex_valid_i']",
		label="(data_req_dec & lsu_valid_i | ~data_req_dec & ex_valid_i)",
		lineno=797];
	"803:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7feaf2406390>",
		fillcolor=turquoise,
		label="803:BL
stall_lsu = data_req_dec;
stall_multdiv = multdiv_en_dec;
stall_branch = branch_in_dec;
stall_jump = jump_in_dec;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf24063d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2406550>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf24066d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7feaf2406850>]",
		style=filled,
		typ=Block];
	"797:IF" -> "803:BL"	 [cond="['data_req_dec', 'lsu_valid_i', 'data_req_dec', 'ex_valid_i']",
		label="!((data_req_dec & lsu_valid_i | ~data_req_dec & ex_valid_i))",
		lineno=797];
	"764:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7feaf23f2e90>",
		fillcolor=linen,
		label="764:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"753:BL" -> "764:CS"	 [cond="[]",
		lineno=None];
	"778:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"773:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"786:CA" -> "786:BL"	 [cond="[]",
		lineno=None];
	"803:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"766:IF" -> "767:CS"	 [cond="['instr_new_i', 'instr_fetch_err_i']",
		label="(instr_new_i & ~instr_fetch_err_i)",
		lineno=766];
	"764:CS" -> "796:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"764:CS" -> "809:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"764:CS" -> "765:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"791:CA" -> "791:BL"	 [cond="[]",
		lineno=None];
	"809:BS" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"768:CA" -> "768:BL"	 [cond="[]",
		lineno=None];
}
