Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 13 22:26:02 2018
| Host         : niklas-desktop running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file ComplexMultiply_timing_summary_routed.rpt -pb ComplexMultiply_timing_summary_routed.pb -rpx ComplexMultiply_timing_summary_routed.rpx -warn_on_violation
| Design       : ComplexMultiply
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.690        0.000                      0                  396        0.122        0.000                      0                  396        0.845        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               0.690        0.000                      0                  396        0.122        0.000                      0                  396        0.845        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 r_b_real_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.518ns (30.176%)  route 1.199ns (69.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 7.598 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y49        FDCE                                         r  r_b_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[2]/Q
                         net (fo=2, routed)           1.199     6.764    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.696     7.598    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.940    
                         clock uncertainty           -0.035     7.905    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.455    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 r_b_real_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.456ns (26.597%)  route 1.258ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X103Y49        FDCE                                         r  r_b_real_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456     5.504 r  r_b_real_reg[10]/Q
                         net (fo=2, routed)           1.258     6.762    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[10]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 r_b_real_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.518ns (30.265%)  route 1.194ns (69.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y49        FDCE                                         r  r_b_real_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[5]/Q
                         net (fo=2, routed)           1.194     6.759    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[5]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 r_b_real_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.536%)  route 1.178ns (69.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y49        FDCE                                         r  r_b_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[2]/Q
                         net (fo=2, routed)           1.178     6.744    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 r_b_real_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.518ns (30.909%)  route 1.158ns (69.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 7.598 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[11]/Q
                         net (fo=2, routed)           1.158     6.724    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[11]
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.696     7.598    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.940    
                         clock uncertainty           -0.035     7.905    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.455    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 r_b_real_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.456ns (27.228%)  route 1.219ns (72.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 7.598 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X103Y49        FDCE                                         r  r_b_real_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456     5.504 r  r_b_real_reg[10]/Q
                         net (fo=2, routed)           1.219     6.722    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[10]
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.696     7.598    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.940    
                         clock uncertainty           -0.035     7.905    
    DSP48_X3Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.455    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 r_b_real_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.518ns (31.693%)  route 1.116ns (68.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[11]/Q
                         net (fo=2, routed)           1.116     6.682    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[11]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 r_b_real_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.456ns (28.142%)  route 1.164ns (71.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X103Y49        FDCE                                         r  r_b_real_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.456     5.504 r  r_b_real_reg[1]/Q
                         net (fo=2, routed)           1.164     6.668    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[1]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 r_b_real_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.518ns (32.500%)  route 1.076ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y49        FDCE                                         r  r_b_real_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[4]/Q
                         net (fo=2, routed)           1.076     6.642    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 r_b_real_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (i_clk rise@3.000ns - i_clk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.518ns (32.504%)  route 1.076ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 7.600 - 3.000 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.804     5.048    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.518     5.566 r  r_b_real_reg[3]/Q
                         net (fo=2, routed)           1.076     6.641    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[3]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      3.000     3.000 r  
    K19                                               0.000     3.000 r  i_clk (IN)
                         net (fo=0)                   0.000     3.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     5.810    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.901 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.698     7.600    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.342     7.942    
                         clock uncertainty           -0.035     7.906    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.457    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 r_b_real_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.435%)  route 0.393ns (70.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.615     1.481    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  r_b_real_reg[0]/Q
                         net (fo=2, routed)           0.393     2.039    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[0]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.968     2.083    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.248     1.834    
    DSP48_X4Y22          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.916    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 r_b_imaginary_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rr_b_imaginary_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.636     1.503    i_clk_IBUF_BUFG
    SLICE_X106Y51        FDCE                                         r  r_b_imaginary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  r_b_imaginary_reg[5]/Q
                         net (fo=1, routed)           0.065     1.709    r_b_imaginary[5]
    SLICE_X106Y51        FDCE                                         r  rr_b_imaginary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.906     2.021    i_clk_IBUF_BUFG
    SLICE_X106Y51        FDCE                                         r  rr_b_imaginary_reg[5]/C
                         clock pessimism             -0.519     1.503    
    SLICE_X106Y51        FDCE (Hold_fdce_C_D)         0.075     1.578    rr_b_imaginary_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 r_b_real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.903%)  route 0.403ns (71.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.615     1.481    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  r_b_real_reg[8]/Q
                         net (fo=2, routed)           0.403     2.049    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[8]
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.968     2.083    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y22          DSP48E1                                      r  inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.248     1.834    
    DSP48_X4Y22          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     1.916    inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rr_a_real_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rrr_a_real_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.608     1.475    i_clk_IBUF_BUFG
    SLICE_X100Y55        FDCE                                         r  rr_a_real_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y55        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  rr_a_real_reg[12]/Q
                         net (fo=1, routed)           0.056     1.694    rr_a_real[12]
    SLICE_X100Y55        FDCE                                         r  rrr_a_real_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     1.993    i_clk_IBUF_BUFG
    SLICE_X100Y55        FDCE                                         r  rrr_a_real_reg[12]/C
                         clock pessimism             -0.519     1.475    
    SLICE_X100Y55        FDCE (Hold_fdce_C_D)         0.064     1.539    rrr_a_real_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rr_a_real_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rrr_a_real_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.608     1.475    i_clk_IBUF_BUFG
    SLICE_X100Y55        FDCE                                         r  rr_a_real_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y55        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  rr_a_real_reg[17]/Q
                         net (fo=1, routed)           0.056     1.694    rr_a_real[17]
    SLICE_X100Y55        FDCE                                         r  rrr_a_real_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     1.993    i_clk_IBUF_BUFG
    SLICE_X100Y55        FDCE                                         r  rrr_a_real_reg[17]/C
                         clock pessimism             -0.519     1.475    
    SLICE_X100Y55        FDCE (Hold_fdce_C_D)         0.064     1.539    rrr_a_real_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rrr_a_imaginary_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.607     1.474    i_clk_IBUF_BUFG
    SLICE_X103Y57        FDCE                                         r  rrr_a_imaginary_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y57        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  rrr_a_imaginary_reg[10]/Q
                         net (fo=1, routed)           0.188     1.802    inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[10]
    DSP48_X4Y23          DSP48E1                                      r  inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.967     2.082    inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y23          DSP48E1                                      r  inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.503     1.579    
    DSP48_X4Y23          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.066     1.645    inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 r_b_real_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.164ns (27.724%)  route 0.428ns (72.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.615     1.481    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  r_b_real_reg[0]/Q
                         net (fo=2, routed)           0.428     2.073    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[0]
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.967     2.082    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.248     1.833    
    DSP48_X3Y20          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.915    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 r_b_real_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.592%)  route 0.430ns (72.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.615     1.481    i_clk_IBUF_BUFG
    SLICE_X102Y47        FDCE                                         r  r_b_real_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  r_b_real_reg[8]/Q
                         net (fo=2, routed)           0.430     2.076    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[8]
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.967     2.082    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.248     1.833    
    DSP48_X3Y20          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     1.915    inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rrr_a_imaginary_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.955%)  route 0.212ns (60.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.608     1.475    i_clk_IBUF_BUFG
    SLICE_X101Y55        FDCE                                         r  rrr_a_imaginary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y55        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  rrr_a_imaginary_reg[4]/Q
                         net (fo=1, routed)           0.212     1.827    inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[4]
    DSP48_X4Y23          DSP48E1                                      r  inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.967     2.082    inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X4Y23          DSP48E1                                      r  inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.483     1.599    
    DSP48_X4Y23          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     1.665    inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rr_b_imaginary_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rrr_b_imaginary_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.415%)  route 0.327ns (66.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.615     1.481    i_clk_IBUF_BUFG
    SLICE_X102Y49        FDCE                                         r  rr_b_imaginary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  rr_b_imaginary_reg[0]/Q
                         net (fo=1, routed)           0.327     1.972    rr_b_imaginary[0]
    SLICE_X102Y50        FDCE                                         r  rrr_b_imaginary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.879     1.994    i_clk_IBUF_BUFG
    SLICE_X102Y50        FDCE                                         r  rrr_b_imaginary_reg[0]/C
                         clock pessimism             -0.248     1.746    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.063     1.809    rrr_b_imaginary_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         3.000       0.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X3Y21     inst_imaginary_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X4Y22     inst_real_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X4Y23     inst_real_mul_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.000       0.846      DSP48_X3Y20     inst_imaginary_mul_1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDCE/C       n/a            1.000         3.000       2.000      SLICE_X98Y50    r_a_imaginary_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.000       2.000      SLICE_X98Y58    r_a_imaginary_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.000       2.000      SLICE_X100Y57   r_a_imaginary_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.000       2.000      SLICE_X98Y58    r_a_imaginary_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.000       2.000      SLICE_X99Y57    r_a_imaginary_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y61   r_a_real_reg[17]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X103Y47   r_b_imaginary_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X103Y49   r_b_imaginary_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y47   r_b_real_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X103Y49   r_b_real_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y47   r_b_real_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X103Y49   r_b_real_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y49   r_b_real_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y47   r_b_real_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y49   r_b_real_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X102Y61   r_a_real_reg[17]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X107Y54   r_b_imaginary_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X107Y54   r_b_imaginary_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X107Y54   r_b_imaginary_reg[14]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X107Y54   r_b_imaginary_reg[15]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X106Y54   r_b_imaginary_reg[16]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X106Y54   r_b_imaginary_reg[17]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X106Y53   rr_b_imaginary_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X106Y54   rr_b_imaginary_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.500       1.000      SLICE_X106Y54   rr_b_imaginary_reg[13]/C



