0.6
2019.2
Nov  6 2019
21:57:16
D:/Digital-logic-experiments/Revision/Revision.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sim_1/new/TestCounter.sv,1724938370,systemVerilog,,,,TestCounter,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sim_1/new/TestDivider.sv,1724978421,systemVerilog,,,,TestDivider,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sim_1/new/TestSuperAdder.sv,1724917329,systemVerilog,,,,TestSuperAdder,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/Counter.sv,1724938070,systemVerilog,,D:/Digital-logic-experiments/Revision/Revision.srcs/sim_1/new/TestCounter.sv,,Counter,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/Decoder.sv,1724911809,systemVerilog,,D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SuperAdder.sv,,Decoder1,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/Divider.sv,1724978330,systemVerilog,,D:/Digital-logic-experiments/Revision/Revision.srcs/sim_1/new/TestDivider.sv,,Divider,,,,,,,,
D:/Digital-logic-experiments/Revision/Revision.srcs/sources_1/new/SuperAdder.sv,1724915141,systemVerilog,,D:/Digital-logic-experiments/Revision/Revision.srcs/sim_1/new/TestSuperAdder.sv,,SuperAdder,,,,,,,,
