{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762889066116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762889066119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 20:24:26 2025 " "Processing started: Tue Nov 11 20:24:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762889066119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889066119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegOnPCBDe1Soc -c ShiftRegOnPCBDe1Soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegOnPCBDe1Soc -c ShiftRegOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889066119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762889066333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintshiftregonpcbde1soc/hdl/shiftregonpcbde1soc-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintshiftregonpcbde1soc/hdl/shiftregonpcbde1soc-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegOnPCBDe1Soc-Struct " "Found design unit 1: ShiftRegOnPCBDe1Soc-Struct" {  } { { "../hdl/ShiftRegOnPCBDe1Soc-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintShiftRegOnPCBDe1Soc/hdl/ShiftRegOnPCBDe1Soc-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889071053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889071053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintshiftregonpcbde1soc/hdl/shiftregonpcbde1soc-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintshiftregonpcbde1soc/hdl/shiftregonpcbde1soc-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegOnPCBDe1Soc " "Found entity 1: ShiftRegOnPCBDe1Soc" {  } { { "../hdl/ShiftRegOnPCBDe1Soc-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintShiftRegOnPCBDe1Soc/hdl/ShiftRegOnPCBDe1Soc-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889071055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889071055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintshiftreg/src/shiftreg-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintshiftreg/src/shiftreg-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftReg-Rtl " "Found design unit 1: ShiftReg-Rtl" {  } { { "../../uintShiftReg/src/ShiftReg-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintShiftReg/src/ShiftReg-Rtl-a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889071056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889071056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintshiftreg/src/shiftreg-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintshiftreg/src/shiftreg-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "../../uintShiftReg/src/ShiftReg-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintShiftReg/src/ShiftReg-e.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889071056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889071056 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "D_FF work ShiftRegOnPCBDe1Soc-Struct-a.vhd(16) " "VHDL Use Clause error at ShiftRegOnPCBDe1Soc-Struct-a.vhd(16): design library \"work\" does not contain primary unit \"D_FF\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../hdl/ShiftRegOnPCBDe1Soc-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintShiftRegOnPCBDe1Soc/hdl/ShiftRegOnPCBDe1Soc-Struct-a.vhd" 16 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1762889071057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762889071167 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 11 20:24:31 2025 " "Processing ended: Tue Nov 11 20:24:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762889071167 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762889071167 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762889071167 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889071167 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889071813 ""}
