# FPGA-Workshop <br \>
<br />Day 1: Counter Design & Implementation
<br /> Counter
<br /> ![counter](https://user-images.githubusercontent.com/69295749/160335658-a66818c6-14f7-4efe-bf7e-adb9f707a478.jpg)
<br /> clock constraints
<br /> ![pinouts and clock constraints](https://user-images.githubusercontent.com/69295749/160336145-9ba93611-1699-487d-9a6e-6c412cc10f86.jpg)
<br /> final vio design 
<br /> ![vio design](https://user-images.githubusercontent.com/69295749/160336233-3dcf51e9-f904-4295-8d58-54649d88d922.jpg)

