

================================================================
== Vivado HLS Report for 'kernel_4'
================================================================
* Date:           Fri Jan 13 09:15:05 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |  272|  16776775|  133|  16776710| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+-----+----------+-----+----------+----------+
        |                    |                 |     Latency    |    Interval    | Pipeline |
        |      Instance      |      Module     | min |    max   | min |    max   |   Type   |
        +--------------------+-----------------+-----+----------+-----+----------+----------+
        |AttentionMatmul_U0  |AttentionMatmul  |  272|      8377|  133|      8261| dataflow |
        |Softmax130_U0       |Softmax130       |   73|  16776763|   58|  16776710| dataflow |
        +--------------------+-----------------+-----+----------+-----+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        -|       -|    -|
|FIFO             |       29|      -|      542|     594|    -|
|Instance         |      122|    111|    37774|   48654|    0|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       -|    -|
|Register         |        -|      -|        -|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      151|    111|    38316|   49248|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        7|      5|        3|       9|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |AttentionMatmul_U0  |AttentionMatmul  |      122|     68|  15693|  35245|    0|
    |Softmax130_U0       |Softmax130       |        0|     43|  22081|  13409|    0|
    +--------------------+-----------------+---------+-------+-------+-------+-----+
    |Total               |                 |      122|    111|  37774|  48654|    0|
    +--------------------+-----------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |pipe_1_V_data_V_U  |       29|  522|   0|    -|     2|  512|     1024|
    |pipe_1_V_dest_V_U  |        0|    5|   0|    -|     2|    8|       16|
    |pipe_1_V_id_V_U    |        0|    5|   0|    -|     2|    8|       16|
    |pipe_1_V_last_V_U  |        0|    5|   0|    -|     2|    1|        2|
    |pipe_1_V_user_V_U  |        0|    5|   0|    -|     2|   16|       32|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       29|  542|   0|    0|    10|  545|     1090|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|in_r_TDATA    |  in |  512|     axis     |  in_V_data_V |    pointer   |
|in_r_TID      |  in |    8|     axis     |   in_V_id_V  |    pointer   |
|in_r_TDEST    |  in |    8|     axis     |  in_V_dest_V |    pointer   |
|in_r_TUSER    |  in |   16|     axis     |  in_V_user_V |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |  in_V_last_V |    pointer   |
|in_r_TREADY   | out |    1|     axis     |  in_V_last_V |    pointer   |
|out_r_TDATA   | out |  512|     axis     | out_V_data_V |    pointer   |
|out_r_TID     | out |    8|     axis     |  out_V_id_V  |    pointer   |
|out_r_TDEST   | out |    8|     axis     | out_V_dest_V |    pointer   |
|out_r_TUSER   | out |   16|     axis     | out_V_user_V |    pointer   |
|out_r_TLAST   | out |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TVALID  | out |    1|     axis     | out_V_last_V |    pointer   |
|out_r_TREADY  |  in |    1|     axis     | out_V_last_V |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none |   kernel_4   | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |   kernel_4   | return value |
+--------------+-----+-----+--------------+--------------+--------------+

