# ğŸ“Š FinFET / GAA å„ãƒãƒ¼ãƒ‰ä¸–ä»£ã®ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¯”è¼ƒè¡¨  
**Parameter Comparison Table for FinFET and GAA Generations**

---

## âœ… FinFET ä¸–ä»£åˆ¥ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¯”è¼ƒ  
**FinFET Generation-wise Parameters**

| ãƒãƒ¼ãƒ‰<br>Node | $H_{\mathrm{fin}}$ (nm)<br>Fin Height | $W_{\mathrm{fin}}$ (nm)<br>Fin Width | $n$<br># of Fins | $W_{\mathrm{total}}$ (nm)<br>Effective Width | $L_g$ (nm)<br>Gate Length | $T_{\mathrm{ox}}$ (nm)<br>Oxide Thickness | $V_{\mathrm{th}}$ (V)<br>Threshold Voltage | $I_{\mathrm{dlin}}$ (nA/nm)<br>Linear Current | $I_{\mathrm{dsat}}$ (nA/nm)<br>Saturation Current | $I_{\mathrm{off}}$ (nA/nm)<br>Leakage | $I_{\mathrm{cutoff}}$ (nA)<br>Cutoff Current | $B_{V\mathrm{ds}}$ (V)<br>Breakdown Voltage |
|---------------|------------------------|----------------------|------------|-----------------------------------|----------------------|----------------------------|------------------------------|-------------------------------|--------------------------------|------------------------------|--------------------------------|------------------------------|
| **22nm**      | ~40                   | ~10                 | 2          | $2 \times 40 + 10 = 90 \times 2 = \mathbf{180}$ | 25                   | 1.2 (EOT equiv.)         | ~0.4â€“0.5                    | ~500                         | ~1000                         | ~10                         | ~100                          | ~2.0                         |
| **14nm**      | ~45                   | ~8                  | 3          | $2 \times 45 + 8 = 98 \times 3 = \mathbf{294}$ | 20                   | 1.0                       | ~0.35â€“0.45                  | ~550                         | ~1100                         | ~5                          | ~50                           | ~1.8                         |
| **10nm**      | ~50                   | ~7                  | 3â€“4        | ~300â€“400                         | 18                   | 0.85                      | ~0.3â€“0.4                    | ~600                         | ~1200                         | ~1â€“2                        | ~10â€“20                        | ~1.6                         |
| **7nm**       | ~55                   | ~6                  | 4â€“5        | ~400â€“500                         | 16                   | 0.75                      | ~0.3                        | ~650                         | ~1300                         | <1                          | ~5                            | ~1.5                         |
| **5nm**       | ~60                   | ~5                  | 5â€“6        | ~500â€“600                         | 14                   | 0.65                      | ~0.25â€“0.3                   | ~700                         | ~1400                         | <0.5                        | ~1â€“2                          | ~1.3                         |

---

## âœ… GAA ä¸–ä»£åˆ¥ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æ¯”è¼ƒ  
**GAA (Nanosheet) Generation-wise Parameters**

| ãƒãƒ¼ãƒ‰<br>Node | $W$ (nm)<br>Sheet Width | $H$ (nm)<br>Sheet Height | $n$<br># of Sheets | $W_{\mathrm{total}}$ (nm)<br>Effective Width | $L_g$ (nm)<br>Gate Length | $T_{\mathrm{ox}}$ (nm)<br>Oxide Thickness | $V_{\mathrm{th}}$ (V)<br>Threshold Voltage | $I_{\mathrm{dlin}}$ (nA/nm)<br>Linear Current | $I_{\mathrm{dsat}}$ (nA/nm)<br>Saturation Current | $I_{\mathrm{off}}$ (nA/nm)<br>Leakage | $I_{\mathrm{cutoff}}$ (nA)<br>Cutoff Current | $B_{V\mathrm{ds}}$ (V)<br>Breakdown Voltage |
|------------------------|------------------|-------------------|----------------|------------------------------------|----------------------|----------------------------|------------------------------|-------------------------------|--------------------------------|------------------------------|--------------------------------|------------------------------|
| **3nm (Samsung SF3E)** | ~20             | ~5                | 3              | $2 \times (5 + 20) \times 3 = \mathbf{150}$ | 14â€“15                | ~0.6                      | ~0.25                       | ~700                         | ~1400                         | <1                          | ~5                            | ~1.3                         |
| **2nm (TSMC N2)**       | ~25             | ~6                | 4              | $2 \times (6 + 25) \times 4 = \mathbf{248}$ | ~12                  | ~0.55                     | ~0.23                       | ~750                         | ~1500                         | <0.5                        | ~2                            | ~1.2                         |
| **1.4nm (Estimated)**   | ~30             | ~6                | 4â€“5            | $\sim 288$â€“$360$                     | ~10                  | ~0.5                      | ~0.20                       | ~800                         | ~1600                         | <0.3                        | ~1                            | ~1.1                         |

---

## ğŸ§  æœ‰åŠ¹ãƒãƒ£ãƒãƒ«å¹…ã®è¨ˆç®—å¼  
**Effective Channel Width Formula**

- **FinFET**ï¼š

$$
W_{\mathrm{total}} = n \cdot (2H_{\mathrm{fin}} + W_{\mathrm{fin}})
$$

- **GAA**ï¼š

$$
W_{\mathrm{total}} = 2 \cdot (H + W) \cdot n
$$

---

## ğŸ§¯ ãƒãƒ¼ãƒ‰åˆ¥ æŠµæŠ—è¦ç´ æ¯”è¼ƒè¡¨  
**Generation-wise Resistance Components**

| ãƒãƒ¼ãƒ‰<br>Node | ã‚¢ã‚¯ãƒ†ã‚£ãƒ–æŠµæŠ—<br>Active Region (Î©/â–¡) | ã‚²ãƒ¼ãƒˆæŠµæŠ—<br>Gate (Î©/â–¡) | ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒã‚§ãƒ¼ãƒ³<br>Contact Chain (Î©, $n$ â‰ˆ contacts) | ãƒ“ã‚¢ãƒã‚§ãƒ¼ãƒ³<br>Via Chain (Î©, $n$ â‰ˆ vias) | é…ç·šæŠµæŠ—<br>Metal (Î©/â–¡) |
|--------|-----------------------------|--------------------|----------------------------------------------------|---------------------------------------------|---------------------------|
| 22nm   | ~80                        | ~2.5               | ~100 (nâ‰ˆ100)                                       | ~120 (nâ‰ˆ100)                                | ~0.12                    |
| 14nm   | ~70                        | ~2.0               | ~80 (nâ‰ˆ80)                                         | ~100 (nâ‰ˆ90)                                 | ~0.10                    |
| 10nm   | ~60                        | ~1.8               | ~70 (nâ‰ˆ70)                                         | ~90 (nâ‰ˆ80)                                  | ~0.09                    |
| 7nm    | ~50                        | ~1.5               | ~60 (nâ‰ˆ60)                                         | ~80 (nâ‰ˆ70)                                  | ~0.08                    |
| 5nm    | ~40                        | ~1.3               | ~50 (nâ‰ˆ50)                                         | ~70 (nâ‰ˆ60)                                  | ~0.07                    |
| 3nm    | ~35                        | ~1.0               | ~45 (nâ‰ˆ45)                                         | ~60 (nâ‰ˆ50)                                  | ~0.06                    |
| 2nm    | ~30                        | ~0.9               | ~40 (nâ‰ˆ40)                                         | ~55 (nâ‰ˆ45)                                  | ~0.055                   |
| 1.4nm  | ~25                        | ~0.8               | ~35 (nâ‰ˆ35)                                         | ~50 (nâ‰ˆ40)                                  | ~0.05                    |

---

## ğŸ§© FinFET vs GAA ã®æ§‹é€ æ¯”è¼ƒ  
**Structural Comparison of FinFET vs GAA**

| æ¯”è¼ƒé …ç›® / Feature         | FinFET                            | GAA (Nanosheet)                     |
|----------------------------|-----------------------------------|-------------------------------------|
| ã‚²ãƒ¼ãƒˆæ¥è§¦é¢ / Gate Faces   | 3é¢ (top + sidewalls)            | 4é¢ (top, bottom, sidewalls)       |
| ãƒãƒ£ãƒãƒ«å½¢çŠ¶ / Channel    | Finæ§‹é€  / Ridge                   | ã‚·ãƒ¼ãƒˆç©å±¤ / Stacked sheets        |
| æœ‰åŠ¹å¹…å¼ / $W_\text{total}$ Formula | $n(2H + W)$                        | $2(H + W)n$                         |
| é¢ç©åŠ¹ç‡ / Area Efficiency | ä¸­ç¨‹åº¦ / Moderate                | é«˜ / Excellent                      |
| é™é›»åˆ¶å¾¡ / Electrostatics  | å„ª / Good                         | éå¸¸ã«å„ª / Excellent               |
| å¾®ç´°åŒ–é™ç•Œ / Scaling Limit | ï½5nm                            | ï½1.4nm ã¾ãŸã¯ãã‚Œä»¥ä¸‹ / ~1.4nm or less |

---

## ğŸ“— å‡ºåŠ›æ ¹æ‹ ã¨ç”Ÿæˆæ–¹æ³•  
**Basis of Estimations**

1. **ğŸ§¾ å…¬é–‹æƒ…å ±ãƒ™ãƒ¼ã‚¹**  
   - å„ç¨®å…¬å¼ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ï¼ˆIEDM, ISSCC, VLSIç­‰ï¼‰ã‚„ãƒ¡ãƒ¼ã‚«ãƒ¼ç™ºè¡¨ã‚’å†æ§‹æˆ  
   - Samsung, TSMC, IMEC, Intelãªã©ã®ç™ºè¡¨è³‡æ–™ã«åŸºã¥ã

2. **ğŸ”¬ BSIM-CMGãƒ™ãƒ¼ã‚¹æ§‹é€ ãƒ¢ãƒ‡ãƒ«**  
   - BSIM-CMGæº–æ‹ ã®ãƒ¢ãƒ‡ãƒ«ã§ $W_{\mathrm{total}}$ ã‚’å®šç¾©ã—ã€ $J_{\mathrm{dsat}}$ ã®çµŒé¨“å€¤ã‹ã‚‰ $I_{\mathrm{dsat}}$ ã‚’è¨ˆç®—

3. **âš™ï¸ ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°å‰‡ã«ã‚ˆã‚‹è£œå®Œ**  
   - $T_{\mathrm{ox}}$ ã‚„ $V_{\mathrm{th}}$ ãªã©æœªå…¬è¡¨é …ç›®ã¯ã€é›»æ°—çš„æ•´åˆæ€§ã¨ç‰©ç†åˆ¶ç´„ã‚’åŸºã«æ¨å®š

> **Note:** æœ¬è¡¨ã®æ•°å€¤ã¯çµ¶å¯¾çš„ãªä»•æ§˜å€¤ã§ã¯ãªãã€è¨­è¨ˆæŒ‡é‡ãƒ»æ•™è‚²ç›®çš„ã§ã®ç›¸å¯¾æ¯”è¼ƒã‚’ä¸»çœ¼ã«ã—ã¦ã„ã¾ã™ã€‚

---

## ğŸ“ å‚è€ƒãƒªãƒ³ã‚¯ / References

- [`appendix_f1_node_evolution.md`](appendix_f1_node_evolution.md) â€“ ãƒãƒ¼ãƒ‰é€²åŒ–ä¸€è¦§ / Node Evolution
- [`appendixf1_01_finfetflow.md`](appendixf1_01_finfetflow.md) â€“ FinFETå·¥ç¨‹è©³ç´°
- [`appendixf1_02_gaaflow.md`](appendixf1_02_gaaflow.md) â€“ GAAãƒ—ãƒ­ã‚»ã‚¹è©³ç´°
- [`appendixf1_03_finfet_vs_gaa.md`](appendixf1_03_finfet_vs_gaa.md) â€“ FinFET vs GAA æ¯”è¼ƒ
- [`appendixf1_04_cfet.md`](appendixf1_04_cfet.md) â€“ CFETæ§‹é€ ã¨èª²é¡Œ
- [`fem_constraints.md`](fem_constraints.md) â€“ FEMç†±å¿œåŠ›åˆ¶ç´„

---

## ğŸ§ª ãƒ¢ãƒ‡ãƒ«æƒ…å ±ï¼šBSIM-CMG  
**BSIM-CMG for Advanced Node Modeling**

| ãƒ¢ãƒ‡ãƒ« / Model | å¯¾å¿œæ§‹é€  / Supported | ç‰¹å¾´ / Features |
|----------------|----------------------|-----------------|
| BSIM-CMG       | FinFET, GAA, NW      | å¤šã‚²ãƒ¼ãƒˆ, Level 54, Verilog-Aã‚ã‚Š |
| BSIM-BULK      | Planar CMOS          | å¤å…¸MOSFET, Level 52 |
| BSIM6ï¼ˆå‚è€ƒï¼‰  | CFET, GAA æ¬¡ä¸–ä»£     | ç ”ç©¶ä¸­ãƒ¢ãƒ‡ãƒ«, è©³ç´°ç‰©ç†ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿å¯¾å¿œäºˆå®š |

ğŸ”— [BSIM-CMG å…¬å¼ã‚µã‚¤ãƒˆ](https://bsim.berkeley.edu/models/bsimcmg/)  
ğŸ”— [GitHub - UC Berkeley BSIM Group](https://github.com/ucbsimgroup)

---
