[{"DBLP title": "Characterization and dynamic mitigation of intra-application cache interference.", "DBLP authors": ["Carole-Jean Wu", "Margaret Martonosi"], "year": 2011, "MAG papers": [{"PaperId": 1994852423, "PaperTitle": "characterization and dynamic mitigation of intra application cache interference", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "A semi-preemptive garbage collector for solid state drives.", "DBLP authors": ["Junghee Lee", "Youngjae Kim", "Galen M. Shipman", "Sarp Oral", "Feiyi Wang", "Jongman Kim"], "year": 2011, "MAG papers": [{"PaperId": 2123044591, "PaperTitle": "a semi preemptive garbage collector for solid state drives", "Year": 2011, "CitationCount": 77, "EstimatedCitation": 79, "Affiliations": ["national center for computational sciences", "georgia institute of technology", "georgia institute of technology", "national center for computational sciences", "national center for computational sciences", "national center for computational sciences"]}], "source": "ES"}, {"DBLP title": "PRISM: Zooming in persistent RAM storage behavior.", "DBLP authors": ["Ju-Young Jung", "Sangyeun Cho"], "year": 2011, "MAG papers": [{"PaperId": 2121662793, "PaperTitle": "prism zooming in persistent ram storage behavior", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Evaluation and optimization of multicore performance bottlenecks in supercomputing applications.", "DBLP authors": ["Jeffrey R. Diamond", "Martin Burtscher", "John D. McCalpin", "Byoung-Do Kim", "Stephen W. Keckler", "James C. Browne"], "year": 2011, "MAG papers": [{"PaperId": 2128523353, "PaperTitle": "evaluation and optimization of multicore performance bottlenecks in supercomputing applications", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of texas at austin", null, null, "texas state university", null, null]}], "source": "ES"}, {"DBLP title": "Minimizing interference through application mapping in multi-level buffer caches.", "DBLP authors": ["Christina M. Patrick", "Nicholas Voshell", "Mahmut T. Kandemir"], "year": 2011, "MAG papers": [{"PaperId": 2100085498, "PaperTitle": "minimizing interference through application mapping in multi level buffer caches", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Analyzing the impact of useless write-backs on the endurance and energy consumption of PCM main memory.", "DBLP authors": ["Santiago Bock", "Bruce R. Childers", "Rami G. Melhem", "Daniel Moss\u00e9", "Youtao Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2097157718, "PaperTitle": "analyzing the impact of useless write backs on the endurance and energy consumption of pcm main memory", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Memory access pattern-aware DRAM performance model for multi-core systems.", "DBLP authors": ["Hyojin Choi", "Jongbok Lee", "Wonyong Sung"], "year": 2011, "MAG papers": [{"PaperId": 2140040762, "PaperTitle": "memory access pattern aware dram performance model for multi core systems", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["seoul national university", "hansung university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Characterizing multi-threaded applications based on shared-resource contention.", "DBLP authors": ["Tanima Dey", "Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2011, "MAG papers": [{"PaperId": 2144509871, "PaperTitle": "characterizing multi threaded applications based on shared resource contention", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 61, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Trace-driven simulation of multithreaded applications.", "DBLP authors": ["Alejandro Rico", "Alejandro Duran", "Felipe Cabarcas", "Yoav Etsion", "Alex Ram\u00edrez", "Mateo Valero"], "year": 2011, "MAG papers": [{"PaperId": 2126702189, "PaperTitle": "trace driven simulation of multithreaded applications", "Year": 2011, "CitationCount": 45, "EstimatedCitation": 65, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Efficient memory tracing by program skeletonization.", "DBLP authors": ["Alain Ketterlin", "Philippe Clauss"], "year": 2011, "MAG papers": [{"PaperId": 2106776294, "PaperTitle": "efficient memory tracing by program skeletonization", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of strasbourg", "university of strasbourg"]}], "source": "ES"}, {"DBLP title": "Portable trace compression through instruction interpretation.", "DBLP authors": ["Svilen Kanev", "Robert Cohn"], "year": 2011, "MAG papers": [{"PaperId": 2112353688, "PaperTitle": "portable trace compression through instruction interpretation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["intel", "harvard university"]}], "source": "ES"}, {"DBLP title": "Where is the data? Why you cannot debate CPU vs. GPU performance without the answer.", "DBLP authors": ["Chris Gregg", "Kim M. Hazelwood"], "year": 2011, "MAG papers": [{"PaperId": 2100415730, "PaperTitle": "where is the data why you cannot debate cpu vs gpu performance without the answer", "Year": 2011, "CitationCount": 159, "EstimatedCitation": 282, "Affiliations": ["university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Accelerating search and recognition workloads with SSE 4.2 string and text processing instructions.", "DBLP authors": ["Guangyu Shi", "Min Li", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 2117159302, "PaperTitle": "accelerating search and recognition workloads with sse 4 2 string and text processing instructions", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A comprehensive analysis and parallelization of an image retrieval algorithm.", "DBLP authors": ["Zhenman Fang", "Donglei Yang", "Weihua Zhang", "Haibo Chen", "Binyu Zang"], "year": 2011, "MAG papers": [{"PaperId": 2066679163, "PaperTitle": "a comprehensive analysis and parallelization of an image retrieval algorithm", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["fudan university", "fudan university", "fudan university", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Performance evaluation of adaptivity in software transactional memory.", "DBLP authors": ["Mathias Payer", "Thomas R. Gross"], "year": 2011, "MAG papers": [{"PaperId": 2131143128, "PaperTitle": "performance evaluation of adaptivity in software transactional memory", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Scalable, accurate multicore simulation in the 1000-core era.", "DBLP authors": ["Mieszko Lis", "Pengju Ren", "Myong Hyon Cho", "Keun Sup Shim", "Christopher W. Fletcher", "Omer Khan", "Srinivas Devadas"], "year": 2011, "MAG papers": [{"PaperId": 2122195073, "PaperTitle": "scalable accurate multicore simulation in the 1000 core era", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 68, "Affiliations": ["xi an jiaotong university", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "A single-specification principle for functional-to-timing simulator interface design.", "DBLP authors": ["David A. Penry"], "year": 2011, "MAG papers": [{"PaperId": 2105763651, "PaperTitle": "a single specification principle for functional to timing simulator interface design", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["brigham young university"]}], "source": "ES"}, {"DBLP title": "WiLIS: Architectural modeling of wireless systems.", "DBLP authors": ["Kermin Elliott Fleming", "Man Cheuk Ng", "Samuel Gross", "Arvind"], "year": 2011, "MAG papers": [{"PaperId": 2152138084, "PaperTitle": "wilis architectural modeling of wireless systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Detecting race conditions in asynchronous DMA operations with full system simulation.", "DBLP authors": ["Michael Kistler", "Daniel A. Brokenshire"], "year": 2011, "MAG papers": [{"PaperId": 2157877604, "PaperTitle": "detecting race conditions in asynchronous dma operations with full system simulation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware.", "DBLP authors": ["Stijn Eyerman", "Kenneth Hoste", "Lieven Eeckhout"], "year": 2011, "MAG papers": [{"PaperId": 1976773142, "PaperTitle": "mechanistic empirical processor performance modeling for constructing cpi stacks on real hardware", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Power signature analysis of the SPECpower_ssj2008 benchmark.", "DBLP authors": ["Chung-Hsing Hsu", "Stephen W. Poole"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Analyzing throughput of GPGPUs exploiting within-die core-to-core frequency variation.", "DBLP authors": ["Jungseob Lee", "Paritosh Pratap Ajgaonkar", "Nam Sung Kim"], "year": 2011, "MAG papers": [{"PaperId": 2166703452, "PaperTitle": "analyzing throughput of gpgpus exploiting within die core to core frequency variation", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Universal rules guided design parameter selection for soft error resilient processors.", "DBLP authors": ["Lide Duan", "Ying Zhang", "Bin Li", "Lu Peng"], "year": 2011, "MAG papers": [{"PaperId": 2139131551, "PaperTitle": "universal rules guided design parameter selection for soft error resilient processors", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["louisiana state university", "louisiana state university", "louisiana state university", "louisiana state university"]}], "source": "ES"}, {"DBLP title": "A dynamic energy management scheme for multi-tier data centers.", "DBLP authors": ["Seung-Hwan Lim", "Bikash Sharma", "Byung-Chul Tak", "Chita R. Das"], "year": 2011, "MAG papers": [{"PaperId": 2154850154, "PaperTitle": "a dynamic energy management scheme for multi tier data centers", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}]