{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyMumc55vMbmyRJcqhILe/VA",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/ihatefish26/Verilog-Depth-Prediction/blob/main/Verilog_depth.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "VERILOG DEPTH PREDICTION"
      ],
      "metadata": {
        "id": "GAGrZe61PdNP"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "import re\n",
        "import pandas as pd\n",
        "import joblib\n",
        "import numpy as np\n",
        "import seaborn as sns\n",
        "import matplotlib.pyplot as plt\n",
        "from xgboost import XGBRegressor\n",
        "from sklearn.model_selection import train_test_split, cross_val_score\n",
        "from sklearn.metrics import mean_absolute_error, r2_score, mean_squared_error\n",
        "\n",
        "def generate_synthetic_verilog_files(output_dir, num_files=500):\n",
        "    \"\"\"Generates diverse synthetic Verilog files with increased complexity.\"\"\"\n",
        "    os.makedirs(output_dir, exist_ok=True)\n",
        "\n",
        "    templates = [\n",
        "        \"\"\"\n",
        "        module pipeline (input clk, input [15:0] a, output reg [15:0] y);\n",
        "            reg [15:0] stage1, stage2, stage3, stage4, stage5;\n",
        "            always @(posedge clk) begin\n",
        "                stage1 <= a + 1;\n",
        "                stage2 <= stage1 + 2;\n",
        "                stage3 <= stage2 + 3;\n",
        "                stage4 <= stage3 + 4;\n",
        "                stage5 <= stage4 + 5;\n",
        "                y <= stage5;\n",
        "            end\n",
        "        endmodule\n",
        "        \"\"\",\n",
        "        \"\"\"\n",
        "        module fsm_large (input clk, input rst, input start, output reg done);\n",
        "            reg [4:0] state;\n",
        "            always @(posedge clk or posedge rst) begin\n",
        "                if (rst) state <= 5'b00000;\n",
        "                else case (state)\n",
        "                    5'b00000: state <= start ? 5'b00001 : 5'b00000;\n",
        "                    5'b00001: state <= 5'b00010;\n",
        "                    5'b00010: state <= 5'b00011;\n",
        "                    5'b00011: state <= 5'b00100;\n",
        "                    5'b00100: state <= 5'b00101;\n",
        "                    5'b00101: state <= 5'b00110;\n",
        "                    5'b00110: state <= 5'b00111;\n",
        "                    5'b00111: state <= 5'b01000;\n",
        "                    5'b01000: state <= 5'b01001;\n",
        "                    5'b01001: state <= 5'b00000;\n",
        "                endcase\n",
        "            end\n",
        "            assign done = (state == 5'b01001);\n",
        "        endmodule\n",
        "        \"\"\",\n",
        "        \"\"\"\n",
        "        module alu (input [15:0] a, input [15:0] b, input [3:0] op, output reg [15:0] result);\n",
        "            always @(*) begin\n",
        "                case (op)\n",
        "                    4'b0000: result = a + b;\n",
        "                    4'b0001: result = a - b;\n",
        "                    4'b0010: result = a & b;\n",
        "                    4'b0011: result = a | b;\n",
        "                    4'b0100: result = a ^ b;\n",
        "                    4'b0101: result = (a << 1) | (b >> 1);\n",
        "                    4'b0110: result = a * b;\n",
        "                    default: result = 16'b0000000000000000;\n",
        "                endcase\n",
        "            end\n",
        "        endmodule\n",
        "        \"\"\"\n",
        "    ]\n",
        "\n",
        "    for i in range(num_files):\n",
        "        file_content = np.random.choice(templates)\n",
        "        file_path = os.path.join(output_dir, f\"synthetic_{i}.v\")\n",
        "        with open(file_path, \"w\") as f:\n",
        "            f.write(file_content)\n",
        "\n",
        "    print(f\"Generated {num_files} synthetic Verilog files in {output_dir}\")\n",
        "\n",
        "def train_ai_model(output_dir):\n",
        "    \"\"\"Trains an XGBoost model using extracted Verilog features.\"\"\"\n",
        "    df = pd.read_csv(os.path.join(output_dir, \"verilog_features.csv\"))\n",
        "    df[\"Depth\"] = np.log1p(df[\"Depth\"])  # Apply log transformation to reduce skew\n",
        "    X = df[[\"Gate Count\", \"Flip-Flops\", \"Conditions\", \"Modules\", \"Assignments\", \"Wires\"]]\n",
        "    y = df[\"Depth\"]\n",
        "    X_train, X_test, y_train, y_test = train_test_split(X, y, test_size=0.3, random_state=42, shuffle=True)\n",
        "\n",
        "    model = XGBRegressor(\n",
        "        objective='reg:squarederror',\n",
        "        n_estimators=120,\n",
        "        max_depth=6,\n",
        "        learning_rate=0.03,\n",
        "        subsample=0.7,\n",
        "        colsample_bytree=0.7,\n",
        "        reg_alpha=2.0,\n",
        "        reg_lambda=2.0,\n",
        "        min_child_weight=5,\n",
        "        gamma=1.0,\n",
        "        random_state=42\n",
        "    )\n",
        "\n",
        "    scores = cross_val_score(model, X_train, y_train, cv=5, scoring=\"r2\")\n",
        "    print(f\"Cross-Validation R² Scores: {scores}\")\n",
        "    print(f\"Mean Cross-Validation Score: {scores.mean() * 100:.2f}%\")\n",
        "\n",
        "    model.fit(X_train, y_train)\n",
        "\n",
        "    y_pred = model.predict(X_test)\n",
        "\n",
        "    print(f\"Mean Absolute Error: {mean_absolute_error(y_test, y_pred):.2f}\")\n",
        "    print(f\"Model Accuracy (R² Score): {r2_score(y_test, y_pred) * 100:.2f}%\")\n",
        "    print(f\"Root Mean Squared Error: {mean_squared_error(y_test, y_pred):.2f}\")\n",
        "\n",
        "    joblib.dump(model, os.path.join(output_dir, \"depth_predictor.pkl\"))\n",
        "    print(\"Model training completed and saved.\")\n",
        "\n",
        "def predict_full_dataset(output_dir):\n",
        "    \"\"\"Predicts logic depth for the full dataset and saves results.\"\"\"\n",
        "    df = pd.read_csv(os.path.join(output_dir, \"verilog_features.csv\"))\n",
        "    model = joblib.load(os.path.join(output_dir, \"depth_predictor.pkl\"))\n",
        "    df[\"Predicted Depth\"] = np.expm1(model.predict(df[[\"Gate Count\", \"Flip-Flops\", \"Conditions\", \"Modules\", \"Assignments\", \"Wires\"]]))\n",
        "    df.to_csv(os.path.join(output_dir, \"verilog_predictions.csv\"), index=False)\n",
        "    print(\"Full dataset predictions saved.\")\n",
        "    print(df[[\"File\", \"Depth\", \"Predicted Depth\"]])\n",
        "\n",
        "# Run full process\n",
        "generate_synthetic_verilog_files(\"./synthetic_verilog_data\", num_files=500)\n",
        "extract_features_from_verilog(\"./synthetic_verilog_data\")\n",
        "train_ai_model(\"./synthetic_verilog_data\")\n",
        "predict_full_dataset(\"./synthetic_verilog_data\")\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "460631c5-578a-44ac-b587-37855bb9d377",
        "id": "s0F3hMZ6zj_7"
      },
      "execution_count": 49,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Generated 500 synthetic Verilog files in ./synthetic_verilog_data\n",
            "Feature extraction completed. Data saved to verilog_features.csv\n",
            "               File  Gate Count  Flip-Flops  Conditions  Depth\n",
            "0   synthetic_112.v           0           1           0      3\n",
            "1   synthetic_274.v           0           1           0      3\n",
            "2   synthetic_245.v           1           1           0      5\n",
            "3   synthetic_227.v           1           1           0      5\n",
            "4    synthetic_32.v           0           0           0      0\n",
            "..              ...         ...         ...         ...    ...\n",
            "95  synthetic_266.v           0           0           0      0\n",
            "96  synthetic_250.v           0           0           0      0\n",
            "97  synthetic_138.v           1           1           0      5\n",
            "98  synthetic_151.v           0           1           0      3\n",
            "99  synthetic_288.v           1           1           0      5\n",
            "\n",
            "[100 rows x 5 columns]\n",
            "Cross-Validation R² Scores: [0.97605576 0.98230526 0.98092503 0.97775859 0.98184622]\n",
            "Mean Cross-Validation Score: 97.98%\n",
            "Mean Absolute Error: 0.09\n",
            "Model Accuracy (R² Score): 98.03%\n",
            "Root Mean Squared Error: 0.01\n",
            "Model training completed and saved.\n",
            "Full dataset predictions saved.\n",
            "                File  Depth  Predicted Depth\n",
            "0    synthetic_112.v      3         2.443125\n",
            "1    synthetic_274.v      3         2.443125\n",
            "2    synthetic_245.v      5         5.001588\n",
            "3    synthetic_227.v      5         5.001588\n",
            "4     synthetic_32.v      0         0.132139\n",
            "..               ...    ...              ...\n",
            "495   synthetic_87.v      3         2.443125\n",
            "496   synthetic_63.v      5         5.001588\n",
            "497   synthetic_25.v      0         0.132139\n",
            "498    synthetic_6.v      3         2.443125\n",
            "499  synthetic_142.v      5         5.001588\n",
            "\n",
            "[500 rows x 3 columns]\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "5rvdvIvlzl15"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}