{"vcs1":{"timestamp_begin":1680778622.747117807, "rt":0.89, "ut":0.24, "st":0.15}}
{"vcselab":{"timestamp_begin":1680778623.663835173, "rt":0.80, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680778624.487039346, "rt":0.42, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680778622.474384541}
{"VCS_COMP_START_TIME": 1680778622.474384541}
{"VCS_COMP_END_TIME": 1680778625.550761902}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339304}}
{"stitch_vcselab": {"peak_mem": 222624}}
