Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Xilinx/l4/Schem_Schem_sch_tb_isim_beh.exe -prj D:/Xilinx/l4/Schem_Schem_sch_tb_beh.prj work.Schem_Schem_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/l4/Schem.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/Xilinx/l4/Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module FJKC_HXILINX_Schem
Compiling module VCC
Compiling module INV
Compiling module AND5
Compiling module Schem
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity schem_schem_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Compiled 6 Verilog Units
Built simulation executable D:/Xilinx/l4/Schem_Schem_sch_tb_isim_beh.exe
Fuse Memory Usage: 51520 KB
Fuse CPU Usage: 2311 ms
