{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681353477885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681353477901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 19:37:57 2023 " "Processing started: Wed Apr 12 19:37:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681353477901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353477901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353477901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1681353478266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681353478266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux2_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681353486751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353486751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_tb " "Found entity 1: mux2_1_tb" {  } { { "mux2_1_tb.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux2_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681353486751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353486751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681353486751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353486751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_tb " "Found entity 1: mux4_1_tb" {  } { { "mux4_1_tb.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/mux4_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681353486751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353486751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681353486751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353486751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681353486783 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..7\] lab1.sv(7) " "Output port \"LEDR\[8..7\]\" at lab1.sv(7) has no driver" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1681353486783 "|lab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:m " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:m\"" {  } { { "lab1.sv" "m" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681353486783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681353487126 "|lab1|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1681353487126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681353487189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353487345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681353487454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681353487454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab1.sv" "" { Text "C:/Users/sebsa/GitRepos/prog_sv/cse369/lab1n2/Lab1_files_Q17/lab1.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681353487486 "|lab1|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1681353487486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681353487486 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681353487486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681353487486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681353487486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681353487501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 19:38:07 2023 " "Processing ended: Wed Apr 12 19:38:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681353487501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681353487501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681353487501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681353487501 ""}
