<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › radeon.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>radeon.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __RADEON_H__</span>
<span class="cp">#define __RADEON_H__</span>

<span class="cm">/* TODO: Here are things that needs to be done :</span>
<span class="cm"> *	- surface allocator &amp; initializer : (bit like scratch reg) should</span>
<span class="cm"> *	  initialize HDP_ stuff on RS600, R600, R700 hw, well anythings</span>
<span class="cm"> *	  related to surface</span>
<span class="cm"> *	- WB : write back stuff (do it bit like scratch reg things)</span>
<span class="cm"> *	- Vblank : look at Jesse&#39;s rework and what we should do</span>
<span class="cm"> *	- r600/r700: gart &amp; cp</span>
<span class="cm"> *	- cs : clean cs ioctl use bitmap &amp; things like that.</span>
<span class="cm"> *	- power management stuff</span>
<span class="cm"> *	- Barrier in gart code</span>
<span class="cm"> *	- Unmappabled vram ?</span>
<span class="cm"> *	- TESTING, TESTING, TESTING</span>
<span class="cm"> */</span>

<span class="cm">/* Initialization path:</span>
<span class="cm"> *  We expect that acceleration initialization might fail for various</span>
<span class="cm"> *  reasons even thought we work hard to make it works on most</span>
<span class="cm"> *  configurations. In order to still have a working userspace in such</span>
<span class="cm"> *  situation the init path must succeed up to the memory controller</span>
<span class="cm"> *  initialization point. Failure before this point are considered as</span>
<span class="cm"> *  fatal error. Here is the init callchain :</span>
<span class="cm"> *      radeon_device_init  perform common structure, mutex initialization</span>
<span class="cm"> *      asic_init           setup the GPU memory layout and perform all</span>
<span class="cm"> *                          one time initialization (failure in this</span>
<span class="cm"> *                          function are considered fatal)</span>
<span class="cm"> *      asic_startup        setup the GPU acceleration, in order to</span>
<span class="cm"> *                          follow guideline the first thing this</span>
<span class="cm"> *                          function should do is setting the GPU</span>
<span class="cm"> *                          memory controller (only MC setup failure</span>
<span class="cm"> *                          are considered as fatal)</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/kref.h&gt;</span>

<span class="cp">#include &lt;ttm/ttm_bo_api.h&gt;</span>
<span class="cp">#include &lt;ttm/ttm_bo_driver.h&gt;</span>
<span class="cp">#include &lt;ttm/ttm_placement.h&gt;</span>
<span class="cp">#include &lt;ttm/ttm_module.h&gt;</span>
<span class="cp">#include &lt;ttm/ttm_execbuf_util.h&gt;</span>

<span class="cp">#include &quot;radeon_family.h&quot;</span>
<span class="cp">#include &quot;radeon_mode.h&quot;</span>
<span class="cp">#include &quot;radeon_reg.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Modules parameters.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_no_wb</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_modeset</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_dynclks</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_r4xx_atom</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_agpmode</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_vram_limit</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_gart_size</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_benchmarking</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_testing</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_connector_table</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_tv</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_audio</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_disp_priority</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_hw_i2c</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_pcie_gen2</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_msi</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_lockup_timeout</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Copy from radeon_drv.h so we don&#39;t have to include both and have conflicting</span>
<span class="cm"> * symbol;</span>
<span class="cm"> */</span>
<span class="cp">#define RADEON_MAX_USEC_TIMEOUT			100000	</span><span class="cm">/* 100 ms */</span><span class="cp"></span>
<span class="cp">#define RADEON_FENCE_JIFFIES_TIMEOUT		(HZ / 2)</span>
<span class="cm">/* RADEON_IB_POOL_SIZE must be a power of 2 */</span>
<span class="cp">#define RADEON_IB_POOL_SIZE			16</span>
<span class="cp">#define RADEON_DEBUGFS_MAX_COMPONENTS		32</span>
<span class="cp">#define RADEONFB_CONN_LIMIT			4</span>
<span class="cp">#define RADEON_BIOS_NUM_SCRATCH			8</span>

<span class="cm">/* max number of rings */</span>
<span class="cp">#define RADEON_NUM_RINGS			3</span>

<span class="cm">/* fence seq are set to this number when signaled */</span>
<span class="cp">#define RADEON_FENCE_SIGNALED_SEQ		0LL</span>
<span class="cp">#define RADEON_FENCE_NOTEMITED_SEQ		(~0LL)</span>

<span class="cm">/* internal ring indices */</span>
<span class="cm">/* r1xx+ has gfx CP ring */</span>
<span class="cp">#define RADEON_RING_TYPE_GFX_INDEX		0</span>

<span class="cm">/* cayman has 2 compute CP rings */</span>
<span class="cp">#define CAYMAN_RING_TYPE_CP1_INDEX		1</span>
<span class="cp">#define CAYMAN_RING_TYPE_CP2_INDEX		2</span>

<span class="cm">/* hardcode those limit for now */</span>
<span class="cp">#define RADEON_VA_RESERVED_SIZE			(8 &lt;&lt; 20)</span>
<span class="cp">#define RADEON_IB_VM_MAX_SIZE			(64 &lt;&lt; 10)</span>

<span class="cm">/*</span>
<span class="cm"> * Errata workarounds.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">radeon_pll_errata</span> <span class="p">{</span>
	<span class="n">CHIP_ERRATA_R300_CG</span>             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
	<span class="n">CHIP_ERRATA_PLL_DUMMYREADS</span>      <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
	<span class="n">CHIP_ERRATA_PLL_DELAY</span>           <span class="o">=</span> <span class="mh">0x00000004</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">radeon_device</span><span class="p">;</span>


<span class="cm">/*</span>
<span class="cm"> * BIOS.</span>
<span class="cm"> */</span>
<span class="cp">#define ATRM_BIOS_PAGE 4096</span>

<span class="cp">#if defined(CONFIG_VGA_SWITCHEROO)</span>
<span class="n">bool</span> <span class="n">radeon_atrm_supported</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_atrm_get_bios_chunk</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="n">bios</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">radeon_atrm_supported</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">radeon_atrm_get_bios_chunk</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="n">bios</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">){</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>
<span class="n">bool</span> <span class="n">radeon_get_bios</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * Mutex which allows recursive locking from the same process.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_mutex</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mutex</span>		<span class="n">mutex</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">task_struct</span>	<span class="o">*</span><span class="n">owner</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">level</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">radeon_mutex_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_mutex</span> <span class="o">*</span><span class="n">mutex</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mutex</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="n">mutex</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">mutex</span><span class="o">-&gt;</span><span class="n">level</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">radeon_mutex_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_mutex</span> <span class="o">*</span><span class="n">mutex</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mutex_trylock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mutex</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* The mutex was unlocked before, so it&#39;s ours now */</span>
		<span class="n">mutex</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mutex</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">!=</span> <span class="n">current</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Another process locked the mutex, take it */</span>
		<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mutex</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
		<span class="n">mutex</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Otherwise the mutex was already locked by this process */</span>

	<span class="n">mutex</span><span class="o">-&gt;</span><span class="n">level</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">radeon_mutex_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_mutex</span> <span class="o">*</span><span class="n">mutex</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">mutex</span><span class="o">-&gt;</span><span class="n">level</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mutex</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mutex</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Dummy page</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_dummy_page</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">page</span>	<span class="o">*</span><span class="n">page</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>	<span class="n">addr</span><span class="p">;</span>
<span class="p">};</span>
<span class="kt">int</span> <span class="n">radeon_dummy_page_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_dummy_page_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * Clocks</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_clock</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="n">p1pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="n">p2pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="n">dcpll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="n">spll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="n">mpll</span><span class="p">;</span>
	<span class="cm">/* 10 Khz units */</span>
	<span class="kt">uint32_t</span> <span class="n">default_mclk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">default_sclk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">default_dispclk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">dp_extclk</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">max_pixel_clock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Power management</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">radeon_pm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_pm_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_pm_compute_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_pm_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_pm_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_combios_get_power_modes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_atombios_get_power_modes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_atom_set_voltage</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">voltage_level</span><span class="p">,</span> <span class="n">u8</span> <span class="n">voltage_type</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rs690_pm_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">rv6xx_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">rv770_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">evergreen_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">sumo_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">si_get_temp</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_tiling_fields</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">tiling_flags</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="n">bankw</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="o">*</span><span class="n">bankh</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="n">mtaspect</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="o">*</span><span class="n">tile_split</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Fences.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_fence_driver</span> <span class="p">{</span>
	<span class="kt">uint32_t</span>			<span class="n">scratch_reg</span><span class="p">;</span>
	<span class="kt">uint64_t</span>			<span class="n">gpu_addr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span>		<span class="o">*</span><span class="n">cpu_addr</span><span class="p">;</span>
	<span class="cm">/* seq is protected by ring emission lock */</span>
	<span class="kt">uint64_t</span>			<span class="n">seq</span><span class="p">;</span>
	<span class="n">atomic64_t</span>			<span class="n">last_seq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">last_activity</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">initialized</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_fence</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span>		<span class="o">*</span><span class="n">rdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">kref</span>			<span class="n">kref</span><span class="p">;</span>
	<span class="cm">/* protected by radeon_fence.lock */</span>
	<span class="kt">uint64_t</span>			<span class="n">seq</span><span class="p">;</span>
	<span class="cm">/* RB, DMA, etc. */</span>
	<span class="kt">unsigned</span>			<span class="n">ring</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">**</span><span class="n">fence</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_fence_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">radeon_fence_signaled</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">,</span> <span class="n">bool</span> <span class="n">interruptible</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_wait_next_locked</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_wait_empty_locked</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_fence_wait_any</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">**</span><span class="n">fences</span><span class="p">,</span>
			  <span class="n">bool</span> <span class="n">intr</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">radeon_fence_ref</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_fence_unref</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">**</span><span class="n">fence</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="n">radeon_fence_count_emitted</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Tiling registers</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_surface_reg</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define RADEON_GEM_MAX_SURFACES 8</span>

<span class="cm">/*</span>
<span class="cm"> * TTM.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_mman</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ttm_bo_global_ref</span>        <span class="n">bo_global_ref</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_global_reference</span>	<span class="n">mem_global_ref</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ttm_bo_device</span>		<span class="n">bdev</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">mem_global_referenced</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">initialized</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* bo virtual address in a specific vm */</span>
<span class="k">struct</span> <span class="n">radeon_bo_va</span> <span class="p">{</span>
	<span class="cm">/* bo list is protected by bo being reserved */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">bo_list</span><span class="p">;</span>
	<span class="cm">/* vm list is protected by vm mutex */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">vm_list</span><span class="p">;</span>
	<span class="cm">/* constant after initialization */</span>
	<span class="k">struct</span> <span class="n">radeon_vm</span>		<span class="o">*</span><span class="n">vm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>		<span class="o">*</span><span class="n">bo</span><span class="p">;</span>
	<span class="kt">uint64_t</span>			<span class="n">soffset</span><span class="p">;</span>
	<span class="kt">uint64_t</span>			<span class="n">eoffset</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">valid</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="p">{</span>
	<span class="cm">/* Protected by gem.mutex */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">list</span><span class="p">;</span>
	<span class="cm">/* Protected by tbo.reserved */</span>
	<span class="n">u32</span>				<span class="n">placements</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ttm_placement</span>		<span class="n">placement</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ttm_buffer_object</span>	<span class="n">tbo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ttm_bo_kmap_obj</span>		<span class="n">kmap</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">pin_count</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="o">*</span><span class="n">kptr</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">tiling_flags</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">pitch</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">surface_reg</span><span class="p">;</span>
	<span class="cm">/* list of all virtual address to which this bo</span>
<span class="cm">	 * is associated to</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">va</span><span class="p">;</span>
	<span class="cm">/* Constant after initialization */</span>
	<span class="k">struct</span> <span class="n">radeon_device</span>		<span class="o">*</span><span class="n">rdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_gem_object</span>		<span class="n">gem_base</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">ttm_bo_kmap_obj</span> <span class="n">dma_buf_vmap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vmapping_count</span><span class="p">;</span>
<span class="p">};</span>
<span class="cp">#define gem_to_radeon_bo(gobj) container_of((gobj), struct radeon_bo, gem_base)</span>

<span class="k">struct</span> <span class="n">radeon_bo_list</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ttm_validate_buffer</span> <span class="n">tv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">bo</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">gpu_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">rdomain</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">wdomain</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">tiling_flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* sub-allocation manager, it has to be protected by another lock.</span>
<span class="cm"> * By conception this is an helper for other part of the driver</span>
<span class="cm"> * like the indirect buffer or semaphore, which both have their</span>
<span class="cm"> * locking.</span>
<span class="cm"> *</span>
<span class="cm"> * Principe is simple, we keep a list of sub allocation in offset</span>
<span class="cm"> * order (first entry has offset == 0, last entry has the highest</span>
<span class="cm"> * offset).</span>
<span class="cm"> *</span>
<span class="cm"> * When allocating new object we first check if there is room at</span>
<span class="cm"> * the end total_size - (last_object_offset + last_object_size) &gt;=</span>
<span class="cm"> * alloc_size. If so we allocate new object there.</span>
<span class="cm"> *</span>
<span class="cm"> * When there is not enough room at the end, we start waiting for</span>
<span class="cm"> * each sub object until we reach object_offset+object_size &gt;=</span>
<span class="cm"> * alloc_size, this object then become the sub object we return.</span>
<span class="cm"> *</span>
<span class="cm"> * Alignment can&#39;t be bigger than page size.</span>
<span class="cm"> *</span>
<span class="cm"> * Hole are not considered for allocation to keep things simple.</span>
<span class="cm"> * Assumption is that there won&#39;t be hole (all object on same</span>
<span class="cm"> * alignment).</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_sa_manager</span> <span class="p">{</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="o">*</span><span class="n">hole</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">flist</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">olist</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">size</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">cpu_ptr</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">domain</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_sa_bo</span><span class="p">;</span>

<span class="cm">/* sub-allocation buffer */</span>
<span class="k">struct</span> <span class="n">radeon_sa_bo</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">olist</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">flist</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_sa_manager</span>	<span class="o">*</span><span class="n">manager</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">soffset</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">eoffset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_fence</span>		<span class="o">*</span><span class="n">fence</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * GEM objects.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_gem</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mutex</span>		<span class="n">mutex</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">objects</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_gem_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gem_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_object_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">alignment</span><span class="p">,</span> <span class="kt">int</span> <span class="n">initial_domain</span><span class="p">,</span>
				<span class="n">bool</span> <span class="n">discardable</span><span class="p">,</span> <span class="n">bool</span> <span class="n">kernel</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">**</span><span class="n">obj</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">radeon_mode_dumb_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">drm_mode_create_dumb</span> <span class="o">*</span><span class="n">args</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_mode_dumb_mmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			  <span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="o">*</span><span class="n">offset_p</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_mode_dumb_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			     <span class="kt">uint32_t</span> <span class="n">handle</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Semaphores.</span>
<span class="cm"> */</span>
<span class="cm">/* everything here is constant */</span>
<span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_sa_bo</span>		<span class="o">*</span><span class="n">sa_bo</span><span class="p">;</span>
	<span class="kt">signed</span>				<span class="n">waiters</span><span class="p">;</span>
	<span class="kt">uint64_t</span>			<span class="n">gpu_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_semaphore_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">**</span><span class="n">semaphore</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_semaphore_emit_signal</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_semaphore_emit_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_semaphore_sync_rings</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">,</span>
				<span class="n">bool</span> <span class="n">sync_to</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">],</span>
				<span class="kt">int</span> <span class="n">dst_ring</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_semaphore_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * GART structures, functions &amp; helpers</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_mc</span><span class="p">;</span>

<span class="cp">#define RADEON_GPU_PAGE_SIZE 4096</span>
<span class="cp">#define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)</span>
<span class="cp">#define RADEON_GPU_PAGE_SHIFT 12</span>
<span class="cp">#define RADEON_GPU_PAGE_ALIGN(a) (((a) + RADEON_GPU_PAGE_MASK) &amp; ~RADEON_GPU_PAGE_MASK)</span>

<span class="k">struct</span> <span class="n">radeon_gart</span> <span class="p">{</span>
	<span class="n">dma_addr_t</span>			<span class="n">table_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>		<span class="o">*</span><span class="n">robj</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">num_gpu_pages</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">num_cpu_pages</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">table_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span>			<span class="o">**</span><span class="n">pages</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="o">*</span><span class="n">pages_addr</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">ready</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_gart_table_ram_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gart_table_ram_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gart_table_vram_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gart_table_vram_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gart_table_vram_pin</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gart_table_vram_unpin</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gart_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">pages</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gart_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
		     <span class="kt">int</span> <span class="n">pages</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">**</span><span class="n">pagelist</span><span class="p">,</span>
		     <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">dma_addr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_gart_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * GPU MC structures, functions &amp; helpers</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_mc</span> <span class="p">{</span>
	<span class="n">resource_size_t</span>		<span class="n">aper_size</span><span class="p">;</span>
	<span class="n">resource_size_t</span>		<span class="n">aper_base</span><span class="p">;</span>
	<span class="n">resource_size_t</span>		<span class="n">agp_base</span><span class="p">;</span>
	<span class="cm">/* for some chips with &lt;= 32MB we need to lie</span>
<span class="cm">	 * about vram size near mc fb location */</span>
	<span class="n">u64</span>			<span class="n">mc_vram_size</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">visible_vram_size</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">gtt_size</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">gtt_start</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">gtt_end</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">vram_start</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">vram_end</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">vram_width</span><span class="p">;</span>
	<span class="n">u64</span>			<span class="n">real_vram_size</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">vram_mtrr</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">vram_is_ddr</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">igp_sideport_enabled</span><span class="p">;</span>
	<span class="n">u64</span>                     <span class="n">gtt_base_align</span><span class="p">;</span>
<span class="p">};</span>

<span class="n">bool</span> <span class="n">radeon_combios_sideport_present</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">radeon_atombios_sideport_present</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * GPU scratch registers structures, functions &amp; helpers</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_scratch</span> <span class="p">{</span>
	<span class="kt">unsigned</span>		<span class="n">num_reg</span><span class="p">;</span>
	<span class="kt">uint32_t</span>                <span class="n">reg_base</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">free</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="kt">uint32_t</span>		<span class="n">reg</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_scratch_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">reg</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_scratch_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * IRQS.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">radeon_unpin_work</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">work</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">crtc_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_pending_vblank_event</span> <span class="o">*</span><span class="n">event</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">old_rbo</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">new_crtc_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">r500_irq_stat_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">disp_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdmi0_status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">r600_irq_stat_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">disp_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d2grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdmi0_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdmi1_status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">evergreen_irq_stat_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">disp_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">disp_int_cont5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d2grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d3grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d4grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d5grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d6grph_int</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt_status1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt_status2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt_status3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt_status4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt_status5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">afmt_status6</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">radeon_irq_stat_regs</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">r500_irq_stat_regs</span> <span class="n">r500</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r600_irq_stat_regs</span> <span class="n">r600</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">evergreen_irq_stat_regs</span> <span class="n">evergreen</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define RADEON_MAX_HPD_PINS 6</span>
<span class="cp">#define RADEON_MAX_CRTCS 6</span>
<span class="cp">#define RADEON_MAX_AFMT_BLOCKS 6</span>

<span class="k">struct</span> <span class="n">radeon_irq</span> <span class="p">{</span>
	<span class="n">bool</span>		<span class="n">installed</span><span class="p">;</span>
	<span class="n">bool</span>		<span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">];</span>
	<span class="n">bool</span>		<span class="n">crtc_vblank_int</span><span class="p">[</span><span class="n">RADEON_MAX_CRTCS</span><span class="p">];</span>
	<span class="n">bool</span>		<span class="n">pflip</span><span class="p">[</span><span class="n">RADEON_MAX_CRTCS</span><span class="p">];</span>
	<span class="n">wait_queue_head_t</span>	<span class="n">vblank_queue</span><span class="p">;</span>
	<span class="n">bool</span>            <span class="n">hpd</span><span class="p">[</span><span class="n">RADEON_MAX_HPD_PINS</span><span class="p">];</span>
	<span class="n">bool</span>            <span class="n">gui_idle</span><span class="p">;</span>
	<span class="n">bool</span>            <span class="n">gui_idle_acked</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>	<span class="n">idle_queue</span><span class="p">;</span>
	<span class="n">bool</span>		<span class="n">afmt</span><span class="p">[</span><span class="n">RADEON_MAX_AFMT_BLOCKS</span><span class="p">];</span>
	<span class="n">spinlock_t</span> <span class="n">sw_lock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sw_refcount</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">];</span>
	<span class="k">union</span> <span class="n">radeon_irq_stat_regs</span> <span class="n">stat_regs</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">pflip_lock</span><span class="p">[</span><span class="n">RADEON_MAX_CRTCS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">pflip_refcount</span><span class="p">[</span><span class="n">RADEON_MAX_CRTCS</span><span class="p">];</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_irq_kms_sw_irq_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_irq_kms_sw_irq_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_irq_kms_pflip_irq_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_irq_kms_pflip_irq_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * CP &amp; rings.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">radeon_ib</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_sa_bo</span>		<span class="o">*</span><span class="n">sa_bo</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">length_dw</span><span class="p">;</span>
	<span class="kt">uint64_t</span>			<span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_fence</span>		<span class="o">*</span><span class="n">fence</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">vm_id</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">is_const_ib</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_semaphore</span>		<span class="o">*</span><span class="n">semaphore</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">ring_obj</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span>	<span class="o">*</span><span class="n">ring</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">rptr</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">rptr_offs</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">rptr_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">wptr</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">wptr_old</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">wptr_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">ring_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">ring_free_dw</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">count_dw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">last_activity</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">last_rptr</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">align_mask</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">ptr_mask</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">ready</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">ptr_reg_shift</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">ptr_reg_mask</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">nop</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * VM</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_vm</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">va</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">last_pfn</span><span class="p">;</span>
	<span class="n">u64</span>				<span class="n">pt_gpu_addr</span><span class="p">;</span>
	<span class="n">u64</span>				<span class="o">*</span><span class="n">pt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_sa_bo</span>		<span class="o">*</span><span class="n">sa_bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span>			<span class="n">mutex</span><span class="p">;</span>
	<span class="cm">/* last fence for cs using this vm */</span>
	<span class="k">struct</span> <span class="n">radeon_fence</span>		<span class="o">*</span><span class="n">fence</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_vm_funcs</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* cs mutex must be lock for schedule_ib */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">bind</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">unbind</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">tlb_flush</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="p">(</span><span class="o">*</span><span class="n">page_flags</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
			       <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_page</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">pfn</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_vm_manager</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">lru_vm</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">use_bitmap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_sa_manager</span>	<span class="n">sa_manager</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">max_pfn</span><span class="p">;</span>
	<span class="cm">/* fields constant after init */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">radeon_vm_funcs</span>	<span class="o">*</span><span class="n">funcs</span><span class="p">;</span>
	<span class="cm">/* number of VMIDs */</span>
	<span class="kt">unsigned</span>			<span class="n">nvm</span><span class="p">;</span>
	<span class="cm">/* vram base address for page table entry  */</span>
	<span class="n">u64</span>				<span class="n">vram_base_offset</span><span class="p">;</span>
	<span class="cm">/* is vm enabled? */</span>
	<span class="n">bool</span>				<span class="n">enabled</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * file private structure</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_fpriv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_vm</span>		<span class="n">vm</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * R6xx+ IH ring</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">r600_ih</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">ring_obj</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span>	<span class="o">*</span><span class="n">ring</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">rptr</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">rptr_offs</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">wptr</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">wptr_old</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">ring_size</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">ptr_mask</span><span class="p">;</span>
	<span class="n">spinlock_t</span>              <span class="n">lock</span><span class="p">;</span>
	<span class="n">bool</span>                    <span class="n">enabled</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">r600_blit_cp_primitives</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_render_target</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">format</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">cp_set_surface_sync</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="n">sync_type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span>
				    <span class="n">u64</span> <span class="n">mc_addr</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_shaders</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_vtx_resource</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_tex_resource</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">format</span><span class="p">,</span> <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pitch</span><span class="p">,</span>
				 <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_scissors</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x1</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y1</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">x2</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y2</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">draw_auto</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_default_state</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">r600_blit</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">shader_obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r600_blit_cp_primitives</span> <span class="n">primitives</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_dim</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ring_size_common</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ring_size_per_loop</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">shader_gpu_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vs_offset</span><span class="p">,</span> <span class="n">ps_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">state_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">state_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">r600_blit_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * SI RLC stuff</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">si_rlc</span> <span class="p">{</span>
	<span class="cm">/* for power gating */</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">save_restore_obj</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">save_restore_gpu_addr</span><span class="p">;</span>
	<span class="cm">/* for clear state */</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">clear_state_obj</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">clear_state_gpu_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_ib_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring</span><span class="p">,</span>
		  <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">size</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ib_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ib_schedule</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ib_pool_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="cm">/* Ring access between begin &amp; end cannot sleep */</span>
<span class="kt">int</span> <span class="n">radeon_ring_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_free_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ring_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ndw</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ndw</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_undo</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_unlock_undo</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_force_activity</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_lockup_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">radeon_ring_test_lockup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ring_size</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="n">rptr_offs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">rptr_reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">wptr_reg</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">ptr_reg_shift</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ptr_reg_mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">nop</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_ring_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * CS.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_gem_object</span>		<span class="o">*</span><span class="n">gobj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>		<span class="o">*</span><span class="n">robj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo_list</span>		<span class="n">lobj</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">handle</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_cs_chunk</span> <span class="p">{</span>
	<span class="kt">uint32_t</span>		<span class="n">chunk_id</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">length_dw</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">kpage_idx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">uint32_t</span>		<span class="o">*</span><span class="n">kpage</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">uint32_t</span>		<span class="o">*</span><span class="n">kdata</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__user</span>		<span class="o">*</span><span class="n">user_ptr</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">last_copied_page</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">last_page_index</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span>	<span class="o">*</span><span class="n">rdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_file</span>		<span class="o">*</span><span class="n">filp</span><span class="p">;</span>
	<span class="cm">/* chunks */</span>
	<span class="kt">unsigned</span>		<span class="n">nchunks</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_chunk</span>	<span class="o">*</span><span class="n">chunks</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="o">*</span><span class="n">chunks_array</span><span class="p">;</span>
	<span class="cm">/* IB */</span>
	<span class="kt">unsigned</span>		<span class="n">idx</span><span class="p">;</span>
	<span class="cm">/* relocations */</span>
	<span class="kt">unsigned</span>		<span class="n">nrelocs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span>	<span class="o">*</span><span class="n">relocs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span>	<span class="o">**</span><span class="n">relocs_ptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">validated</span><span class="p">;</span>
	<span class="cm">/* indices of various chunks */</span>
	<span class="kt">int</span>			<span class="n">chunk_ib_idx</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">chunk_relocs_idx</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">chunk_flags_idx</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">chunk_const_ib_idx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_ib</span>	<span class="n">ib</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_ib</span>	<span class="n">const_ib</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">family</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">parser_error</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">cs_flags</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">ring</span><span class="p">;</span>
	<span class="n">s32</span>			<span class="n">priority</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_cs_finish_pages</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="p">{</span>
	<span class="kt">unsigned</span>	<span class="n">idx</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">type</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">opcode</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">count</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">one_reg_wr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">radeon_packet0_check_t</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">);</span>
<span class="k">typedef</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">radeon_packet3_check_t</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * AGP</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_agp_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_agp_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_agp_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * Writeback</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_wb</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>	<span class="o">*</span><span class="n">wb_obj</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span>	<span class="o">*</span><span class="n">wb</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">gpu_addr</span><span class="p">;</span>
	<span class="n">bool</span>                    <span class="n">enabled</span><span class="p">;</span>
	<span class="n">bool</span>                    <span class="n">use_event</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define RADEON_WB_SCRATCH_OFFSET 0</span>
<span class="cp">#define RADEON_WB_CP_RPTR_OFFSET 1024</span>
<span class="cp">#define RADEON_WB_CP1_RPTR_OFFSET 1280</span>
<span class="cp">#define RADEON_WB_CP2_RPTR_OFFSET 1536</span>
<span class="cp">#define R600_WB_IH_WPTR_OFFSET   2048</span>
<span class="cp">#define R600_WB_EVENT_OFFSET     3072</span>

<span class="cm">/**</span>
<span class="cm"> * struct radeon_pm - power management datas</span>
<span class="cm"> * @max_bandwidth:      maximum bandwidth the gpu has (MByte/s)</span>
<span class="cm"> * @igp_sideport_mclk:  sideport memory clock Mhz (rs690,rs740,rs780,rs880)</span>
<span class="cm"> * @igp_system_mclk:    system clock Mhz (rs690,rs740,rs780,rs880)</span>
<span class="cm"> * @igp_ht_link_clk:    ht link clock Mhz (rs690,rs740,rs780,rs880)</span>
<span class="cm"> * @igp_ht_link_width:  ht link width in bits (rs690,rs740,rs780,rs880)</span>
<span class="cm"> * @k8_bandwidth:       k8 bandwidth the gpu has (MByte/s) (IGP)</span>
<span class="cm"> * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)</span>
<span class="cm"> * @ht_bandwidth:       ht bandwidth the gpu has (MByte/s) (IGP)</span>
<span class="cm"> * @core_bandwidth:     core GPU bandwidth the gpu has (MByte/s) (IGP)</span>
<span class="cm"> * @sclk:          	GPU clock Mhz (core bandwidth depends of this clock)</span>
<span class="cm"> * @needed_bandwidth:   current bandwidth needs</span>
<span class="cm"> *</span>
<span class="cm"> * It keeps track of various data needed to take powermanagement decision.</span>
<span class="cm"> * Bandwidth need is used to determine minimun clock of the GPU and memory.</span>
<span class="cm"> * Equation between gpu/memory clock and available bandwidth is hw dependent</span>
<span class="cm"> * (type of memory, bus size, efficiency, ...)</span>
<span class="cm"> */</span>

<span class="k">enum</span> <span class="n">radeon_pm_method</span> <span class="p">{</span>
	<span class="n">PM_METHOD_PROFILE</span><span class="p">,</span>
	<span class="n">PM_METHOD_DYNPM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">radeon_dynpm_state</span> <span class="p">{</span>
	<span class="n">DYNPM_STATE_DISABLED</span><span class="p">,</span>
	<span class="n">DYNPM_STATE_MINIMUM</span><span class="p">,</span>
	<span class="n">DYNPM_STATE_PAUSED</span><span class="p">,</span>
	<span class="n">DYNPM_STATE_ACTIVE</span><span class="p">,</span>
	<span class="n">DYNPM_STATE_SUSPENDED</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">enum</span> <span class="n">radeon_dynpm_action</span> <span class="p">{</span>
	<span class="n">DYNPM_ACTION_NONE</span><span class="p">,</span>
	<span class="n">DYNPM_ACTION_MINIMUM</span><span class="p">,</span>
	<span class="n">DYNPM_ACTION_DOWNCLOCK</span><span class="p">,</span>
	<span class="n">DYNPM_ACTION_UPCLOCK</span><span class="p">,</span>
	<span class="n">DYNPM_ACTION_DEFAULT</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">radeon_voltage_type</span> <span class="p">{</span>
	<span class="n">VOLTAGE_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">VOLTAGE_GPIO</span><span class="p">,</span>
	<span class="n">VOLTAGE_VDDC</span><span class="p">,</span>
	<span class="n">VOLTAGE_SW</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">radeon_pm_state_type</span> <span class="p">{</span>
	<span class="n">POWER_STATE_TYPE_DEFAULT</span><span class="p">,</span>
	<span class="n">POWER_STATE_TYPE_POWERSAVE</span><span class="p">,</span>
	<span class="n">POWER_STATE_TYPE_BATTERY</span><span class="p">,</span>
	<span class="n">POWER_STATE_TYPE_BALANCED</span><span class="p">,</span>
	<span class="n">POWER_STATE_TYPE_PERFORMANCE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">radeon_pm_profile_type</span> <span class="p">{</span>
	<span class="n">PM_PROFILE_DEFAULT</span><span class="p">,</span>
	<span class="n">PM_PROFILE_AUTO</span><span class="p">,</span>
	<span class="n">PM_PROFILE_LOW</span><span class="p">,</span>
	<span class="n">PM_PROFILE_MID</span><span class="p">,</span>
	<span class="n">PM_PROFILE_HIGH</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define PM_PROFILE_DEFAULT_IDX 0</span>
<span class="cp">#define PM_PROFILE_LOW_SH_IDX  1</span>
<span class="cp">#define PM_PROFILE_MID_SH_IDX  2</span>
<span class="cp">#define PM_PROFILE_HIGH_SH_IDX 3</span>
<span class="cp">#define PM_PROFILE_LOW_MH_IDX  4</span>
<span class="cp">#define PM_PROFILE_MID_MH_IDX  5</span>
<span class="cp">#define PM_PROFILE_HIGH_MH_IDX 6</span>
<span class="cp">#define PM_PROFILE_MAX         7</span>

<span class="k">struct</span> <span class="n">radeon_pm_profile</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">dpms_off_ps_idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpms_on_ps_idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpms_off_cm_idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpms_on_cm_idx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">radeon_int_thermal_type</span> <span class="p">{</span>
	<span class="n">THERMAL_TYPE_NONE</span><span class="p">,</span>
	<span class="n">THERMAL_TYPE_RV6XX</span><span class="p">,</span>
	<span class="n">THERMAL_TYPE_RV770</span><span class="p">,</span>
	<span class="n">THERMAL_TYPE_EVERGREEN</span><span class="p">,</span>
	<span class="n">THERMAL_TYPE_SUMO</span><span class="p">,</span>
	<span class="n">THERMAL_TYPE_NI</span><span class="p">,</span>
	<span class="n">THERMAL_TYPE_SI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">radeon_voltage_type</span> <span class="n">type</span><span class="p">;</span>
	<span class="cm">/* gpio voltage */</span>
	<span class="k">struct</span> <span class="n">radeon_gpio_rec</span> <span class="n">gpio</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">delay</span><span class="p">;</span> <span class="cm">/* delay in usec from voltage drop to sclk change */</span>
	<span class="n">bool</span> <span class="n">active_high</span><span class="p">;</span> <span class="cm">/* voltage drop is active when bit is high */</span>
	<span class="cm">/* VDDC voltage */</span>
	<span class="n">u8</span> <span class="n">vddc_id</span><span class="p">;</span> <span class="cm">/* index into vddc voltage table */</span>
	<span class="n">u8</span> <span class="n">vddci_id</span><span class="p">;</span> <span class="cm">/* index into vddci voltage table */</span>
	<span class="n">bool</span> <span class="n">vddci_enabled</span><span class="p">;</span>
	<span class="cm">/* r6xx+ sw */</span>
	<span class="n">u16</span> <span class="n">voltage</span><span class="p">;</span>
	<span class="cm">/* evergreen+ vddci */</span>
	<span class="n">u16</span> <span class="n">vddci</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* clock mode flags */</span>
<span class="cp">#define RADEON_PM_MODE_NO_DISPLAY          (1 &lt;&lt; 0)</span>

<span class="k">struct</span> <span class="n">radeon_pm_clock_info</span> <span class="p">{</span>
	<span class="cm">/* memory clock */</span>
	<span class="n">u32</span> <span class="n">mclk</span><span class="p">;</span>
	<span class="cm">/* engine clock */</span>
	<span class="n">u32</span> <span class="n">sclk</span><span class="p">;</span>
	<span class="cm">/* voltage info */</span>
	<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="n">voltage</span><span class="p">;</span>
	<span class="cm">/* standardized clock flags */</span>
	<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* state flags */</span>
<span class="cp">#define RADEON_PM_STATE_SINGLE_DISPLAY_ONLY (1 &lt;&lt; 0)</span>

<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">radeon_pm_state_type</span> <span class="n">type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pm_clock_info</span> <span class="o">*</span><span class="n">clock_info</span><span class="p">;</span>
	<span class="cm">/* number of valid clock modes in this power state */</span>
	<span class="kt">int</span> <span class="n">num_clock_modes</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pm_clock_info</span> <span class="o">*</span><span class="n">default_clock_mode</span><span class="p">;</span>
	<span class="cm">/* standardized state flags */</span>
	<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">misc</span><span class="p">;</span> <span class="cm">/* vbios specific flags */</span>
	<span class="n">u32</span> <span class="n">misc2</span><span class="p">;</span> <span class="cm">/* vbios specific flags */</span>
	<span class="kt">int</span> <span class="n">pcie_lanes</span><span class="p">;</span> <span class="cm">/* pcie lanes */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Some modes are overclocked by very low value, accept them</span>
<span class="cm"> */</span>
<span class="cp">#define RADEON_MODE_OVERCLOCK_MARGIN 500 </span><span class="cm">/* 5 MHz */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">radeon_pm</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mutex</span>		<span class="n">mutex</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">active_crtcs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">active_crtc_count</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">req_vblank</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">vblank_sync</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">gui_idle</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">max_bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">igp_sideport_mclk</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">igp_system_mclk</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">igp_ht_link_clk</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">igp_ht_link_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">k8_bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">sideport_bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">ht_bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">core_bandwidth</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">sclk</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">mclk</span><span class="p">;</span>
	<span class="n">fixed20_12</span>		<span class="n">needed_bandwidth</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="o">*</span><span class="n">power_state</span><span class="p">;</span>
	<span class="cm">/* number of valid power states */</span>
	<span class="kt">int</span>                     <span class="n">num_power_states</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">current_power_state_index</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">current_clock_mode_index</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">requested_power_state_index</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">requested_clock_mode_index</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">u32</span>                     <span class="n">current_sclk</span><span class="p">;</span>
	<span class="n">u32</span>                     <span class="n">current_mclk</span><span class="p">;</span>
	<span class="n">u16</span>                     <span class="n">current_vddc</span><span class="p">;</span>
	<span class="n">u16</span>                     <span class="n">current_vddci</span><span class="p">;</span>
	<span class="n">u32</span>                     <span class="n">default_sclk</span><span class="p">;</span>
	<span class="n">u32</span>                     <span class="n">default_mclk</span><span class="p">;</span>
	<span class="n">u16</span>                     <span class="n">default_vddc</span><span class="p">;</span>
	<span class="n">u16</span>                     <span class="n">default_vddci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_i2c_chan</span> <span class="o">*</span><span class="n">i2c_bus</span><span class="p">;</span>
	<span class="cm">/* selected pm method */</span>
	<span class="k">enum</span> <span class="n">radeon_pm_method</span>     <span class="n">pm_method</span><span class="p">;</span>
	<span class="cm">/* dynpm power management */</span>
	<span class="k">struct</span> <span class="n">delayed_work</span>	<span class="n">dynpm_idle_work</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">radeon_dynpm_state</span>	<span class="n">dynpm_state</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">radeon_dynpm_action</span>	<span class="n">dynpm_planned_action</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">dynpm_action_timeout</span><span class="p">;</span>
	<span class="n">bool</span>                    <span class="n">dynpm_can_upclock</span><span class="p">;</span>
	<span class="n">bool</span>                    <span class="n">dynpm_can_downclock</span><span class="p">;</span>
	<span class="cm">/* profile-based power management */</span>
	<span class="k">enum</span> <span class="n">radeon_pm_profile_type</span> <span class="n">profile</span><span class="p">;</span>
	<span class="kt">int</span>                     <span class="n">profile_index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pm_profile</span> <span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MAX</span><span class="p">];</span>
	<span class="cm">/* internal thermal controller on rv6xx+ */</span>
	<span class="k">enum</span> <span class="n">radeon_int_thermal_type</span> <span class="n">int_thermal_type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>	        <span class="o">*</span><span class="n">int_hwmon_dev</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_pm_get_type_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			     <span class="k">enum</span> <span class="n">radeon_pm_state_type</span> <span class="n">ps_type</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">instance</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">r600_audio</span> <span class="p">{</span>
	<span class="kt">int</span>			<span class="n">channels</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">rate</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">bits_per_sample</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">status_bits</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">category_code</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Benchmarking</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">radeon_benchmark</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">test_number</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * Testing</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">radeon_test_moves</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_test_ring_sync</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cpA</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cpB</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_test_syncing</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * Debugfs</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_debugfs</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_list</span>	<span class="o">*</span><span class="n">files</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">num_files</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="o">*</span><span class="n">files</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="n">nfiles</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_debugfs_fence_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * ASIC specific functions.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_asic</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">resume</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">suspend</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">vga_set_state</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">state</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">asic_reset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* ioctl hw specific callback. Some hw might want to perform special</span>
<span class="cm">	 * operation on specific ioctl. For instance on wait idle some hw</span>
<span class="cm">	 * might want to perform and HDP flush through MMIO as it seems that</span>
<span class="cm">	 * some R6XX/R7XX hw doesn&#39;t take HDP flush into account if programmed</span>
<span class="cm">	 * through ring.</span>
<span class="cm">	 */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ioctl_wait_idle</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">);</span>
	<span class="cm">/* check if 3D engine is idle */</span>
	<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">gui_idle</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* wait for mc_idle */</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">mc_wait_for_idle</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* gart */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">tlb_flush</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_page</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">gart</span><span class="p">;</span>
	<span class="cm">/* ring specific callbacks */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ib_execute</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">ib_parse</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">emit_fence</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">emit_semaphore</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">,</span> <span class="n">bool</span> <span class="n">emit_wait</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">cs_parse</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ring_start</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">ring_test</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">ib_test</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
		<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">is_lockup</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">cp</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">ring</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">];</span>
	<span class="cm">/* irqs */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">process</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">irq</span><span class="p">;</span>
	<span class="cm">/* displays */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="cm">/* display watermarks */</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">bandwidth_update</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="cm">/* get frame count */</span>
		<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_vblank_counter</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
		<span class="cm">/* wait for vblank */</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">wait_for_vblank</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">display</span><span class="p">;</span>
	<span class="cm">/* copy functions for bo handling */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">blit</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="kt">uint64_t</span> <span class="n">src_offset</span><span class="p">,</span>
			    <span class="kt">uint64_t</span> <span class="n">dst_offset</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="n">num_gpu_pages</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">blit_ring_index</span><span class="p">;</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">dma</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			   <span class="kt">uint64_t</span> <span class="n">src_offset</span><span class="p">,</span>
			   <span class="kt">uint64_t</span> <span class="n">dst_offset</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="n">num_gpu_pages</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">dma_ring_index</span><span class="p">;</span>
		<span class="cm">/* method used for bo copy */</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">copy</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="kt">uint64_t</span> <span class="n">src_offset</span><span class="p">,</span>
			    <span class="kt">uint64_t</span> <span class="n">dst_offset</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="n">num_gpu_pages</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">);</span>
		<span class="cm">/* ring used for bo copies */</span>
		<span class="n">u32</span> <span class="n">copy_ring_index</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">copy</span><span class="p">;</span>
	<span class="cm">/* surfaces */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_reg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				       <span class="kt">uint32_t</span> <span class="n">tiling_flags</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span>
				       <span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">obj_size</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_reg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">surface</span><span class="p">;</span>
	<span class="cm">/* hotplug detect */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fini</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">sense</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_polarity</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">hpd</span><span class="p">;</span>
	<span class="cm">/* power management */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">misc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">prepare</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">finish</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init_profile</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">get_dynpm_state</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">uint32_t</span> <span class="p">(</span><span class="o">*</span><span class="n">get_engine_clock</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_engine_clock</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">eng_clock</span><span class="p">);</span>
		<span class="kt">uint32_t</span> <span class="p">(</span><span class="o">*</span><span class="n">get_memory_clock</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_memory_clock</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mem_clock</span><span class="p">);</span>
		<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">get_pcie_lanes</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_pcie_lanes</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lanes</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_clock_gating</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">pm</span><span class="p">;</span>
	<span class="cm">/* pageflipping */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">pre_page_flip</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
		<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">page_flip</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">crtc_base</span><span class="p">);</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">post_page_flip</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">);</span>
	<span class="p">}</span> <span class="n">pflip</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Asic structures</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">r100_asic</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">unsigned</span>		<span class="o">*</span><span class="n">reg_safe_bm</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">reg_safe_bm_size</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">hdp_cntl</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">r300_asic</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">unsigned</span>		<span class="o">*</span><span class="n">reg_safe_bm</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">reg_safe_bm_size</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">resync_scratch</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">hdp_cntl</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">r600_asic</span> <span class="p">{</span>
	<span class="kt">unsigned</span>		<span class="n">max_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_simds</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_backends</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_gprs</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_stack_entries</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_hw_contexts</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_gs_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_max_export_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_max_export_pos_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_max_export_smx_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sq_num_cf_insts</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tiling_nbanks</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tiling_npipes</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tiling_group_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tile_config</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">backend_map</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">rv770_asic</span> <span class="p">{</span>
	<span class="kt">unsigned</span>		<span class="n">max_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_simds</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_backends</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_gprs</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_stack_entries</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_hw_contexts</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">max_gs_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_max_export_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_max_export_pos_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_max_export_smx_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sq_num_cf_insts</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sx_num_of_sets</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sc_prim_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sc_hiz_tile_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sc_earlyz_tile_fifo_fize</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tiling_nbanks</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tiling_npipes</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tiling_group_size</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">tile_config</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">backend_map</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">evergreen_asic</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">num_ses</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_simds</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_backends</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_gprs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_stack_entries</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_hw_contexts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_gs_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_max_export_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_max_export_pos_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_max_export_smx_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sq_num_cf_insts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_num_of_sets</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_prim_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_hiz_tile_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_earlyz_tile_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">tiling_nbanks</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">tiling_npipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">tiling_group_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">tile_config</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">backend_map</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cayman_asic</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">max_shader_engines</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_pipes_per_simd</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_simds_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_backends_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_texture_channel_caches</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_gprs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_gs_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_stack_entries</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_num_of_sets</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_max_export_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_max_export_pos_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sx_max_export_smx_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_hw_contexts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sq_num_cf_insts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_prim_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_hiz_tile_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_earlyz_tile_fifo_size</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="n">num_shader_engines</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_shader_pipes_per_simd</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_simds_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_backends_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">backend_disable_mask_per_asic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">backend_map</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_texture_channel_caches</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">mem_max_burst_length_bytes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">mem_row_size_in_kb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">shader_engine_tile_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_gpus</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">multi_gpu_tile_size</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="n">tile_config</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">si_asic</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">max_shader_engines</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_cu_per_sh</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_sh_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_backends_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_texture_channel_caches</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_gprs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_gs_threads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_hw_contexts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_prim_fifo_size_frontend</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_prim_fifo_size_backend</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_hiz_tile_fifo_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">sc_earlyz_tile_fifo_size</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="n">num_tile_pipes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_backends_per_se</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">backend_disable_mask_per_asic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">backend_map</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_texture_channel_caches</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">mem_max_burst_length_bytes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">mem_row_size_in_kb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">shader_engine_tile_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_gpus</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">multi_gpu_tile_size</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="n">tile_config</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">radeon_asic_config</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">r300_asic</span>	<span class="n">r300</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_asic</span>	<span class="n">r100</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r600_asic</span>	<span class="n">r600</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rv770_asic</span>	<span class="n">rv770</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">evergreen_asic</span>	<span class="n">evergreen</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cayman_asic</span>	<span class="n">cayman</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">si_asic</span>		<span class="n">si</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * asic initizalization from radeon_asic.c</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">radeon_agp_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_asic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * IOCTL.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">radeon_gem_info_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_create_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_pin_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_unpin_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_pwrite_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_pread_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_set_domain_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_mmap_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_busy_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_wait_idle_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_va_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_cs_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_set_tiling_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gem_get_tiling_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">);</span>

<span class="cm">/* VRAM scratch page for HDP bug, default vram page */</span>
<span class="k">struct</span> <span class="n">r600_vram_scratch</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>		<span class="o">*</span><span class="n">robj</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span>		<span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">u64</span>				<span class="n">gpu_addr</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Core structure, functions and helpers.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="kt">uint32_t</span> <span class="p">(</span><span class="o">*</span><span class="n">radeon_rreg_t</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span><span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span><span class="p">);</span>
<span class="k">typedef</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">radeon_wreg_t</span><span class="p">)(</span><span class="k">struct</span> <span class="n">radeon_device</span><span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span><span class="p">,</span> <span class="kt">uint32_t</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">radeon_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span>			<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span>		<span class="o">*</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>			<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="cm">/* ASIC */</span>
	<span class="k">union</span> <span class="n">radeon_asic_config</span>	<span class="n">config</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">radeon_family</span>		<span class="n">family</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">usec_timeout</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">radeon_pll_errata</span>		<span class="n">pll_errata</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">num_gb_pipes</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">num_z_pipes</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">disp_priority</span><span class="p">;</span>
	<span class="cm">/* BIOS */</span>
	<span class="kt">uint8_t</span>				<span class="o">*</span><span class="n">bios</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">is_atom_bios</span><span class="p">;</span>
	<span class="kt">uint16_t</span>			<span class="n">bios_header_start</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span>		<span class="o">*</span><span class="n">stollen_vga_memory</span><span class="p">;</span>
	<span class="cm">/* Register mmio */</span>
	<span class="n">resource_size_t</span>			<span class="n">rmmio_base</span><span class="p">;</span>
	<span class="n">resource_size_t</span>			<span class="n">rmmio_size</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">rmmio</span><span class="p">;</span>
	<span class="n">radeon_rreg_t</span>			<span class="n">mc_rreg</span><span class="p">;</span>
	<span class="n">radeon_wreg_t</span>			<span class="n">mc_wreg</span><span class="p">;</span>
	<span class="n">radeon_rreg_t</span>			<span class="n">pll_rreg</span><span class="p">;</span>
	<span class="n">radeon_wreg_t</span>			<span class="n">pll_wreg</span><span class="p">;</span>
	<span class="kt">uint32_t</span>                        <span class="n">pcie_reg_mask</span><span class="p">;</span>
	<span class="n">radeon_rreg_t</span>			<span class="n">pciep_rreg</span><span class="p">;</span>
	<span class="n">radeon_wreg_t</span>			<span class="n">pciep_wreg</span><span class="p">;</span>
	<span class="cm">/* io port */</span>
	<span class="kt">void</span> <span class="n">__iomem</span>                    <span class="o">*</span><span class="n">rio_mem</span><span class="p">;</span>
	<span class="n">resource_size_t</span>			<span class="n">rio_mem_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_clock</span>             <span class="n">clock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_mc</span>		<span class="n">mc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_gart</span>		<span class="n">gart</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_mode_info</span>		<span class="n">mode_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_scratch</span>		<span class="n">scratch</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_mman</span>		<span class="n">mman</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_fence_driver</span>	<span class="n">fence_drv</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">];</span>
	<span class="n">wait_queue_head_t</span>		<span class="n">fence_queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span>			<span class="n">ring_lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span>		<span class="n">ring</span><span class="p">[</span><span class="n">RADEON_NUM_RINGS</span><span class="p">];</span>
	<span class="n">bool</span>				<span class="n">ib_pool_ready</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_sa_manager</span>	<span class="n">ring_tmp_bo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_irq</span>		<span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_asic</span>		<span class="o">*</span><span class="n">asic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_gem</span>		<span class="n">gem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pm</span>		<span class="n">pm</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">bios_scratch</span><span class="p">[</span><span class="n">RADEON_BIOS_NUM_SCRATCH</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">radeon_mutex</span>		<span class="n">cs_mutex</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_wb</span>		<span class="n">wb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_dummy_page</span>	<span class="n">dummy_page</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">shutdown</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">suspend</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">need_dma32</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">accel_working</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_surface_reg</span> <span class="n">surface_regs</span><span class="p">[</span><span class="n">RADEON_GEM_MAX_SURFACES</span><span class="p">];</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">me_fw</span><span class="p">;</span>	<span class="cm">/* all family ME firmware */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">pfp_fw</span><span class="p">;</span>	<span class="cm">/* r6/700 PFP firmware */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">rlc_fw</span><span class="p">;</span>	<span class="cm">/* r6/700 RLC firmware */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">mc_fw</span><span class="p">;</span>	<span class="cm">/* NI MC firmware */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">ce_fw</span><span class="p">;</span>	<span class="cm">/* SI CE firmware */</span>
	<span class="k">struct</span> <span class="n">r600_blit</span> <span class="n">r600_blit</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r600_vram_scratch</span> <span class="n">vram_scratch</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">msi_enabled</span><span class="p">;</span> <span class="cm">/* msi enabled */</span>
	<span class="k">struct</span> <span class="n">r600_ih</span> <span class="n">ih</span><span class="p">;</span> <span class="cm">/* r6/700 interrupt ring */</span>
	<span class="k">struct</span> <span class="n">si_rlc</span> <span class="n">rlc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">hotplug_work</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">audio_work</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_crtc</span><span class="p">;</span> <span class="cm">/* number of crtcs */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">dc_hw_i2c_mutex</span><span class="p">;</span> <span class="cm">/* display controller hw i2c mutex */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">vram_mutex</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">audio_enabled</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r600_audio</span> <span class="n">audio_status</span><span class="p">;</span> <span class="cm">/* audio stuff */</span>
	<span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">acpi_nb</span><span class="p">;</span>
	<span class="cm">/* only one userspace can use Hyperz features or CMASK at a time */</span>
	<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">hyperz_filp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">cmask_filp</span><span class="p">;</span>
	<span class="cm">/* i2c buses */</span>
	<span class="k">struct</span> <span class="n">radeon_i2c_chan</span> <span class="o">*</span><span class="n">i2c_bus</span><span class="p">[</span><span class="n">RADEON_MAX_I2C_BUS</span><span class="p">];</span>
	<span class="cm">/* debugfs */</span>
	<span class="k">struct</span> <span class="n">radeon_debugfs</span>	<span class="n">debugfs</span><span class="p">[</span><span class="n">RADEON_DEBUGFS_MAX_COMPONENTS</span><span class="p">];</span>
	<span class="kt">unsigned</span> 		<span class="n">debugfs_count</span><span class="p">;</span>
	<span class="cm">/* virtual memory */</span>
	<span class="k">struct</span> <span class="n">radeon_vm_manager</span>	<span class="n">vm_manager</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">radeon_device_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
		       <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_device_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_gpu_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="kt">uint32_t</span> <span class="n">r100_mm_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r100_mm_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">);</span>
<span class="n">u32</span> <span class="n">r100_io_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r100_io_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Cast helper</span>
<span class="cm"> */</span>
<span class="cp">#define to_radeon_fence(p) ((struct radeon_fence *)(p))</span>

<span class="cm">/*</span>
<span class="cm"> * Registers read &amp; write functions.</span>
<span class="cm"> */</span>
<span class="cp">#define RREG8(reg) readb((rdev-&gt;rmmio) + (reg))</span>
<span class="cp">#define WREG8(reg, v) writeb(v, (rdev-&gt;rmmio) + (reg))</span>
<span class="cp">#define RREG16(reg) readw((rdev-&gt;rmmio) + (reg))</span>
<span class="cp">#define WREG16(reg, v) writew(v, (rdev-&gt;rmmio) + (reg))</span>
<span class="cp">#define RREG32(reg) r100_mm_rreg(rdev, (reg))</span>
<span class="cp">#define DREG32(reg) printk(KERN_INFO &quot;REGISTER: &quot; #reg &quot; : 0x%08X\n&quot;, r100_mm_rreg(rdev, (reg)))</span>
<span class="cp">#define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))</span>
<span class="cp">#define REG_SET(FIELD, v) (((v) &lt;&lt; FIELD##_SHIFT) &amp; FIELD##_MASK)</span>
<span class="cp">#define REG_GET(FIELD, v) (((v) &lt;&lt; FIELD##_SHIFT) &amp; FIELD##_MASK)</span>
<span class="cp">#define RREG32_PLL(reg) rdev-&gt;pll_rreg(rdev, (reg))</span>
<span class="cp">#define WREG32_PLL(reg, v) rdev-&gt;pll_wreg(rdev, (reg), (v))</span>
<span class="cp">#define RREG32_MC(reg) rdev-&gt;mc_rreg(rdev, (reg))</span>
<span class="cp">#define WREG32_MC(reg, v) rdev-&gt;mc_wreg(rdev, (reg), (v))</span>
<span class="cp">#define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))</span>
<span class="cp">#define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))</span>
<span class="cp">#define RREG32_PCIE_P(reg) rdev-&gt;pciep_rreg(rdev, (reg))</span>
<span class="cp">#define WREG32_PCIE_P(reg, v) rdev-&gt;pciep_wreg(rdev, (reg), (v))</span>
<span class="cp">#define WREG32_P(reg, val, mask)				\</span>
<span class="cp">	do {							\</span>
<span class="cp">		uint32_t tmp_ = RREG32(reg);			\</span>
<span class="cp">		tmp_ &amp;= (mask);					\</span>
<span class="cp">		tmp_ |= ((val) &amp; ~(mask));			\</span>
<span class="cp">		WREG32(reg, tmp_);				\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define WREG32_PLL_P(reg, val, mask)				\</span>
<span class="cp">	do {							\</span>
<span class="cp">		uint32_t tmp_ = RREG32_PLL(reg);		\</span>
<span class="cp">		tmp_ &amp;= (mask);					\</span>
<span class="cp">		tmp_ |= ((val) &amp; ~(mask));			\</span>
<span class="cp">		WREG32_PLL(reg, tmp_);				\</span>
<span class="cp">	} while (0)</span>
<span class="cp">#define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg &quot; : 0x%08X\n&quot;, r100_mm_rreg((rdev), (reg)))</span>
<span class="cp">#define RREG32_IO(reg) r100_io_rreg(rdev, (reg))</span>
<span class="cp">#define WREG32_IO(reg, v) r100_io_wreg(rdev, (reg), (v))</span>

<span class="cm">/*</span>
<span class="cm"> * Indirect registers accessor</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">rv370_pcie_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_PCIE_INDEX</span><span class="p">,</span> <span class="p">((</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pcie_reg_mask</span><span class="p">));</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_PCIE_DATA</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rv370_pcie_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_PCIE_INDEX</span><span class="p">,</span> <span class="p">((</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pcie_reg_mask</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_PCIE_DATA</span><span class="p">,</span> <span class="p">(</span><span class="n">v</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">r100_pll_errata_after_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * ASICs helpers.</span>
<span class="cm"> */</span>
<span class="cp">#define ASIC_IS_RN50(rdev) ((rdev-&gt;pdev-&gt;device == 0x515e) || \</span>
<span class="cp">			    (rdev-&gt;pdev-&gt;device == 0x5969))</span>
<span class="cp">#define ASIC_IS_RV100(rdev) ((rdev-&gt;family == CHIP_RV100) || \</span>
<span class="cp">		(rdev-&gt;family == CHIP_RV200) || \</span>
<span class="cp">		(rdev-&gt;family == CHIP_RS100) || \</span>
<span class="cp">		(rdev-&gt;family == CHIP_RS200) || \</span>
<span class="cp">		(rdev-&gt;family == CHIP_RV250) || \</span>
<span class="cp">		(rdev-&gt;family == CHIP_RV280) || \</span>
<span class="cp">		(rdev-&gt;family == CHIP_RS300))</span>
<span class="cp">#define ASIC_IS_R300(rdev) ((rdev-&gt;family == CHIP_R300)  ||	\</span>
<span class="cp">		(rdev-&gt;family == CHIP_RV350) ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_R350)  ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_RV380) ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_R420)  ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_R423)  ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_RV410) ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_RS400) ||			\</span>
<span class="cp">		(rdev-&gt;family == CHIP_RS480))</span>
<span class="cp">#define ASIC_IS_X2(rdev) ((rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9441) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9443) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x944B) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9506) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x9509) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x950F) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x689C) || \</span>
<span class="cp">		(rdev-&gt;ddev-&gt;pdev-&gt;device == 0x689D))</span>
<span class="cp">#define ASIC_IS_AVIVO(rdev) ((rdev-&gt;family &gt;= CHIP_RS600))</span>
<span class="cp">#define ASIC_IS_DCE2(rdev) ((rdev-&gt;family == CHIP_RS600)  ||	\</span>
<span class="cp">			    (rdev-&gt;family == CHIP_RS690)  ||	\</span>
<span class="cp">			    (rdev-&gt;family == CHIP_RS740)  ||	\</span>
<span class="cp">			    (rdev-&gt;family &gt;= CHIP_R600))</span>
<span class="cp">#define ASIC_IS_DCE3(rdev) ((rdev-&gt;family &gt;= CHIP_RV620))</span>
<span class="cp">#define ASIC_IS_DCE32(rdev) ((rdev-&gt;family &gt;= CHIP_RV730))</span>
<span class="cp">#define ASIC_IS_DCE4(rdev) ((rdev-&gt;family &gt;= CHIP_CEDAR))</span>
<span class="cp">#define ASIC_IS_DCE41(rdev) ((rdev-&gt;family &gt;= CHIP_PALM) &amp;&amp; \</span>
<span class="cp">			     (rdev-&gt;flags &amp; RADEON_IS_IGP))</span>
<span class="cp">#define ASIC_IS_DCE5(rdev) ((rdev-&gt;family &gt;= CHIP_BARTS))</span>
<span class="cp">#define ASIC_IS_DCE6(rdev) ((rdev-&gt;family &gt;= CHIP_ARUBA))</span>
<span class="cp">#define ASIC_IS_DCE61(rdev) ((rdev-&gt;family &gt;= CHIP_ARUBA) &amp;&amp; \</span>
<span class="cp">			     (rdev-&gt;flags &amp; RADEON_IS_IGP))</span>

<span class="cm">/*</span>
<span class="cm"> * BIOS helpers.</span>
<span class="cm"> */</span>
<span class="cp">#define RBIOS8(i) (rdev-&gt;bios[i])</span>
<span class="cp">#define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) &lt;&lt; 8))</span>
<span class="cp">#define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) &lt;&lt; 16))</span>

<span class="kt">int</span> <span class="n">radeon_combios_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_combios_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>


<span class="cm">/*</span>
<span class="cm"> * RING helpers.</span>
<span class="cm"> */</span>
<span class="cp">#if DRM_DEBUG_CODE == 0</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">radeon_ring_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">&amp;=</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ptr_mask</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">count_dw</span><span class="o">--</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_free_dw</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cm">/* With debugging this is just too big to inline */</span>
<span class="kt">void</span> <span class="n">radeon_ring_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * ASICs macro.</span>
<span class="cm"> */</span>
<span class="cp">#define radeon_init(rdev) (rdev)-&gt;asic-&gt;init((rdev))</span>
<span class="cp">#define radeon_fini(rdev) (rdev)-&gt;asic-&gt;fini((rdev))</span>
<span class="cp">#define radeon_resume(rdev) (rdev)-&gt;asic-&gt;resume((rdev))</span>
<span class="cp">#define radeon_suspend(rdev) (rdev)-&gt;asic-&gt;suspend((rdev))</span>
<span class="cp">#define radeon_cs_parse(rdev, r, p) (rdev)-&gt;asic-&gt;ring[(r)].cs_parse((p))</span>
<span class="cp">#define radeon_vga_set_state(rdev, state) (rdev)-&gt;asic-&gt;vga_set_state((rdev), (state))</span>
<span class="cp">#define radeon_asic_reset(rdev) (rdev)-&gt;asic-&gt;asic_reset((rdev))</span>
<span class="cp">#define radeon_gart_tlb_flush(rdev) (rdev)-&gt;asic-&gt;gart.tlb_flush((rdev))</span>
<span class="cp">#define radeon_gart_set_page(rdev, i, p) (rdev)-&gt;asic-&gt;gart.set_page((rdev), (i), (p))</span>
<span class="cp">#define radeon_ring_start(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)].ring_start((rdev), (cp))</span>
<span class="cp">#define radeon_ring_test(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)].ring_test((rdev), (cp))</span>
<span class="cp">#define radeon_ib_test(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)].ib_test((rdev), (cp))</span>
<span class="cp">#define radeon_ring_ib_execute(rdev, r, ib) (rdev)-&gt;asic-&gt;ring[(r)].ib_execute((rdev), (ib))</span>
<span class="cp">#define radeon_ring_ib_parse(rdev, r, ib) (rdev)-&gt;asic-&gt;ring[(r)].ib_parse((rdev), (ib))</span>
<span class="cp">#define radeon_ring_is_lockup(rdev, r, cp) (rdev)-&gt;asic-&gt;ring[(r)].is_lockup((rdev), (cp))</span>
<span class="cp">#define radeon_irq_set(rdev) (rdev)-&gt;asic-&gt;irq.set((rdev))</span>
<span class="cp">#define radeon_irq_process(rdev) (rdev)-&gt;asic-&gt;irq.process((rdev))</span>
<span class="cp">#define radeon_get_vblank_counter(rdev, crtc) (rdev)-&gt;asic-&gt;display.get_vblank_counter((rdev), (crtc))</span>
<span class="cp">#define radeon_fence_ring_emit(rdev, r, fence) (rdev)-&gt;asic-&gt;ring[(r)].emit_fence((rdev), (fence))</span>
<span class="cp">#define radeon_semaphore_ring_emit(rdev, r, cp, semaphore, emit_wait) (rdev)-&gt;asic-&gt;ring[(r)].emit_semaphore((rdev), (cp), (semaphore), (emit_wait))</span>
<span class="cp">#define radeon_copy_blit(rdev, s, d, np, f) (rdev)-&gt;asic-&gt;copy.blit((rdev), (s), (d), (np), (f))</span>
<span class="cp">#define radeon_copy_dma(rdev, s, d, np, f) (rdev)-&gt;asic-&gt;copy.dma((rdev), (s), (d), (np), (f))</span>
<span class="cp">#define radeon_copy(rdev, s, d, np, f) (rdev)-&gt;asic-&gt;copy.copy((rdev), (s), (d), (np), (f))</span>
<span class="cp">#define radeon_copy_blit_ring_index(rdev) (rdev)-&gt;asic-&gt;copy.blit_ring_index</span>
<span class="cp">#define radeon_copy_dma_ring_index(rdev) (rdev)-&gt;asic-&gt;copy.dma_ring_index</span>
<span class="cp">#define radeon_copy_ring_index(rdev) (rdev)-&gt;asic-&gt;copy.copy_ring_index</span>
<span class="cp">#define radeon_get_engine_clock(rdev) (rdev)-&gt;asic-&gt;pm.get_engine_clock((rdev))</span>
<span class="cp">#define radeon_set_engine_clock(rdev, e) (rdev)-&gt;asic-&gt;pm.set_engine_clock((rdev), (e))</span>
<span class="cp">#define radeon_get_memory_clock(rdev) (rdev)-&gt;asic-&gt;pm.get_memory_clock((rdev))</span>
<span class="cp">#define radeon_set_memory_clock(rdev, e) (rdev)-&gt;asic-&gt;pm.set_memory_clock((rdev), (e))</span>
<span class="cp">#define radeon_get_pcie_lanes(rdev) (rdev)-&gt;asic-&gt;pm.get_pcie_lanes((rdev))</span>
<span class="cp">#define radeon_set_pcie_lanes(rdev, l) (rdev)-&gt;asic-&gt;pm.set_pcie_lanes((rdev), (l))</span>
<span class="cp">#define radeon_set_clock_gating(rdev, e) (rdev)-&gt;asic-&gt;pm.set_clock_gating((rdev), (e))</span>
<span class="cp">#define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)-&gt;asic-&gt;surface.set_reg((rdev), (r), (f), (p), (o), (s)))</span>
<span class="cp">#define radeon_clear_surface_reg(rdev, r) ((rdev)-&gt;asic-&gt;surface.clear_reg((rdev), (r)))</span>
<span class="cp">#define radeon_bandwidth_update(rdev) (rdev)-&gt;asic-&gt;display.bandwidth_update((rdev))</span>
<span class="cp">#define radeon_hpd_init(rdev) (rdev)-&gt;asic-&gt;hpd.init((rdev))</span>
<span class="cp">#define radeon_hpd_fini(rdev) (rdev)-&gt;asic-&gt;hpd.fini((rdev))</span>
<span class="cp">#define radeon_hpd_sense(rdev, h) (rdev)-&gt;asic-&gt;hpd.sense((rdev), (h))</span>
<span class="cp">#define radeon_hpd_set_polarity(rdev, h) (rdev)-&gt;asic-&gt;hpd.set_polarity((rdev), (h))</span>
<span class="cp">#define radeon_gui_idle(rdev) (rdev)-&gt;asic-&gt;gui_idle((rdev))</span>
<span class="cp">#define radeon_pm_misc(rdev) (rdev)-&gt;asic-&gt;pm.misc((rdev))</span>
<span class="cp">#define radeon_pm_prepare(rdev) (rdev)-&gt;asic-&gt;pm.prepare((rdev))</span>
<span class="cp">#define radeon_pm_finish(rdev) (rdev)-&gt;asic-&gt;pm.finish((rdev))</span>
<span class="cp">#define radeon_pm_init_profile(rdev) (rdev)-&gt;asic-&gt;pm.init_profile((rdev))</span>
<span class="cp">#define radeon_pm_get_dynpm_state(rdev) (rdev)-&gt;asic-&gt;pm.get_dynpm_state((rdev))</span>
<span class="cp">#define radeon_pre_page_flip(rdev, crtc) rdev-&gt;asic-&gt;pflip.pre_page_flip((rdev), (crtc))</span>
<span class="cp">#define radeon_page_flip(rdev, crtc, base) rdev-&gt;asic-&gt;pflip.page_flip((rdev), (crtc), (base))</span>
<span class="cp">#define radeon_post_page_flip(rdev, crtc) rdev-&gt;asic-&gt;pflip.post_page_flip((rdev), (crtc))</span>
<span class="cp">#define radeon_wait_for_vblank(rdev, crtc) rdev-&gt;asic-&gt;display.wait_for_vblank((rdev), (crtc))</span>
<span class="cp">#define radeon_mc_wait_for_idle(rdev) rdev-&gt;asic-&gt;mc_wait_for_idle((rdev))</span>

<span class="cm">/* Common functions */</span>
<span class="cm">/* AGP */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_gpu_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_agp_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_modeset_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_modeset_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">radeon_card_posted</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">radeon_boot_test_post_card</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_scratch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_wb_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_wb_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_surface_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_cs_parser_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_legacy_set_clock_gating</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_atom_set_clock_gating</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_ttm_placement_from_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">rbo</span><span class="p">,</span> <span class="n">u32</span> <span class="n">domain</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">radeon_ttm_bo_is_radeon_bo</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="n">bo</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_vram_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">base</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_gtt_location</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_mc</span> <span class="o">*</span><span class="n">mc</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_resume_kms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_suspend_kms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">size</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * vm</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">radeon_vm_manager_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_vm_manager_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_manager_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_manager_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_vm_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_vm_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_bo_update_pte</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">radeon_vm_bo_invalidate</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_bo_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">,</span>
		     <span class="kt">uint64_t</span> <span class="n">offset</span><span class="p">,</span>
		     <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">radeon_vm_bo_rmv</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">radeon_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">bo</span><span class="p">);</span>

<span class="cm">/* audio */</span>
<span class="kt">void</span> <span class="n">r600_audio_update_hdmi</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * R600 vram scratch functions</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">r600_vram_scratch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r600_vram_scratch_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * r600 cs checking helper</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="n">r600_mip_minify</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">level</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">r600_fmt_is_valid_color</span><span class="p">(</span><span class="n">u32</span> <span class="n">format</span><span class="p">);</span>
<span class="n">bool</span> <span class="n">r600_fmt_is_valid_texture</span><span class="p">(</span><span class="n">u32</span> <span class="n">format</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_family</span> <span class="n">family</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">r600_fmt_get_blocksize</span><span class="p">(</span><span class="n">u32</span> <span class="n">format</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">r600_fmt_get_nblocksx</span><span class="p">(</span><span class="n">u32</span> <span class="n">format</span><span class="p">,</span> <span class="n">u32</span> <span class="n">w</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">r600_fmt_get_nblocksy</span><span class="p">(</span><span class="n">u32</span> <span class="n">format</span><span class="p">,</span> <span class="n">u32</span> <span class="n">h</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * r600 functions used by radeon_encoder.c</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">radeon_hdmi_acr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">clock</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">n_32khz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cts_32khz</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">n_44_1khz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cts_44_1khz</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">n_48khz</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cts_48khz</span><span class="p">;</span>

<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">radeon_hdmi_acr</span> <span class="n">r600_hdmi_acr</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">clock</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">r600_hdmi_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r600_hdmi_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">r600_hdmi_setmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">r6xx_remap_render_backend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">tiling_pipe_num</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">max_rb_num</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">total_max_rb_num</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">enabled_rb_mask</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * evergreen functions used by radeon_encoder.c</span>
<span class="cm"> */</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">evergreen_hdmi_setmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">ni_init_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ni_mc_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span>

<span class="cm">/* radeon_acpi.c */</span> 
<span class="cp">#if defined(CONFIG_ACPI) </span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">radeon_acpi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">);</span> 
<span class="cp">#else </span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">radeon_acpi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span> 
<span class="cp">#endif </span>

<span class="cp">#include &quot;radeon_object.h&quot;</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
