Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib'…
[WARNING STA-1140] /workspace/peripheral-example/ip/CF_SRAM_1024x32/lib/CF_SRAM_1024x32_wb_wrapper.lib line 1, library CF_SRAM_1024x32_wb_wrapper already exists.
Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_23-02-00/42-openroad-repairantennas/1-diodeinsertion/user_project.odb'…
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[INFO] Setting RC values…
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 200 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 73 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 52
[INFO GRT-0003] Macros: 1
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 10975

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     229874         81185          64.68%
met2       Vertical       173154         81117          53.15%
met3       Horizontal     114884         62453          45.64%
met4       Vertical        69564         34571          50.30%
met5       Horizontal      22892         10428          54.45%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 31623
[INFO GRT-0198] Via related Steiner nodes: 660
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 39646
[INFO GRT-0112] Final usage 3D: 149362

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             81185         13881           17.10%             0 /  0 /  0
met2             81117         12346           15.22%             0 /  0 /  0
met3             62453          2398            3.84%             0 /  0 /  0
met4             34571          1799            5.20%             0 /  0 /  0
met5             10428             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           269754         30424           11.28%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 311307 um
[INFO GRT-0014] Routed nets: 5115
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          181280.1 u
legalized HPWL         184429.3 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 2884 instances
[INFO DPL-0021] HPWL before          184429.3 u
[INFO DPL-0022] HPWL after           181280.1 u
[INFO DPL-0023] HPWL delta               -1.7 %
-congestion_iterations 200 -verbose -allow_congestion
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 73 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 52
[INFO GRT-0003] Macros: 1
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 10975

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     229874         81185          64.68%
met2       Vertical       173154         81117          53.15%
met3       Horizontal     114884         62453          45.64%
met4       Vertical        69564         34571          50.30%
met5       Horizontal      22892         10428          54.45%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 31623
[INFO GRT-0198] Via related Steiner nodes: 660
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 39646
[INFO GRT-0112] Final usage 3D: 149362

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             81185         13881           17.10%             0 /  0 /  0
met2             81117         12346           15.22%             0 /  0 /  0
met3             62453          2398            3.84%             0 /  0 /  0
met4             34571          1799            5.20%             0 /  0 /  0
met5             10428             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           269754         30424           11.28%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 311307 um
[INFO GRT-0014] Routed nets: 5115
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Antenna cell                           4467   11178.22
  Buffer                                    2       8.76
  Clock buffer                             78    1099.80
  Timing Repair Buffer                   1053    9591.70
  Inverter                                557    2090.76
  Clock inverter                           53     625.60
  Sequential cell                         755   17760.78
  Multi-Input combinational cell         2569   22607.93
  Total                                 15291  239647.56
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_23-02-00/43-openroad-resizertimingpostgrt/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_23-02-00/43-openroad-resizertimingpostgrt/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_23-02-00/43-openroad-resizertimingpostgrt/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_23-02-00/43-openroad-resizertimingpostgrt/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_23-02-00/43-openroad-resizertimingpostgrt/user_project.sdc'…
