--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9545 paths analyzed, 1406 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.449ns.
--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X22Y48.A4), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.347 - 0.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X16Y50.A4      net (fanout=18)       0.996   cmd/byteCount<0>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)        0.821   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.C2      net (fanout=3)        0.437   cmd/_n0437<6>
    SLICE_X19Y48.C       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X22Y48.A4      net (fanout=1)        0.502   cmd/Mmux_txData51
    SLICE_X22Y48.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (2.072ns logic, 4.304ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_6_5 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.347 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_6_5 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.BMUX    Tshcko                0.461   cmd/reg_dataResults_4<7>
                                                       cmd/reg_dataResults_6_5
    SLICE_X16Y50.A1      net (fanout=1)        0.895   cmd/reg_dataResults_6<5>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)        0.821   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.C2      net (fanout=3)        0.437   cmd/_n0437<6>
    SLICE_X19Y48.C       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X22Y48.A4      net (fanout=1)        0.502   cmd/Mmux_txData51
    SLICE_X22Y48.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.248ns (2.045ns logic, 4.203ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.347 - 0.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X13Y52.A4      net (fanout=18)       1.087   cmd/byteCount<0>
    SLICE_X13Y52.A       Tilo                  0.259   cmd/reg_dataResults_1<7>
                                                       cmd/Mmux_n036661
    SLICE_X13Y49.C5      net (fanout=2)        0.522   cmd/Mmux_n03666
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.C2      net (fanout=3)        0.437   cmd/_n0437<6>
    SLICE_X19Y48.C       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X22Y48.A4      net (fanout=1)        0.502   cmd/Mmux_txData51
    SLICE_X22Y48.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (2.126ns logic, 4.096ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_7 (SLICE_X23Y48.C4), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.347 - 0.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X16Y50.A4      net (fanout=18)       0.996   cmd/byteCount<0>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)        0.821   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.B6      net (fanout=3)        0.128   cmd/_n0437<6>
    SLICE_X19Y48.B       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X23Y48.C4      net (fanout=1)        0.522   cmd/Mmux_txData7
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (2.105ns logic, 4.015ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_6_5 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.992ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.347 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_6_5 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.BMUX    Tshcko                0.461   cmd/reg_dataResults_4<7>
                                                       cmd/reg_dataResults_6_5
    SLICE_X16Y50.A1      net (fanout=1)        0.895   cmd/reg_dataResults_6<5>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)        0.821   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.B6      net (fanout=3)        0.128   cmd/_n0437<6>
    SLICE_X19Y48.B       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X23Y48.C4      net (fanout=1)        0.522   cmd/Mmux_txData7
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (2.078ns logic, 3.914ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.347 - 0.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X13Y52.A4      net (fanout=18)       1.087   cmd/byteCount<0>
    SLICE_X13Y52.A       Tilo                  0.259   cmd/reg_dataResults_1<7>
                                                       cmd/Mmux_n036661
    SLICE_X13Y49.C5      net (fanout=2)        0.522   cmd/Mmux_n03666
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X19Y48.B6      net (fanout=3)        0.128   cmd/_n0437<6>
    SLICE_X19Y48.B       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X23Y48.C4      net (fanout=1)        0.522   cmd/Mmux_txData7
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (2.159ns logic, 3.807ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_6 (SLICE_X23Y48.A5), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.013ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.347 - 0.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X16Y50.A4      net (fanout=18)       0.996   cmd/byteCount<0>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)        0.821   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X23Y48.B6      net (fanout=3)        0.356   cmd/_n0437<6>
    SLICE_X23Y48.B       Tilo                  0.259   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X23Y48.A5      net (fanout=1)        0.187   cmd/Mmux_txData61
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (2.105ns logic, 3.908ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_6_5 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.347 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_6_5 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.BMUX    Tshcko                0.461   cmd/reg_dataResults_4<7>
                                                       cmd/reg_dataResults_6_5
    SLICE_X16Y50.A1      net (fanout=1)        0.895   cmd/reg_dataResults_6<5>
    SLICE_X16Y50.A       Tilo                  0.205   cmd/Mmux_n036661
                                                       cmd/Mmux_n036662
    SLICE_X13Y49.C1      net (fanout=2)        0.821   cmd/Mmux_n036661
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X23Y48.B6      net (fanout=3)        0.356   cmd/_n0437<6>
    SLICE_X23Y48.B       Tilo                  0.259   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X23Y48.A5      net (fanout=1)        0.187   cmd/Mmux_txData61
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (2.078ns logic, 3.807ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.859ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.347 - 0.385)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.AMUX     Tshcko                0.488   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X13Y52.A4      net (fanout=18)       1.087   cmd/byteCount<0>
    SLICE_X13Y52.A       Tilo                  0.259   cmd/reg_dataResults_1<7>
                                                       cmd/Mmux_n036661
    SLICE_X13Y49.C5      net (fanout=2)        0.522   cmd/Mmux_n03666
    SLICE_X13Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X13Y49.A1      net (fanout=3)        0.609   cmd/n0366<5>
    SLICE_X13Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X19Y48.A6      net (fanout=2)        0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X19Y48.A       Tilo                  0.259   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X23Y48.B6      net (fanout=3)        0.356   cmd/_n0437<6>
    SLICE_X23Y48.B       Tilo                  0.259   tx/txData<7>
                                                       cmd/Mmux_txData62
    SLICE_X23Y48.A5      net (fanout=1)        0.187   cmd/Mmux_txData61
    SLICE_X23Y48.CLK     Tas                   0.322   tx/txData<7>
                                                       cmd/Mmux_txData63
                                                       tx/txData_6
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (2.159ns logic, 3.700ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_3_3 (SLICE_X18Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd17 (FF)
  Destination:          cmd/byteNum_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.120 - 0.111)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd17 to cmd/byteNum_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AMUX    Tshcko                0.266   cmd/txdone_0
                                                       cmd/curState_FSM_FFd17
    SLICE_X18Y48.CE      net (fanout=9)        0.166   sig_rxdone
    SLICE_X18Y48.CLK     Tckce       (-Th)     0.108   cmd/byteNum_3<3>
                                                       cmd/byteNum_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.158ns logic, 0.166ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_3_2 (SLICE_X18Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd17 (FF)
  Destination:          cmd/byteNum_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.120 - 0.111)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd17 to cmd/byteNum_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AMUX    Tshcko                0.266   cmd/txdone_0
                                                       cmd/curState_FSM_FFd17
    SLICE_X18Y48.CE      net (fanout=9)        0.166   sig_rxdone
    SLICE_X18Y48.CLK     Tckce       (-Th)     0.104   cmd/byteNum_3<3>
                                                       cmd/byteNum_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.162ns logic, 0.166ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point cmd/byteNum_3_1 (SLICE_X18Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmd/curState_FSM_FFd17 (FF)
  Destination:          cmd/byteNum_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.120 - 0.111)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmd/curState_FSM_FFd17 to cmd/byteNum_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AMUX    Tshcko                0.266   cmd/txdone_0
                                                       cmd/curState_FSM_FFd17
    SLICE_X18Y48.CE      net (fanout=9)        0.166   sig_rxdone
    SLICE_X18Y48.CLK     Tckce       (-Th)     0.102   cmd/byteNum_3<3>
                                                       cmd/byteNum_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.164ns logic, 0.166ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X24Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X24Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.449|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9545 paths, 0 nets, and 2293 connections

Design statistics:
   Minimum period:   6.449ns{1}   (Maximum frequency: 155.063MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 13:24:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



