{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 15:51:11 2024 " "Info: Processing started: Thu Nov 07 15:51:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4Adder_AmarnathPatel -c 4Adder_AmarnathPatel --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 4Adder_AmarnathPatel -c 4Adder_AmarnathPatel --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder4_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4_AmarnathPatelVHDL-Structure " "Info: Found design unit 1: Adder4_AmarnathPatelVHDL-Structure" {  } { { "Adder4_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/4Adder_AmarnathPatel/Adder4_AmarnathPatelVHDL.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder4_AmarnathPatelVHDL " "Info: Found entity 1: Adder4_AmarnathPatelVHDL" {  } { { "Adder4_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/4Adder_AmarnathPatel/Adder4_AmarnathPatelVHDL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_AmarnathPatelVHDL-nand_only " "Info: Found design unit 1: FullAdder_AmarnathPatelVHDL-nand_only" {  } { { "FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/4Adder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_AmarnathPatelVHDL " "Info: Found entity 1: FullAdder_AmarnathPatelVHDL" {  } { { "FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/4Adder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fulladder_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_Package " "Info: Found design unit 1: FullAdder_Package" {  } { { "FullAdder_Package.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/4Adder_AmarnathPatel/FullAdder_Package.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder4_AmarnathPatelVHDL " "Info: Elaborating entity \"Adder4_AmarnathPatelVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_AmarnathPatelVHDL FullAdder_AmarnathPatelVHDL:F0 " "Info: Elaborating entity \"FullAdder_AmarnathPatelVHDL\" for hierarchy \"FullAdder_AmarnathPatelVHDL:F0\"" {  } { { "Adder4_AmarnathPatelVHDL.vhd" "F0" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/4Adder_AmarnathPatel/Adder4_AmarnathPatelVHDL.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 15:51:11 2024 " "Info: Processing ended: Thu Nov 07 15:51:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
