#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d8ff30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d5e320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d65a90 .functor NOT 1, L_0x1dbbcb0, C4<0>, C4<0>, C4<0>;
L_0x1dbba90 .functor XOR 2, L_0x1dbb930, L_0x1dbb9f0, C4<00>, C4<00>;
L_0x1dbbba0 .functor XOR 2, L_0x1dbba90, L_0x1dbbb00, C4<00>, C4<00>;
v0x1db8390_0 .net *"_ivl_10", 1 0, L_0x1dbbb00;  1 drivers
v0x1db8490_0 .net *"_ivl_12", 1 0, L_0x1dbbba0;  1 drivers
v0x1db8570_0 .net *"_ivl_2", 1 0, L_0x1dbb870;  1 drivers
v0x1db8630_0 .net *"_ivl_4", 1 0, L_0x1dbb930;  1 drivers
v0x1db8710_0 .net *"_ivl_6", 1 0, L_0x1dbb9f0;  1 drivers
v0x1db8840_0 .net *"_ivl_8", 1 0, L_0x1dbba90;  1 drivers
v0x1db8920_0 .net "a", 0 0, v0x1db62d0_0;  1 drivers
v0x1db89c0_0 .net "b", 0 0, v0x1db6370_0;  1 drivers
v0x1db8a60_0 .net "c", 0 0, v0x1db6410_0;  1 drivers
v0x1db8b00_0 .var "clk", 0 0;
v0x1db8ba0_0 .net "d", 0 0, v0x1db6550_0;  1 drivers
v0x1db8c40_0 .net "out_pos_dut", 0 0, L_0x1dbb6e0;  1 drivers
v0x1db8ce0_0 .net "out_pos_ref", 0 0, L_0x1dba320;  1 drivers
v0x1db8d80_0 .net "out_sop_dut", 0 0, L_0x1dbab90;  1 drivers
v0x1db8e20_0 .net "out_sop_ref", 0 0, L_0x1d91440;  1 drivers
v0x1db8ec0_0 .var/2u "stats1", 223 0;
v0x1db8f60_0 .var/2u "strobe", 0 0;
v0x1db9110_0 .net "tb_match", 0 0, L_0x1dbbcb0;  1 drivers
v0x1db91e0_0 .net "tb_mismatch", 0 0, L_0x1d65a90;  1 drivers
v0x1db9280_0 .net "wavedrom_enable", 0 0, v0x1db6820_0;  1 drivers
v0x1db9350_0 .net "wavedrom_title", 511 0, v0x1db68c0_0;  1 drivers
L_0x1dbb870 .concat [ 1 1 0 0], L_0x1dba320, L_0x1d91440;
L_0x1dbb930 .concat [ 1 1 0 0], L_0x1dba320, L_0x1d91440;
L_0x1dbb9f0 .concat [ 1 1 0 0], L_0x1dbb6e0, L_0x1dbab90;
L_0x1dbbb00 .concat [ 1 1 0 0], L_0x1dba320, L_0x1d91440;
L_0x1dbbcb0 .cmp/eeq 2, L_0x1dbb870, L_0x1dbbba0;
S_0x1d627c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d5e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d65e70 .functor AND 1, v0x1db6410_0, v0x1db6550_0, C4<1>, C4<1>;
L_0x1d66250 .functor NOT 1, v0x1db62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d66630 .functor NOT 1, v0x1db6370_0, C4<0>, C4<0>, C4<0>;
L_0x1d668b0 .functor AND 1, L_0x1d66250, L_0x1d66630, C4<1>, C4<1>;
L_0x1d7da20 .functor AND 1, L_0x1d668b0, v0x1db6410_0, C4<1>, C4<1>;
L_0x1d91440 .functor OR 1, L_0x1d65e70, L_0x1d7da20, C4<0>, C4<0>;
L_0x1db97a0 .functor NOT 1, v0x1db6370_0, C4<0>, C4<0>, C4<0>;
L_0x1db9810 .functor OR 1, L_0x1db97a0, v0x1db6550_0, C4<0>, C4<0>;
L_0x1db9920 .functor AND 1, v0x1db6410_0, L_0x1db9810, C4<1>, C4<1>;
L_0x1db99e0 .functor NOT 1, v0x1db62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1db9ab0 .functor OR 1, L_0x1db99e0, v0x1db6370_0, C4<0>, C4<0>;
L_0x1db9b20 .functor AND 1, L_0x1db9920, L_0x1db9ab0, C4<1>, C4<1>;
L_0x1db9ca0 .functor NOT 1, v0x1db6370_0, C4<0>, C4<0>, C4<0>;
L_0x1db9d10 .functor OR 1, L_0x1db9ca0, v0x1db6550_0, C4<0>, C4<0>;
L_0x1db9c30 .functor AND 1, v0x1db6410_0, L_0x1db9d10, C4<1>, C4<1>;
L_0x1db9ea0 .functor NOT 1, v0x1db62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1db9fa0 .functor OR 1, L_0x1db9ea0, v0x1db6550_0, C4<0>, C4<0>;
L_0x1dba060 .functor AND 1, L_0x1db9c30, L_0x1db9fa0, C4<1>, C4<1>;
L_0x1dba210 .functor XNOR 1, L_0x1db9b20, L_0x1dba060, C4<0>, C4<0>;
v0x1d653c0_0 .net *"_ivl_0", 0 0, L_0x1d65e70;  1 drivers
v0x1d657c0_0 .net *"_ivl_12", 0 0, L_0x1db97a0;  1 drivers
v0x1d65ba0_0 .net *"_ivl_14", 0 0, L_0x1db9810;  1 drivers
v0x1d65f80_0 .net *"_ivl_16", 0 0, L_0x1db9920;  1 drivers
v0x1d66360_0 .net *"_ivl_18", 0 0, L_0x1db99e0;  1 drivers
v0x1d66740_0 .net *"_ivl_2", 0 0, L_0x1d66250;  1 drivers
v0x1d669c0_0 .net *"_ivl_20", 0 0, L_0x1db9ab0;  1 drivers
v0x1db4840_0 .net *"_ivl_24", 0 0, L_0x1db9ca0;  1 drivers
v0x1db4920_0 .net *"_ivl_26", 0 0, L_0x1db9d10;  1 drivers
v0x1db4a00_0 .net *"_ivl_28", 0 0, L_0x1db9c30;  1 drivers
v0x1db4ae0_0 .net *"_ivl_30", 0 0, L_0x1db9ea0;  1 drivers
v0x1db4bc0_0 .net *"_ivl_32", 0 0, L_0x1db9fa0;  1 drivers
v0x1db4ca0_0 .net *"_ivl_36", 0 0, L_0x1dba210;  1 drivers
L_0x7fd800eea018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1db4d60_0 .net *"_ivl_38", 0 0, L_0x7fd800eea018;  1 drivers
v0x1db4e40_0 .net *"_ivl_4", 0 0, L_0x1d66630;  1 drivers
v0x1db4f20_0 .net *"_ivl_6", 0 0, L_0x1d668b0;  1 drivers
v0x1db5000_0 .net *"_ivl_8", 0 0, L_0x1d7da20;  1 drivers
v0x1db50e0_0 .net "a", 0 0, v0x1db62d0_0;  alias, 1 drivers
v0x1db51a0_0 .net "b", 0 0, v0x1db6370_0;  alias, 1 drivers
v0x1db5260_0 .net "c", 0 0, v0x1db6410_0;  alias, 1 drivers
v0x1db5320_0 .net "d", 0 0, v0x1db6550_0;  alias, 1 drivers
v0x1db53e0_0 .net "out_pos", 0 0, L_0x1dba320;  alias, 1 drivers
v0x1db54a0_0 .net "out_sop", 0 0, L_0x1d91440;  alias, 1 drivers
v0x1db5560_0 .net "pos0", 0 0, L_0x1db9b20;  1 drivers
v0x1db5620_0 .net "pos1", 0 0, L_0x1dba060;  1 drivers
L_0x1dba320 .functor MUXZ 1, L_0x7fd800eea018, L_0x1db9b20, L_0x1dba210, C4<>;
S_0x1db57a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d5e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1db62d0_0 .var "a", 0 0;
v0x1db6370_0 .var "b", 0 0;
v0x1db6410_0 .var "c", 0 0;
v0x1db64b0_0 .net "clk", 0 0, v0x1db8b00_0;  1 drivers
v0x1db6550_0 .var "d", 0 0;
v0x1db6640_0 .var/2u "fail", 0 0;
v0x1db66e0_0 .var/2u "fail1", 0 0;
v0x1db6780_0 .net "tb_match", 0 0, L_0x1dbbcb0;  alias, 1 drivers
v0x1db6820_0 .var "wavedrom_enable", 0 0;
v0x1db68c0_0 .var "wavedrom_title", 511 0;
E_0x1d71350/0 .event negedge, v0x1db64b0_0;
E_0x1d71350/1 .event posedge, v0x1db64b0_0;
E_0x1d71350 .event/or E_0x1d71350/0, E_0x1d71350/1;
S_0x1db5ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1db57a0;
 .timescale -12 -12;
v0x1db5d10_0 .var/2s "i", 31 0;
E_0x1d711f0 .event posedge, v0x1db64b0_0;
S_0x1db5e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1db57a0;
 .timescale -12 -12;
v0x1db6010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1db60f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1db57a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1db6aa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d5e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dba4d0 .functor AND 1, v0x1db6410_0, v0x1db6550_0, C4<1>, C4<1>;
L_0x1dba780 .functor NOT 1, v0x1db62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dba810 .functor NOT 1, v0x1db6370_0, C4<0>, C4<0>, C4<0>;
L_0x1dba990 .functor AND 1, L_0x1dba780, L_0x1dba810, C4<1>, C4<1>;
L_0x1dbaad0 .functor AND 1, L_0x1dba990, v0x1db6410_0, C4<1>, C4<1>;
L_0x1dbab90 .functor OR 1, L_0x1dba4d0, L_0x1dbaad0, C4<0>, C4<0>;
L_0x1dbad30 .functor NOT 1, v0x1db6370_0, C4<0>, C4<0>, C4<0>;
L_0x1dbada0 .functor OR 1, L_0x1dbad30, v0x1db6550_0, C4<0>, C4<0>;
L_0x1dbaeb0 .functor AND 1, v0x1db6410_0, L_0x1dbada0, C4<1>, C4<1>;
L_0x1dbaf70 .functor NOT 1, v0x1db62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dbb150 .functor OR 1, L_0x1dbaf70, v0x1db6370_0, C4<0>, C4<0>;
L_0x1dbb1c0 .functor AND 1, L_0x1dbaeb0, L_0x1dbb150, C4<1>, C4<1>;
L_0x1dbb340 .functor NOT 1, v0x1db62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dbb3b0 .functor OR 1, L_0x1dbb340, v0x1db6550_0, C4<0>, C4<0>;
L_0x1dbb2d0 .functor AND 1, v0x1db6410_0, L_0x1dbb3b0, C4<1>, C4<1>;
L_0x1dbb540 .functor XNOR 1, L_0x1dbb1c0, L_0x1dbb2d0, C4<0>, C4<0>;
v0x1db6c60_0 .net *"_ivl_12", 0 0, L_0x1dbad30;  1 drivers
v0x1db6d40_0 .net *"_ivl_14", 0 0, L_0x1dbada0;  1 drivers
v0x1db6e20_0 .net *"_ivl_16", 0 0, L_0x1dbaeb0;  1 drivers
v0x1db6f10_0 .net *"_ivl_18", 0 0, L_0x1dbaf70;  1 drivers
v0x1db6ff0_0 .net *"_ivl_2", 0 0, L_0x1dba780;  1 drivers
v0x1db7120_0 .net *"_ivl_20", 0 0, L_0x1dbb150;  1 drivers
v0x1db7200_0 .net *"_ivl_24", 0 0, L_0x1dbb340;  1 drivers
v0x1db72e0_0 .net *"_ivl_26", 0 0, L_0x1dbb3b0;  1 drivers
v0x1db73c0_0 .net *"_ivl_30", 0 0, L_0x1dbb540;  1 drivers
L_0x7fd800eea060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1db7510_0 .net *"_ivl_32", 0 0, L_0x7fd800eea060;  1 drivers
v0x1db75f0_0 .net *"_ivl_4", 0 0, L_0x1dba810;  1 drivers
v0x1db76d0_0 .net *"_ivl_6", 0 0, L_0x1dba990;  1 drivers
v0x1db77b0_0 .net "a", 0 0, v0x1db62d0_0;  alias, 1 drivers
v0x1db7850_0 .net "b", 0 0, v0x1db6370_0;  alias, 1 drivers
v0x1db7940_0 .net "c", 0 0, v0x1db6410_0;  alias, 1 drivers
v0x1db7a30_0 .net "d", 0 0, v0x1db6550_0;  alias, 1 drivers
v0x1db7b20_0 .net "out_pos", 0 0, L_0x1dbb6e0;  alias, 1 drivers
v0x1db7cf0_0 .net "out_sop", 0 0, L_0x1dbab90;  alias, 1 drivers
v0x1db7db0_0 .net "pos0", 0 0, L_0x1dbb1c0;  1 drivers
v0x1db7e70_0 .net "pos1", 0 0, L_0x1dbb2d0;  1 drivers
v0x1db7f30_0 .net "sop_term1", 0 0, L_0x1dba4d0;  1 drivers
v0x1db7ff0_0 .net "sop_term2", 0 0, L_0x1dbaad0;  1 drivers
L_0x1dbb6e0 .functor MUXZ 1, L_0x7fd800eea060, L_0x1dbb1c0, L_0x1dbb540, C4<>;
S_0x1db8170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d5e320;
 .timescale -12 -12;
E_0x1d5a9f0 .event anyedge, v0x1db8f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1db8f60_0;
    %nor/r;
    %assign/vec4 v0x1db8f60_0, 0;
    %wait E_0x1d5a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1db57a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db66e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1db57a0;
T_4 ;
    %wait E_0x1d71350;
    %load/vec4 v0x1db6780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db6640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1db57a0;
T_5 ;
    %wait E_0x1d711f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %wait E_0x1d711f0;
    %load/vec4 v0x1db6640_0;
    %store/vec4 v0x1db66e0_0, 0, 1;
    %fork t_1, S_0x1db5ad0;
    %jmp t_0;
    .scope S_0x1db5ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db5d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1db5d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d711f0;
    %load/vec4 v0x1db5d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db5d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1db5d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1db57a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d71350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1db6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db6370_0, 0;
    %assign/vec4 v0x1db62d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1db6640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1db66e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d5e320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db8b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db8f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d5e320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1db8b00_0;
    %inv;
    %store/vec4 v0x1db8b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d5e320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1db64b0_0, v0x1db91e0_0, v0x1db8920_0, v0x1db89c0_0, v0x1db8a60_0, v0x1db8ba0_0, v0x1db8e20_0, v0x1db8d80_0, v0x1db8ce0_0, v0x1db8c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d5e320;
T_9 ;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d5e320;
T_10 ;
    %wait E_0x1d71350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db8ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
    %load/vec4 v0x1db9110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1db8ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1db8e20_0;
    %load/vec4 v0x1db8e20_0;
    %load/vec4 v0x1db8d80_0;
    %xor;
    %load/vec4 v0x1db8e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1db8ce0_0;
    %load/vec4 v0x1db8ce0_0;
    %load/vec4 v0x1db8c40_0;
    %xor;
    %load/vec4 v0x1db8ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1db8ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db8ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/ece241_2013_q2/iter0/response4/top_module.sv";
