#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  4 14:57:16 2021
# Process ID: 4291
# Current directory: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2
# Command line: vivado -log txem7310_pll__s3100_sv_pgu__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
Command: link_design -top txem7310_pll__s3100_sv_pgu__top -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2128.242 ; gain = 507.641 ; free physical = 4181 ; free virtual = 5193
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc:517]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'txem7310_pll__s3100_sv_pgu__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 152 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2148.242 ; gain = 980.023 ; free physical = 4157 ; free virtual = 5170
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2180.258 ; gain = 32.016 ; free physical = 4142 ; free virtual = 5154
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "89d11cf21abc43c2".
INFO: [Netlist 29-17] Analyzing 587 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 650 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2239.922 ; gain = 0.000 ; free physical = 3024 ; free virtual = 4107
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bc7713c6

Time (s): cpu = 00:03:32 ; elapsed = 00:05:54 . Memory (MB): peak = 2239.922 ; gain = 59.664 ; free physical = 3024 ; free virtual = 4107
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: slave_spi_mth_brd__M2_inst/i_SPI_CS_B
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets slave_spi_mth_brd__M2_inst/i_SPI_CS_B]
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: e28d4ed6

Time (s): cpu = 00:03:36 ; elapsed = 00:05:59 . Memory (MB): peak = 2261.922 ; gain = 81.664 ; free physical = 3022 ; free virtual = 4105
INFO: [Opt 31-389] Phase Retarget created 942 cells and removed 1141 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b60f79f6

Time (s): cpu = 00:03:38 ; elapsed = 00:06:00 . Memory (MB): peak = 2261.922 ; gain = 81.664 ; free physical = 3012 ; free virtual = 4095
INFO: [Opt 31-389] Phase Constant propagation created 841 cells and removed 2577 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18354ec28

Time (s): cpu = 00:03:40 ; elapsed = 00:06:02 . Memory (MB): peak = 2261.922 ; gain = 81.664 ; free physical = 3020 ; free virtual = 4103
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1321 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 18354ec28

Time (s): cpu = 00:03:40 ; elapsed = 00:06:03 . Memory (MB): peak = 2261.922 ; gain = 81.664 ; free physical = 3016 ; free virtual = 4099
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 18354ec28

Time (s): cpu = 00:03:40 ; elapsed = 00:06:03 . Memory (MB): peak = 2261.922 ; gain = 81.664 ; free physical = 3023 ; free virtual = 4106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2261.922 ; gain = 0.000 ; free physical = 3022 ; free virtual = 4105
Ending Logic Optimization Task | Checksum: 18354ec28

Time (s): cpu = 00:03:41 ; elapsed = 00:06:04 . Memory (MB): peak = 2261.922 ; gain = 81.664 ; free physical = 3020 ; free virtual = 4103

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 1f52e7665

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4044
Ending Power Optimization Task | Checksum: 1f52e7665

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2654.270 ; gain = 392.348 ; free physical = 2983 ; free virtual = 4065
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:03 ; elapsed = 00:06:22 . Memory (MB): peak = 2654.270 ; gain = 506.027 ; free physical = 2983 ; free virtual = 4065
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2984 ; free virtual = 4066
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2977 ; free virtual = 4059
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_opted.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_opted.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_opted.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_opted.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2976 ; free virtual = 4059
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1745774bc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2976 ; free virtual = 4059
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2980 ; free virtual = 4063

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12c0e35d2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2941 ; free virtual = 4024

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21af136ea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2898 ; free virtual = 3980

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21af136ea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2893 ; free virtual = 3975
Phase 1 Placer Initialization | Checksum: 21af136ea

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2886 ; free virtual = 3969

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24d5b4104

Time (s): cpu = 00:03:35 ; elapsed = 00:02:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2851 ; free virtual = 3938

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24d5b4104

Time (s): cpu = 00:03:35 ; elapsed = 00:02:07 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2857 ; free virtual = 3944

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17dc49603

Time (s): cpu = 00:03:39 ; elapsed = 00:02:10 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2843 ; free virtual = 3930

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25d8bdd77

Time (s): cpu = 00:03:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2853 ; free virtual = 3940

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2719a0271

Time (s): cpu = 00:03:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2851 ; free virtual = 3938

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2719a0271

Time (s): cpu = 00:03:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2851 ; free virtual = 3938

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 21a9d730e

Time (s): cpu = 00:03:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2849 ; free virtual = 3935

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19fa718de

Time (s): cpu = 00:03:50 ; elapsed = 00:02:25 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2836 ; free virtual = 3923

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b7c012dc

Time (s): cpu = 00:03:51 ; elapsed = 00:02:26 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2838 ; free virtual = 3925

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b7c012dc

Time (s): cpu = 00:03:51 ; elapsed = 00:02:26 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2838 ; free virtual = 3925
Phase 3 Detail Placement | Checksum: 1b7c012dc

Time (s): cpu = 00:03:51 ; elapsed = 00:02:27 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2838 ; free virtual = 3925

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a4dc5e6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a4dc5e6

Time (s): cpu = 00:04:00 ; elapsed = 00:02:33 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 3000 ; free virtual = 4087
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b46f7868

Time (s): cpu = 00:04:21 ; elapsed = 00:03:14 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2924 ; free virtual = 4011
Phase 4.1 Post Commit Optimization | Checksum: 1b46f7868

Time (s): cpu = 00:04:21 ; elapsed = 00:03:14 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2924 ; free virtual = 4012

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b46f7868

Time (s): cpu = 00:04:21 ; elapsed = 00:03:15 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2925 ; free virtual = 4012

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b46f7868

Time (s): cpu = 00:04:21 ; elapsed = 00:03:15 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2925 ; free virtual = 4012

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e7c9d462

Time (s): cpu = 00:04:21 ; elapsed = 00:03:15 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2925 ; free virtual = 4012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e7c9d462

Time (s): cpu = 00:04:22 ; elapsed = 00:03:15 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2925 ; free virtual = 4012
Ending Placer Task | Checksum: 10053389a

Time (s): cpu = 00:04:22 ; elapsed = 00:03:15 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2967 ; free virtual = 4054
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:25 ; elapsed = 00:03:19 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2967 ; free virtual = 4054
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 2951 ; free virtual = 4038
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4298 ; free virtual = 5385
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_sv_pgu__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4288 ; free virtual = 5375
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_sv_pgu__top_utilization_placed.rpt -pb txem7310_pll__s3100_sv_pgu__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4298 ; free virtual = 5385
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_sv_pgu__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4298 ; free virtual = 5385
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4296 ; free virtual = 5384

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4271 ; free virtual = 5358
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4269 ; free virtual = 5357

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5354

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5354

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4265 ; free virtual = 5353

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4265 ; free virtual = 5353

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4265 ; free virtual = 5353

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4265 ; free virtual = 5353

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.008 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4265 ; free virtual = 5353

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 13992941b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5353
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5354
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.008 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 176f404b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5354
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4283 ; free virtual = 5370
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4266 ; free virtual = 5354
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 4280 ; free virtual = 5368
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ae2cf7bd ConstDB: 0 ShapeSum: 23ae5d8a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f7ad3ca8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 3926 ; free virtual = 5103
Post Restoration Checksum: NetGraph: bd442860 NumContArr: 3a691448 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7ad3ca8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 3929 ; free virtual = 5106

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f7ad3ca8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 3908 ; free virtual = 5085

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f7ad3ca8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2654.270 ; gain = 0.000 ; free physical = 3908 ; free virtual = 5085
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b34a972b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2665.766 ; gain = 11.496 ; free physical = 3878 ; free virtual = 5055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-1.455 | THS=-730.221|

Phase 2 Router Initialization | Checksum: 1dabfe510

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2665.766 ; gain = 11.496 ; free physical = 3821 ; free virtual = 5034

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 169d970d6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:02 . Memory (MB): peak = 2665.766 ; gain = 11.496 ; free physical = 3659 ; free virtual = 4873

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2917
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.719 | TNS=-3.879 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 162ce62a3

Time (s): cpu = 00:03:04 ; elapsed = 00:01:52 . Memory (MB): peak = 2665.766 ; gain = 11.496 ; free physical = 3484 ; free virtual = 4673

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1046a623e

Time (s): cpu = 00:03:34 ; elapsed = 00:02:19 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3458 ; free virtual = 4647

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a994ccda

Time (s): cpu = 00:03:40 ; elapsed = 00:02:23 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3470 ; free virtual = 4660
Phase 4 Rip-up And Reroute | Checksum: 1a994ccda

Time (s): cpu = 00:03:40 ; elapsed = 00:02:23 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3470 ; free virtual = 4659

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a994ccda

Time (s): cpu = 00:03:41 ; elapsed = 00:02:23 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3470 ; free virtual = 4659

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a994ccda

Time (s): cpu = 00:03:41 ; elapsed = 00:02:23 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3470 ; free virtual = 4659
Phase 5 Delay and Skew Optimization | Checksum: 1a994ccda

Time (s): cpu = 00:03:41 ; elapsed = 00:02:23 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3470 ; free virtual = 4659

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dc77049b

Time (s): cpu = 00:03:43 ; elapsed = 00:02:24 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3476 ; free virtual = 4665
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dc77049b

Time (s): cpu = 00:03:43 ; elapsed = 00:02:24 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3476 ; free virtual = 4665
Phase 6 Post Hold Fix | Checksum: dc77049b

Time (s): cpu = 00:03:43 ; elapsed = 00:02:24 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3476 ; free virtual = 4665

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.33196 %
  Global Horizontal Routing Utilization  = 2.95856 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16dcb7c83

Time (s): cpu = 00:03:43 ; elapsed = 00:02:25 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3475 ; free virtual = 4664

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16dcb7c83

Time (s): cpu = 00:03:43 ; elapsed = 00:02:25 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3474 ; free virtual = 4664

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a28b4297

Time (s): cpu = 00:03:45 ; elapsed = 00:02:27 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3457 ; free virtual = 4646

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.008  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a28b4297

Time (s): cpu = 00:03:45 ; elapsed = 00:02:27 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3448 ; free virtual = 4638
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:45 ; elapsed = 00:02:27 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3480 ; free virtual = 4670

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:50 ; elapsed = 00:02:29 . Memory (MB): peak = 2667.758 ; gain = 13.488 ; free physical = 3504 ; free virtual = 4693
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2675.762 ; gain = 0.000 ; free physical = 3505 ; free virtual = 4695
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2675.762 ; gain = 8.004 ; free physical = 3509 ; free virtual = 4699
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.793 ; gain = 0.000 ; free physical = 3359 ; free virtual = 4564
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_sv_pgu__top_power_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_power_summary_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_sv_pgu__top_power_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_power_summary_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2796.824 ; gain = 49.031 ; free physical = 3343 ; free virtual = 4540
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_sv_pgu__top_route_status.rpt -pb txem7310_pll__s3100_sv_pgu__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_sv_pgu__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_sv_pgu__top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_sv_pgu__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_sv_pgu__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2796.824 ; gain = 0.000 ; free physical = 3333 ; free virtual = 4530
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 15:12:02 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  4 15:19:15 2021
# Process ID: 14271
# Current directory: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2
# Command line: vivado -log txem7310_pll__s3100_sv_pgu__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
Command: open_checkpoint txem7310_pll__s3100_sv_pgu__top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1160.191 ; gain = 0.000 ; free physical = 4607 ; free virtual = 5816
INFO: [Netlist 29-17] Analyzing 884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2104.219 ; gain = 540.641 ; free physical = 3756 ; free virtual = 4965
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc:517]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-14271-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:02 . Memory (MB): peak = 2160.195 ; gain = 27.977 ; free physical = 3703 ; free virtual = 4911
Restored from archive | CPU: 1.430000 secs | Memory: 29.141182 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:02 . Memory (MB): peak = 2160.195 ; gain = 27.977 ; free physical = 3703 ; free virtual = 4911
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 262 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 104 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 2160.195 ; gain = 1000.004 ; free physical = 3714 ; free virtual = 4923
Command: write_bitstream -force txem7310_pll__s3100_sv_pgu__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dac0 overlaps with pblock_dac0_fifo_datinc, and pblock_dac0_fifo_dur :  1.18%  1.18% .
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dac1 overlaps with pblock_dac1_fifo_datinc, and pblock_dac1_fifo_dur :  1.18%  1.18% .
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_1 is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_3 is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/wr_clk is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ok_endpoint_wrapper_inst/okClk is a gated clock net sourced by a combinational pin ok_endpoint_wrapper_inst/bufgmux_c_eeprom_fifo_clk_inst_i_1/O, cell ok_endpoint_wrapper_inst/bufgmux_c_eeprom_fifo_clk_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 51736704 bits.
Writing bitstream ./txem7310_pll__s3100_sv_pgu__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2704.906 ; gain = 544.711 ; free physical = 3623 ; free virtual = 4831
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 15:20:58 2021...
