// Seed: 1277048075
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wor   id_4,
    input  wor   id_5,
    output uwire id_6,
    input  wire  id_7
);
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri1 id_17,
    output tri1 id_18
);
  wand id_20 = 1'b0;
  module_0(
      id_15, id_11, id_15, id_4, id_6, id_6, id_18, id_9
  );
  uwire id_21 = 1;
endmodule
