{"Source Block": ["oh/emesh/dv/ememory.v@76:87@HdlStmAssign", "   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     \n\n   //Data-in (hardoded width)\n   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],data_in[31:0]}:\n\t\t                                 {data_in[31:0],data_in[31:0]};\n   //Write mask\n   always@*\n     casez({write_in, datamode_in[1:0],dstaddr_in[2:0]})\n       //Byte\n       6'b100000 : wen[7:0] = 8'b00000001;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[81, "   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],data_in[31:0]}:\n"], [82, "\t\t                                 {data_in[31:0],data_in[31:0]};\n"]], "Add": [[82, "   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],data_align[31:0]}:\n"], [82, "\t\t                                 {data_align[31:0],data_align[31:0]};\n"]]}}