static void T_1 * F_1 ( struct V_1 * V_2 ,\r\nunsigned int V_3 , int V_4 )\r\n{\r\nunsigned int V_5 , V_6 , V_7 ;\r\nV_7 = V_2 -> V_8 ;\r\nF_2 ( V_4 > 255 ) ;\r\nF_2 ( V_7 > 255 ) ;\r\nF_2 ( V_3 > 255 ) ;\r\nif ( V_7 == 0 ) {\r\nint V_9 = F_3 ( V_3 ) ;\r\nV_5 = F_4 ( V_3 ) << 8 ;\r\nV_6 = V_10 ;\r\nif ( V_9 > 12 )\r\nV_6 |= 1 << ( V_9 - 5 ) ;\r\nelse\r\nV_5 |= 1 << ( V_9 + 11 ) ;\r\n} else {\r\nV_6 = V_10 | V_11 ;\r\nV_5 = ( V_7 << 16 ) | ( V_3 << 8 ) ;\r\n}\r\nF_5 ( V_12 , F_6 ( V_13 ) |\r\nV_14 | V_15 ) ;\r\nF_5 ( V_16 , F_6 ( V_17 ) |\r\nV_18 | V_15 ) ;\r\nF_7 ( V_19 , V_6 ) ;\r\nreturn V_20 + V_5 + V_4 ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nF_5 ( V_16 , F_6 ( V_13 + V_21 ) |\r\nV_22 | V_23 |\r\nV_15 ) ;\r\nF_7 ( V_19 , F_9 ( V_24 ) |\r\nV_25 ) ;\r\nF_5 ( V_12 , F_6 ( V_13 ) |\r\nV_22 | V_15 ) ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 , unsigned int V_3 , int V_26 ,\r\nint V_27 , T_2 * V_28 )\r\n{\r\nvoid T_1 * V_29 ;\r\nunsigned long V_30 ;\r\nT_2 V_31 ;\r\nF_11 ( & V_32 , V_30 ) ;\r\nV_29 = F_1 ( V_2 , V_3 , V_26 ) ;\r\nswitch ( V_27 ) {\r\ncase 1 :\r\nV_31 = F_12 ( V_29 ) ;\r\nbreak;\r\ncase 2 :\r\nV_31 = F_13 ( V_29 ) ;\r\nbreak;\r\ndefault:\r\nV_31 = F_14 ( V_29 ) ;\r\nbreak;\r\n}\r\nF_8 () ;\r\nF_15 ( & V_32 , V_30 ) ;\r\n* V_28 = V_31 ;\r\nreturn V_33 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 , unsigned int V_3 , int V_26 ,\r\nint V_27 , T_2 V_28 )\r\n{\r\nvoid T_1 * V_29 ;\r\nunsigned long V_30 ;\r\nF_11 ( & V_32 , V_30 ) ;\r\nV_29 = F_1 ( V_2 , V_3 , V_26 ) ;\r\nswitch ( V_27 ) {\r\ncase 1 :\r\nF_17 ( ( V_34 ) V_28 , V_29 ) ;\r\nF_12 ( V_29 ) ;\r\nbreak;\r\ncase 2 :\r\nF_18 ( ( V_35 ) V_28 , V_29 ) ;\r\nF_13 ( V_29 ) ;\r\nbreak;\r\ncase 4 :\r\nF_19 ( V_28 , V_29 ) ;\r\nF_14 ( V_29 ) ;\r\nbreak;\r\n}\r\nF_8 () ;\r\nF_15 ( & V_32 , V_30 ) ;\r\nreturn V_33 ;\r\n}\r\nstatic int T_3 F_20 ( struct V_36 * V_37 )\r\n{\r\nif ( F_21 ( & V_38 , & V_39 ) ) {\r\nF_22 ( V_40 L_1\r\nL_2 ) ;\r\nreturn - V_41 ;\r\n}\r\nif ( F_21 ( & V_38 , & V_42 ) ) {\r\nF_23 ( & V_39 ) ;\r\nF_22 ( V_40 L_3\r\nL_2 ) ;\r\nreturn - V_41 ;\r\n}\r\nF_24 ( & V_37 -> V_43 , & V_39 , V_37 -> V_44 ) ;\r\nF_24 ( & V_37 -> V_43 , & V_42 , V_37 -> V_44 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int\r\nF_25 ( unsigned long V_29 , unsigned int V_45 , struct V_46 * V_47 )\r\n{\r\nunsigned long V_48 = F_26 ( V_47 ) ;\r\nunsigned long V_49 = * ( unsigned long * ) V_48 ;\r\n#if 0\r\nchar buf[128];\r\nsprintf(buf, "V3 fault: addr 0x%08lx, FSR 0x%03x, PC 0x%08lx [%08lx] LBFADDR=%08x LBFCODE=%02x ISTAT=%02x\n",\r\naddr, fsr, pc, instr, __raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFADDR_OFFSET), __raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFCODE_OFFSET) & 255,\r\nv3_readb(V3_LB_ISTAT));\r\nprintk(KERN_DEBUG "%s", buf);\r\n#endif\r\nF_27 ( V_50 , 0 ) ;\r\nF_19 ( 3 , V_51 + V_52 ) ;\r\nif ( ( V_49 & 0x0c100000 ) == 0x04100000 ) {\r\nint V_53 = ( V_49 >> 12 ) & 15 ;\r\nunsigned long V_28 ;\r\nif ( V_49 & 0x00400000 )\r\nV_28 = 255 ;\r\nelse\r\nV_28 = - 1 ;\r\nV_47 -> V_54 [ V_53 ] = V_28 ;\r\nV_47 -> V_55 += 4 ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_49 & 0x0e100090 ) == 0x00100090 ) {\r\nint V_53 = ( V_49 >> 12 ) & 15 ;\r\nV_47 -> V_54 [ V_53 ] = - 1 ;\r\nV_47 -> V_55 += 4 ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic T_4 F_28 ( int V_56 , void * V_57 )\r\n{\r\n#ifdef F_29\r\nstruct V_46 * V_47 = F_30 () ;\r\nunsigned long V_48 = F_26 ( V_47 ) ;\r\nunsigned long V_49 = * ( unsigned long * ) V_48 ;\r\nchar V_58 [ 128 ] ;\r\nextern void V_59 ( const char * ) ;\r\nsprintf ( V_58 , L_4\r\nL_5 , V_60 , V_48 , V_49 ,\r\nF_14 ( V_51 + V_61 ) ,\r\nF_14 ( V_51 + V_62 ) & 255 ,\r\nF_31 ( V_50 ) ) ;\r\nV_59 ( V_58 ) ;\r\n#endif\r\nF_7 ( V_63 , 0xf000 ) ;\r\nF_27 ( V_50 , 0 ) ;\r\nF_19 ( 3 , V_51 + V_52 ) ;\r\n#ifdef F_29\r\nif ( ( V_49 & 0x0c100000 ) == 0x04100000 ) {\r\nint V_53 = ( V_49 >> 16 ) & 15 ;\r\nsprintf ( V_58 , L_6 , V_53 , V_47 -> V_54 [ V_53 ] ) ;\r\nV_59 ( V_58 ) ;\r\n}\r\n#endif\r\nreturn V_64 ;\r\n}\r\nint T_3 F_32 ( int V_65 , struct V_36 * V_37 )\r\n{\r\nint V_66 = 0 ;\r\nif ( ! V_51 )\r\nreturn - V_67 ;\r\nif ( V_65 == 0 ) {\r\nV_37 -> V_44 = V_13 ;\r\nV_66 = F_20 ( V_37 ) ;\r\n}\r\nreturn V_66 ;\r\n}\r\nvoid T_3 F_33 ( void )\r\n{\r\nunsigned long V_30 ;\r\nunsigned int V_68 ;\r\nint V_66 ;\r\nV_51 = F_34 ( V_69 , 0x100 ) ;\r\nif ( ! V_51 ) {\r\nF_35 ( L_7 ) ;\r\nreturn;\r\n}\r\nV_70 = 0x00100000 ;\r\nF_36 ( 4 , F_25 , V_71 , 0 , L_8 ) ;\r\nF_36 ( 6 , F_25 , V_71 , 0 , L_8 ) ;\r\nF_36 ( 8 , F_25 , V_71 , 0 , L_9 ) ;\r\nF_36 ( 10 , F_25 , V_71 , 0 , L_9 ) ;\r\nF_11 ( & V_32 , V_30 ) ;\r\nif ( F_37 ( V_72 ) & V_73 )\r\nF_7 ( V_72 , 0xa05f ) ;\r\nF_5 ( V_12 , F_6 ( V_13 ) |\r\nV_22 | V_15 ) ;\r\nF_7 ( V_74 , F_9 ( V_75 ) |\r\nV_76 ) ;\r\nF_5 ( V_16 , F_6 ( V_13 + V_21 ) |\r\nV_22 | V_23 |\r\nV_15 ) ;\r\nF_7 ( V_19 , F_9 ( V_24 ) |\r\nV_25 ) ;\r\nF_5 ( V_77 , F_38 ( V_78 ) |\r\nV_15 ) ;\r\nF_7 ( V_79 , F_39 ( 0 ) ) ;\r\nV_68 = F_37 ( V_80 ) & ~ V_81 ;\r\nV_68 |= V_82 | V_83 ;\r\nF_7 ( V_80 , V_68 ) ;\r\nF_22 ( V_84 L_10 ,\r\nF_37 ( V_85 ) , F_37 ( V_86 ) ) ;\r\nF_7 ( V_86 , 0x0a0a ) ;\r\nV_68 = F_37 ( V_72 ) | V_73 ;\r\nF_7 ( V_72 , V_68 ) ;\r\nF_27 ( V_50 , 0 ) ;\r\nF_7 ( V_87 , F_37 ( V_87 ) | ( 1 << 10 ) ) ;\r\nF_27 ( V_88 , 0x28 ) ;\r\nF_19 ( 3 , V_51 + V_52 ) ;\r\nV_66 = F_40 ( V_60 , F_28 , 0 , L_11 , NULL ) ;\r\nif ( V_66 )\r\nF_22 ( V_40 L_12\r\nL_13 , V_66 ) ;\r\nF_15 ( & V_32 , V_30 ) ;\r\n}\r\nvoid T_3 F_41 ( void )\r\n{\r\nunsigned int V_89 ;\r\nV_89 = V_90 |\r\nV_91 | V_92 ;\r\nF_7 ( V_93 , V_89 ) ;\r\nF_27 ( V_50 , ~ 0x40 ) ;\r\nF_27 ( V_88 , 0x68 ) ;\r\n#if 0\r\nret = request_irq(IRQ_AP_LBUSTIMEOUT, lb_timeout, 0, "bus timeout", NULL);\r\nif (ret)\r\nprintk(KERN_ERR "PCI: unable to grab local bus timeout "\r\n"interrupt: %d\n", ret);\r\n#endif\r\nF_42 ( V_13 , V_78 , 0 ) ;\r\n}
