{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 02:25:05 2016 " "Info: Processing started: Tue Nov 08 02:25:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram -c ram " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 ram.v(63) " "Warning (10229): Verilog HDL Expression warning at ram.v(63): truncated literal to match 5 bits" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram " "Info: Elaborating entity \"ram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LSB_bit ram.v(17) " "Warning (10036): Verilog HDL or VHDL warning at ram.v(17): object \"LSB_bit\" assigned a value but never read" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "ram.v(40) " "Error (10200): Verilog HDL Conditional Statement error at ram.v(40): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 40 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ram.v(42) " "Warning (10230): Verilog HDL assignment warning at ram.v(42): truncated value with size 32 to match size of target (8)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ram.v(43) " "Warning (10230): Verilog HDL assignment warning at ram.v(43): truncated value with size 32 to match size of target (12)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ram.v(44) " "Warning (10230): Verilog HDL assignment warning at ram.v(44): truncated value with size 32 to match size of target (12)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ram.v(57) " "Warning (10230): Verilog HDL assignment warning at ram.v(57): truncated value with size 32 to match size of target (13)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ram.v(64) " "Warning (10230): Verilog HDL assignment warning at ram.v(64): truncated value with size 32 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_counter ram.v(31) " "Warning (10240): Verilog HDL Always Construct warning at ram.v(31): inferring latch(es) for variable \"bit_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MSB_bit ram.v(31) " "Warning (10240): Verilog HDL Always Construct warning at ram.v(31): inferring latch(es) for variable \"MSB_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out_by_bit ram.v(8) " "Warning (10034): Output port \"data_out_by_bit\" at ram.v(8) has no driver" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[0\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[0\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[1\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[1\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[2\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[2\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[3\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[3\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[4\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[4\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[5\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[5\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[6\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[6\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[7\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[7\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[8\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[8\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[9\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[9\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[10\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[10\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MSB_bit\[11\] ram.v(31) " "Info (10041): Inferred latch for \"MSB_bit\[11\]\" at ram.v(31)" {  } { { "ram.v" "" { Text "C:/LouiseLOXOXLOLXO/School/FYP2/Practical/Projects/ram/ram.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Error: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 02:25:07 2016 " "Error: Processing ended: Tue Nov 08 02:25:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
