module mips_data_memory_tb();

	wire [31:0] read_data;
	reg [31:0] write_data, address;
	reg mem_write, mem_read, clk;
	
	

endmodule 
