Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rache\Repositories\CPET-561\DemoCustomComponents\nios_system.qsys --block-symbol-file --output-directory=C:\Users\rache\Repositories\CPET-561\DemoCustomComponents\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DemoCustomComponents/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding my_custom_ip_0 [my_custom_ip 1.0]
Progress: Parameterizing module my_custom_ip_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rache\Repositories\CPET-561\DemoCustomComponents\nios_system.qsys --synthesis=VHDL --output-directory=C:\Users\rache\Repositories\CPET-561\DemoCustomComponents\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DemoCustomComponents/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding my_custom_ip_0 [my_custom_ip 1.0]
Progress: Parameterizing module my_custom_ip_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Error: nios_system: More than one port in my_custom_ip_0:reset has role reset
Info: nios_system: Done "nios_system" with 1 modules, 0 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Finished: Create HDL design files for synthesis
