<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a2f58720fd14fa4bbfdec4ef9e9437349">AMDGPURegisterInfo</a>()</td><td class="entry"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">canRealignStack</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a>(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">eliminateSGPRToVGPRSpillFrameIndex</a>(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">findReachingDef</a>(unsigned Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">findUnusedRegister</a>(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">getAGPRPressureSet</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a940d8478e9124a309af6b98b9b1caef9">getBoolRC</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a>(const MachineFunction *MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a>(const MachineFunction *MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(const MachineFunction &amp;MF, CallingConv::ID) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(const TargetRegisterClass *SRC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a>(const TargetRegisterClass *VRC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(const TargetRegisterClass *SRC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a>(const MachineInstr *MI, int Idx) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(const MachineInstr *MI) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a>(const MachineFunction &amp;MF, unsigned Kind=0) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">getRegAsmName</a>(unsigned Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(unsigned RCID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a277f9aabec137ba6ece9d37cd2e0172c">getRegClassForTypeOnBank</a>(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a>(const MachineFunction &amp;MF, unsigned Idx) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(const TargetRegisterClass *RC, unsigned EltSize) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(unsigned RegUnit) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">getSubRegClass</a>(const TargetRegisterClass *RC, unsigned SubIdx) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">getSubRegFromChannel</a>(unsigned Channel, unsigned NumRegs=1)</td><td class="entry"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">getVCC</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae35e563143019c2afe3e3f08906a2e50">hasVectorRegisters</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">isAGPR</a>(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af33c851383c73dc2913f1461d5e42068">isAGPRClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">isAGPRPressureSet</a>(unsigned SetID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab29cc34f4aaa50f333d67283db8681d7">isDivergentRegClass</a>(const TargetRegisterClass *RC) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">isFrameOffsetLegal</a>(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(const TargetRegisterClass *RC) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">isSGPRClassID</a>(unsigned RCID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">isSGPRPressureSet</a>(unsigned SetID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ab3799e0158b86e2eb8ccb66e67f0ffd2">isVectorRegister</a>(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">isVGPRPressureSet</a>(unsigned SetID) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">materializeFrameBaseRegister</a>(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a>(MachineInstr *MI, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a>(unsigned OpType) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">opCanUseLiteralConstant</a>(unsigned OpType) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a>(const MachineFunction &amp;Fn) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a>(const MachineFunction &amp;Fn) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">reservedPrivateSegmentBufferReg</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">reservedPrivateSegmentWaveByteOffsetReg</a>(const MachineFunction &amp;MF) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">reserveRegisterTuples</a>(BitVector &amp;, unsigned Reg) const</td><td class="entry"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">resolveFrameIndex</a>(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a>(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">shouldCoalesce</a>(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a>(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo</a>(const GCNSubtarget &amp;ST)</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a>(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">trackLivenessAfterRegAlloc</a>(const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:07 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
