This is a reference example purely in verilog
