0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA/022_block_nonblock/022_block_nonblock.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA/022_block_nonblock/022_block_nonblock.srcs/sim_1/new/clock_nonclock_tb.v,1703773192,verilog,,,,clock_nonclock_tb,,,,,,,,
D:/Project/FPGA/022_block_nonblock/022_block_nonblock.srcs/sources_1/new/clock_nonclock.v,1703773310,verilog,,D:/Project/FPGA/022_block_nonblock/022_block_nonblock.srcs/sim_1/new/clock_nonclock_tb.v,,clock_nonclock,,,,,,,,
