( ( nil
  version "2.1"
  mapType "incremental"
  blockName "SAIRS"
  repList "auCdl schematic"
  stopList "auCdl"
  hierDelim "."
  netlistDir "/vol/eecs392/projects/2022/low_power_SRAM/cadence/low_power_SRAM/SAIRS"
 )
( model
( "project_folder/PRE_CHARGE/schematic" "PRE_CHARGE" )
( "project_folder/inverter/schematic" "inverter" )
( "project_folder/8x8WRITE_CIRCUITRY/schematic" "8x8WRITE_CIRCUITRY" )
( "project_folder/LS38Decoder/schematic" "LS38Decoder" )
( "project_folder/8x8SENSE_PRECH_WRITECIRC2/schematic" "8x8SENSE_PRECH_WRITECIRC2" )
( "project_folder/SENSE_AMP/schematic" "SENSE_AMP" )
( "project_folder/6TDPMTSRAM/schematic" "6TDPMTSRAM" )
( "project_folder/8x8SENSE_AMP/schematic" "8x8SENSE_AMP" )
( "project_folder/8x8SRAM_PRECH_SENSE_WRITE/schematic" "8x8SRAM_PRECH_SENSE_WRITE" )
( "project_folder/Write_Circuitry/schematic" "Write_Circuitry" )
( "project_folder/8x8PRECHARGE/schematic" "8x8PRECHARGE" )
( "project_folder/SAIRS/schematic" "SAIRS" )
( "project_folder/inverter_2/schematic" "inverter_2" )
( "project_folder/8x8SRAM/schematic" "8x8SRAM" )
( "project_folder/8x8PRECH_WRITECIRC/schematic" "8x8PRECH_WRITECIRC" )
 )
( "LS38Decoder" "ihnl/cds13/map" )
( "8x8SENSE_PRECH_WRITECIRC2" "ihnl/cds8/map" )
( "SAIRS" "ihnl/cds14/map" )
( "8x8PRECHARGE" "ihnl/cds2/map" )
( "8x8WRITE_CIRCUITRY" "ihnl/cds4/map" )
( "8x8SRAM" "ihnl/cds10/map" )
( "8x8SENSE_AMP" "ihnl/cds7/map" )
( "8x8PRECH_WRITECIRC" "ihnl/cds5/map" )
( "SENSE_AMP" "ihnl/cds6/map" )
( "PRE_CHARGE" "ihnl/cds1/map" )
( "Write_Circuitry" "ihnl/cds3/map" )
( "inverter" "ihnl/cds12/map" )
( "6TDPMTSRAM" "ihnl/cds9/map" )
( "8x8SRAM_PRECH_SENSE_WRITE" "ihnl/cds11/map" )
( "inverter_2" "ihnl/cds0/map" )
 )
