Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 21:47:45 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_34/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                 1283        0.014        0.000                      0                 1283        2.182        0.000                       0                  1263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.457}        4.915           203.459         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.074        0.000                      0                 1283        0.014        0.000                      0                 1283        2.182        0.000                       0                  1263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 genblk1[44].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.457ns period=4.915ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.457ns period=4.915ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.915ns  (vclock rise@4.915ns - vclock rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.136ns (46.044%)  route 2.503ns (53.956%))
  Logic Levels:           17  (CARRY8=10 LUT2=5 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 6.493 - 4.915 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.171ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.155ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1262, routed)        1.072     2.018    genblk1[44].reg_in/clk_IBUF_BUFG
    SLICE_X116Y535       FDRE                                         r  genblk1[44].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y535       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.097 r  genblk1[44].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.293     2.390    conv/mul27/reg_out_reg[0]_i_143[0]
    SLICE_X116Y535       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.594 r  conv/mul27/z__0_carry/O[4]
                         net (fo=1, routed)           0.202     2.796    genblk1[42].reg_in/reg_out_reg[21]_i_175[1]
    SLICE_X117Y535       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     2.919 r  genblk1[42].reg_in/reg_out[0]_i_570/O
                         net (fo=1, routed)           0.021     2.940    conv/add000075/reg_out_reg[0]_i_143_1[1]
    SLICE_X117Y535       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     3.140 r  conv/add000075/reg_out_reg[0]_i_278/O[5]
                         net (fo=2, routed)           0.234     3.374    conv/add000075/reg_out_reg[0]_i_278_n_10
    SLICE_X118Y535       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.463 r  conv/add000075/reg_out[0]_i_281/O
                         net (fo=1, routed)           0.008     3.471    conv/add000075/reg_out[0]_i_281_n_0
    SLICE_X118Y535       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.586 r  conv/add000075/reg_out_reg[0]_i_143/CO[7]
                         net (fo=1, routed)           0.026     3.612    conv/add000075/reg_out_reg[0]_i_143_n_0
    SLICE_X118Y536       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.668 r  conv/add000075/reg_out_reg[21]_i_129/O[0]
                         net (fo=2, routed)           0.360     4.028    conv/add000075/reg_out_reg[21]_i_129_n_15
    SLICE_X119Y537       CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[2])
                                                      0.109     4.137 r  conv/add000075/reg_out_reg[21]_i_90/O[2]
                         net (fo=1, routed)           0.247     4.384    conv/add000075/reg_out_reg[21]_i_90_n_13
    SLICE_X118Y533       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.483 r  conv/add000075/reg_out[16]_i_51/O
                         net (fo=1, routed)           0.009     4.492    conv/add000075/reg_out[16]_i_51_n_0
    SLICE_X118Y533       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.672 r  conv/add000075/reg_out_reg[16]_i_38/O[5]
                         net (fo=1, routed)           0.173     4.845    conv/add000075/reg_out_reg[16]_i_38_n_10
    SLICE_X117Y533       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.933 r  conv/add000075/reg_out[16]_i_23/O
                         net (fo=1, routed)           0.022     4.955    conv/add000075/reg_out[16]_i_23_n_0
    SLICE_X117Y533       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.114 r  conv/add000075/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.140    conv/add000075/reg_out_reg[16]_i_11_n_0
    SLICE_X117Y534       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.216 r  conv/add000075/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.279     5.495    conv/add000075/reg_out_reg[21]_i_10_n_14
    SLICE_X117Y531       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     5.532 r  conv/add000075/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     5.548    conv/add000075/reg_out[21]_i_14_n_0
    SLICE_X117Y531       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.752 r  conv/add000075/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.196     5.948    conv/add000071/reg_out_reg[21][0]
    SLICE_X116Y530       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     6.047 r  conv/add000071/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.072    conv/add000075/reg_out_reg[21]_0[0]
    SLICE_X116Y530       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.256 r  conv/add000075/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.134     6.390    reg_out/a[21]
    SLICE_X115Y530       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     6.425 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.232     6.657    reg_out/reg_out[21]_i_1_n_0
    SLICE_X115Y529       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.915     4.915 r  
    AP13                                              0.000     4.915 r  clk (IN)
                         net (fo=0)                   0.000     4.915    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.260 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.260    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.260 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.547    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.571 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1262, routed)        0.922     6.493    reg_out/clk_IBUF_BUFG
    SLICE_X115Y529       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.348     6.840    
                         clock uncertainty           -0.035     6.805    
    SLICE_X115Y529       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.731    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 demux/genblk1[53].z_reg[53][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.457ns period=4.915ns})
  Destination:            genblk1[53].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.457ns period=4.915ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.917ns (routing 0.155ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.171ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1262, routed)        0.917     1.573    demux/clk_IBUF_BUFG
    SLICE_X114Y523       FDRE                                         r  demux/genblk1[53].z_reg[53][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y523       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.634 r  demux/genblk1[53].z_reg[53][0]/Q
                         net (fo=1, routed)           0.067     1.701    genblk1[53].reg_in/D[0]
    SLICE_X114Y524       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1262, routed)        1.075     2.021    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X114Y524       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.397     1.624    
    SLICE_X114Y524       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.686    genblk1[53].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.457 }
Period(ns):         4.915
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.915       3.625      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.457       2.182      SLICE_X115Y514  demux/genblk1[55].z_reg[55][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.457       2.182      SLICE_X115Y513  demux/genblk1[55].z_reg[55][0]/C



