1 -299 -300  71101 3300  0 0
2 -299 3300  71101 6900  0 0
3 -299 6900  70801 10500  0 0
4 -299 10500  70501 14100  0 0
5 -299 14100  70501 17700  0 0
6 -299 17700  71101 21300  0 0
7 -299 21300  71101 24900  0 0
8 -299 24900  70801 28500  0 0
9 -299 28500  71101 32100  0 0
10 -299 32100  70501 35700  0 0
11 -299 35700  70501 39300  0 0
12 -299 39300  70201 42900  0 0
13 -299 42900  70501 46500  0 0
14 -299 46500  71101 50100  0 0
15 -299 50100  70501 53700  0 0
16 -299 53700  70501 57300  0 0
17 -299 57300  70201 60900  0 0
18 -299 60900  70501 64500  0 0
19 -299 64500  71101 68100  0 0
twpin_Cin[5] 21601 -1200  21901 -600  0 -3
twpin_Cin[4] 25801 -1200  26101 -600  0 -3
twpin_Cin[3] 27901 -1200  28201 -600  0 -3
twpin_Cin[2] 28561 -1200  28861 -600  0 -3
twpin_Cin[1] 29221 -1200  29521 -600  0 -3
twpin_Cin[0] 31201 -1200  31501 -600  0 -3
twpin_Rdy -1199 52920  -599 53220  7 -1
twpin_Vld 60601 68400  60901 69000  3 -4
twpin_Xin[3] -1199 52260  -599 52560  7 -1
twpin_Xin[2] -1199 51600  -599 51900  7 -1
twpin_Xin[1] -1199 44400  -599 44700  7 -1
twpin_Xin[0] -1199 41100  -599 41400  7 -1
twpin_Xout[3] 63421 68400  63721 69000  3 -4
twpin_Xout[2] 62761 68400  63061 69000  3 -4
twpin_Xout[1] 62101 68400  62401 69000  3 -4
twpin_Xout[0] 61261 68400  61561 69000  3 -4
twpin_Yin[3] 71401 18600  72001 18900  6 -2
twpin_Yin[2] 71401 54600  72001 54900  6 -2
twpin_Yin[1] 71401 55260  72001 55560  6 -2
twpin_Yin[0] 71401 59700  72001 60000  6 -2
twpin_Yout[3] 69301 68400  69601 69000  3 -4
twpin_Yout[2] 68101 68400  68401 69000  3 -4
twpin_Yout[1] 64741 68400  65041 69000  3 -4
twpin_Yout[0] 64081 68400  64381 69000  3 -4
twpin_clk 59701 68400  60001 69000  3 -4
