# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Feb 17 11:44:00 2011
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: uranus, OS Version: WindowsNT 6.1.7600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Batch File Name: pasde.do
# Did File Name: F:/TDP4/TRUNK/CIRCUIT/s08/allegro/specctra.did
# Current time = Thu Feb 17 11:44:00 2011
# PCB F:/TDP4/TRUNK/CIRCUIT/s08/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2090.0000 ylo=-1380.0000 xhi=2090.0000 yhi=1265.0000
# Total 8 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 17, Images Processed 25, Padstacks Processed 8
# Nets Processed 48, Net Terminals 129
# PCB Area=8740000.000  EIC=10  Area/EIC=874000.000  SMDs=11
# Total Pin Count: 152
# Signal Connections Created 81
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 81
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 105581.4500 Horizontal 77520.2130 Vertical 28061.2370
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 105581.4500 Horizontal 76422.8300 Vertical 29158.6200
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Adraen/AppData/Local/Temp/#Taaaaad04364.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Feb 17 11:44:04 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 81
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 105581.4500 Horizontal 77520.2130 Vertical 28061.2370
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 105581.4500 Horizontal 76422.8300 Vertical 29158.6200
# Attempts 2 Successes 2 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 79
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    2.47
# Manhattan Length 105581.4500 Horizontal 77520.2130 Vertical 28061.2370
# Routed Length 510.0000 Horizontal 356.0000 Vertical 154.0000
# Ratio Actual / Manhattan   0.0048
# Unconnected Length 105225.4500 Horizontal 76066.8300 Vertical 29158.6200
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Bus successful, 2 of 2 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Thu Feb 17 11:44:04 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 79
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    2.47
# Manhattan Length 105581.4500 Horizontal 77520.2130 Vertical 28061.2370
# Routed Length 510.0000 Horizontal 356.0000 Vertical 154.0000
# Ratio Actual / Manhattan   0.0048
# Unconnected Length 105225.4500 Horizontal 76066.8300 Vertical 29158.6200
# Start Route Pass 1 of 25
# Routing 57 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 57, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 57 Successes 57 Failures 0 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 22 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 82 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 15 (Cross: 15, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 70 Successes 70 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.7414
# End Pass 2 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 75 Successes 75 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.8000
# End Pass 3 of 25
# 0 bend points have been removed.
# 3 bend points have been removed.
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 11 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 11 Successes 11 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Start Route Pass 5 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 4 Total Vias 28
# Percent Connected   72.84
# Manhattan Length 106710.0500 Horizontal 77779.7650 Vertical 28930.2850
# Routed Length 43095.7500 Horizontal 27027.7700 Vertical 16067.9800
# Ratio Actual / Manhattan   0.4039
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:07 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 4 Total Vias 28
# Percent Connected   72.84
# Manhattan Length 106710.0500 Horizontal 77779.7650 Vertical 28930.2850
# Routed Length 43095.7500 Horizontal 27027.7700 Vertical 16067.9800
# Ratio Actual / Manhattan   0.4039
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 104 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 80 Successes 80 Failures 0 Vias 23
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 106 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 4 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106312.9800 Horizontal 78123.1460 Vertical 28189.8340
# Routed Length 42238.2600 Horizontal 26668.5200 Vertical 15569.7400
# Ratio Actual / Manhattan   0.3973
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:08 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 4 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106312.9800 Horizontal 78123.1460 Vertical 28189.8340
# Routed Length 42238.2600 Horizontal 26668.5200 Vertical 15569.7400
# Ratio Actual / Manhattan   0.3973
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 4 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106312.9800 Horizontal 78123.1460 Vertical 28189.8340
# Routed Length 42238.2600 Horizontal 26668.5200 Vertical 15569.7400
# Ratio Actual / Manhattan   0.3973
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:09 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 4 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106312.9800 Horizontal 78123.1460 Vertical 28189.8340
# Routed Length 42238.2600 Horizontal 26668.5200 Vertical 15569.7400
# Ratio Actual / Manhattan   0.3973
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 84 Successes 84 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 106 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106296.8900 Horizontal 78114.6160 Vertical 28182.2740
# Routed Length 42060.3300 Horizontal 26739.6500 Vertical 15320.6800
# Ratio Actual / Manhattan   0.3957
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:11 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106296.8900 Horizontal 78114.6160 Vertical 28182.2740
# Routed Length 42060.3300 Horizontal 26739.6500 Vertical 15320.6800
# Ratio Actual / Manhattan   0.3957
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106296.8900 Horizontal 78114.6160 Vertical 28182.2740
# Routed Length 42060.3300 Horizontal 26739.6500 Vertical 15320.6800
# Ratio Actual / Manhattan   0.3957
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:11 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 21
# Percent Connected   72.84
# Manhattan Length 106296.8900 Horizontal 78114.6160 Vertical 28182.2740
# Routed Length 42060.3300 Horizontal 26739.6500 Vertical 15320.6800
# Ratio Actual / Manhattan   0.3957
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 84 Successes 84 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 81 Successes 81 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106125.0000 Horizontal 77765.5880 Vertical 28359.4120
# Routed Length 42366.2800 Horizontal 26345.9400 Vertical 16020.3400
# Ratio Actual / Manhattan   0.3992
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:13 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106125.0000 Horizontal 77765.5880 Vertical 28359.4120
# Routed Length 42366.2800 Horizontal 26345.9400 Vertical 16020.3400
# Ratio Actual / Manhattan   0.3992
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106125.0000 Horizontal 77765.5880 Vertical 28359.4120
# Routed Length 42366.2800 Horizontal 26345.9400 Vertical 16020.3400
# Ratio Actual / Manhattan   0.3992
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:14 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106125.0000 Horizontal 77765.5880 Vertical 28359.4120
# Routed Length 42366.2800 Horizontal 26345.9400 Vertical 16020.3400
# Ratio Actual / Manhattan   0.3992
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106243.7600 Horizontal 77833.2810 Vertical 28410.4790
# Routed Length 42309.0400 Horizontal 26317.4400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3982
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:15 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106243.7600 Horizontal 77833.2810 Vertical 28410.4790
# Routed Length 42309.0400 Horizontal 26317.4400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3982
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106243.7600 Horizontal 77833.2810 Vertical 28410.4790
# Routed Length 42309.0400 Horizontal 26317.4400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3982
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:16 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106243.7600 Horizontal 77833.2810 Vertical 28410.4790
# Routed Length 42309.0400 Horizontal 26317.4400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3982
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 100 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 84 Successes 84 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 102 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:17 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:18 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:20 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:21 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:22 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:23 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:24 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:25 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:26 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:27 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:28 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:29 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:31 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:31 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:33 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:34 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:35 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:36 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:37 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:38 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:40 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:41 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:42 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:43 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:44 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:45 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:46 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:47 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:48 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:49 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:50 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:51 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   20|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 67|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 50 route passes.
# Current time = Thu Feb 17 11:44:52 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   20|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 67|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 68|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Thu Feb 17 11:44:53 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 0 Successes 0 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   20|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 67|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 68|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 69|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# <<ERROR:>> Smart Route: Design has 22 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:54 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   20|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 67|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 68|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 69|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 70|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 71|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Executing 2 clean passes.
# Current time = Thu Feb 17 11:44:56 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77823.1280 Vertical 28406.1320
# Routed Length 42294.5400 Horizontal 26302.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3981
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Start Clean Pass 1 of 2
# Routing 99 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 83 Successes 83 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 22
# Attempts 82 Successes 82 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/s08/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   79|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    57|     1|   0|   22|   11|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0|   22|   22|    0|   0| 74|  0:00:00|  0:00:00|
# Route    |  3|     3|     0|   0|   22|   24|    0|   0| 80|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0|   22|   28|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   22|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   22|   23|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   22|   21|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   22|   21|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 19|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 20|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 21|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 22|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 23|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 24|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 25|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 26|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 27|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 28|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 29|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 30|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 31|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 32|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:01|  0:00:01|
# Clean    | 33|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   22|   20|    0|   0|   |  0:00:01|  0:00:02|
# Clean    | 67|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 68|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 69|     0|     0|   0|   22|   20|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 70|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 71|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 72|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 73|     0|     0|   0|   22|   20|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/s08/allegro\s08.dsn
# Nets 48 Connections 81 Unroutes 22
# Signal Layers 2 Power Layers 0
# Wire Junctions 27, at vias 5 Total Vias 20
# Percent Connected   72.84
# Manhattan Length 106229.2600 Horizontal 77850.7260 Vertical 28378.5340
# Routed Length 42380.5400 Horizontal 26388.9400 Vertical 15991.6000
# Ratio Actual / Manhattan   0.3990
# Unconnected Length 67991.8000 Horizontal 52345.0200 Vertical 15646.7800
# Smart Route: Smart_route finished, completion rate: 72.84.
write routes (changed_only) (reset_changed) C:/Users/Adraen/AppData/Local/Temp/#Taaaaae04364.tmp
# Routing Written to File C:/Users/Adraen/AppData/Local/Temp/#Taaaaae04364.tmp
quit
