module reg_ID(input clk, rst,
						input [56:0] pipeline_reg_output,
						input [5:0] branch_offset_imm,
						input branch_taken,
						input [2:0] reg_read_addr_1,
						input [2:0] reg_read_addr_2,
						input [2:0] decoding_op_src1,
						input [2:0] decoding_op_src2,
						
						output [56:0] pipeline_reg_output_out,
						output [5:0] branch_offset_imm_out,
						output branch_taken_out,
						output [2:0] reg_read_addr_1_out,
						output [2:0] reg_read_addr_2_out,
						output [2:0] decoding_op_src1_out,
						output [2:0] decoding_op_src2_out
						);

	@always(posedge clk,posedge rst)begin
		if(rst)