Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -7623  -424623            144     2554        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   9622                    103.928 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          144       -7623    -424623            144        2554          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          144       -7623    -424623            144        2554          0              0

Path 3:
   Slack (not met):                         -7623ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                       9447ps (42.8% logic, 57.2% route, logic stage 4)
   - Delay of the launching clock:           1003ps
   = Slack:                                 -7623ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                                   
   clk                                                             Clock net    35          (fanout=333)       1003                     -                                                                                   
   RBB_8/CLK                                                       RBB_6L        8  [TILE 0 0, RBB 19 6]          -     r            1003                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/DQ                                                        RBB_6L        8  [TILE 0 0, RBB 19 6]        800     r            1803     {inst53: $auto$ff.cc:266:slice$1792 (FDR,site=dff)}                           
   counter[27]                                                     Net          16            (fanout=2)       2408                     -                                                                                   
   RBB_10/D2                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            4211                                                                                   
   RBB_10/DMUX                                                     RBB_6L       10   [TILE 0 0, RBB 4 4]        863     r            5074     {inst8: $abc$2664$lut$aiger2663$108 (LUT,site=dluto)}                         
   $techmap2672$abc$2664$lut$aiger2663$112.A[4]                    Net          77            (fanout=1)        617                     -                                                                                   
   RBB_10/B5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            5691                                                                                   
   RBB_10/B                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        731     r            6422     {inst9: $abc$2664$lut$aiger2663$112 (LUT,site=blut)}                          
   $techmap2677$abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000.A[4]  Net          51            (fanout=1)        613                     -                                                                                   
   RBB_10/C5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            7035                                                                                   
   RBB_10/C                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        733     r            7768     {inst14: $abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000 (LUT,site=clut,cluto)} 
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)       1763                     -                                                                                   
   RBB_1/CE                                                        IOB           1  [TILE 0 0, RBB 31 6]          -     r            9531     {inst62: LED_OUT (FDE)} {(output_port) inst58: g_58_LED_obuf (IO)}            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_1/CLK                                                       IOB           1  [TILE 0 0, RBB 31 6]        919     r           10450                                                                                   
   clk                                                             Clock net    35          (fanout=333)       -977                     -                                                                                   
   clk                                                             CLOCK-PORT    -                     -    capture     r            9473                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -7319ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            881ps
   - Clock uncertainty:                       150ps
   = Required time:                          2731ps
   - Propagation time:                       9047ps (49.2% logic, 50.8% route, logic stage 7)
   - Delay of the launching clock:           1003ps
   = Slack:                                 -7319ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                                   
   clk                                                             Clock net    35          (fanout=333)       1003                     -                                                                                   
   RBB_8/CLK                                                       RBB_6L        8  [TILE 0 0, RBB 19 6]          -     r            1003                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/DQ                                                        RBB_6L        8  [TILE 0 0, RBB 19 6]        800     r            1803     {inst53: $auto$ff.cc:266:slice$1792 (FDR,site=dff)}                           
   counter[27]                                                     Net          16            (fanout=2)       2408                     -                                                                                   
   RBB_10/D2                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            4211                                                                                   
   RBB_10/DMUX                                                     RBB_6L       10   [TILE 0 0, RBB 4 4]        863     r            5074     {inst8: $abc$2664$lut$aiger2663$108 (LUT,site=dluto)}                         
   $techmap2672$abc$2664$lut$aiger2663$112.A[4]                    Net          77            (fanout=1)        617                     -                                                                                   
   RBB_10/B5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            5691                                                                                   
   RBB_10/B                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        731     r            6422     {inst9: $abc$2664$lut$aiger2663$112 (LUT,site=blut)}                          
   $techmap2677$abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000.A[4]  Net          51            (fanout=1)        613                     -                                                                                   
   RBB_10/C5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            7035                                                                                   
   RBB_10/C                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        733     r            7768     {inst14: $abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000 (LUT,site=clut,cluto)} 
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)        955                     -                                                                                   
   RBB_2/A6                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            8723                                                                                   
   RBB_2/SRout                                                     RBB_6L        2   [TILE 0 0, RBB 1 6]          2     r            8725                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_3/SRin                                                      RBB_6L        3   [TILE 0 0, RBB 4 6]          -     r            8725                                                                                   
   RBB_3/SRout                                                     RBB_6L        3   [TILE 0 0, RBB 4 6]          2     r            8727                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_4/SRin                                                      RBB_6L        4   [TILE 0 0, RBB 7 6]          -     r            8727                                                                                   
   RBB_4/SRout                                                     RBB_6L        4   [TILE 0 0, RBB 7 6]          2     r            8729                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_5/SRin                                                      RBB_6L        5  [TILE 0 0, RBB 10 6]          -     r            8729     {<SR>inst41: $auto$ff.cc:266:slice$1780 (FDR,site=dff)}                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                       RBB_6L        5  [TILE 0 0, RBB 10 6]       1321     r           10050                                                                                   
   clk                                                             Clock net    35          (fanout=333)       -881                     -                                                                                   
   clk                                                             CLOCK-PORT    -                     -    capture     r            9169                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -7265ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            881ps
   - Clock uncertainty:                       150ps
   = Required time:                          2731ps
   - Propagation time:                       8993ps (48.9% logic, 51.1% route, logic stage 7)
   - Delay of the launching clock:           1003ps
   = Slack:                                 -7265ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                                   
   clk                                                             Clock net    35          (fanout=333)       1003                     -                                                                                   
   RBB_8/CLK                                                       RBB_6L        8  [TILE 0 0, RBB 19 6]          -     r            1003                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/DQ                                                        RBB_6L        8  [TILE 0 0, RBB 19 6]        800     r            1803     {inst53: $auto$ff.cc:266:slice$1792 (FDR,site=dff)}                           
   counter[27]                                                     Net          16            (fanout=2)       2408                     -                                                                                   
   RBB_10/D2                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            4211                                                                                   
   RBB_10/DMUX                                                     RBB_6L       10   [TILE 0 0, RBB 4 4]        863     r            5074     {inst8: $abc$2664$lut$aiger2663$108 (LUT,site=dluto)}                         
   $techmap2672$abc$2664$lut$aiger2663$112.A[4]                    Net          77            (fanout=1)        617                     -                                                                                   
   RBB_10/B5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            5691                                                                                   
   RBB_10/B                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        731     r            6422     {inst9: $abc$2664$lut$aiger2663$112 (LUT,site=blut)}                          
   $techmap2677$abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000.A[4]  Net          51            (fanout=1)        613                     -                                                                                   
   RBB_10/C5                                                       RBB_6L       10   [TILE 0 0, RBB 4 4]          -     r            7035                                                                                   
   RBB_10/C                                                        RBB_6L       10   [TILE 0 0, RBB 4 4]        733     r            7768     {inst14: $abc$2664$lut$auto$rtlil.cc:2660:NotGate$2000 (LUT,site=clut,cluto)} 
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)        955                     -                                                                                   
   RBB_2/A6                                                        RBB_6L        2   [TILE 0 0, RBB 1 6]          -     r            8723                                                                                   
   RBB_2/SRout                                                     RBB_6L        2   [TILE 0 0, RBB 1 6]          2     r            8725                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_3/SRin                                                      RBB_6L        3   [TILE 0 0, RBB 4 6]          -     r            8725                                                                                   
   RBB_3/SRout                                                     RBB_6L        3   [TILE 0 0, RBB 4 6]          2     r            8727                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_4/SRin                                                      RBB_6L        4   [TILE 0 0, RBB 7 6]          -     r            8727                                                                                   
   RBB_4/SRout                                                     RBB_6L        4   [TILE 0 0, RBB 7 6]          2     r            8729                                                                                   
   $abc$2664$auto$rtlil.cc:2660:NotGate$2000                       Net          56            (fanout=3)          0                     -                                                                                   
   RBB_5/SRin                                                      RBB_6L        5  [TILE 0 0, RBB 10 6]          -     r            8729     {<SR>inst40: $auto$ff.cc:266:slice$1779 (FDR,site=cff)}                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                                       RBB_6L        5  [TILE 0 0, RBB 10 6]       1267     r            9996                                                                                   
   clk                                                             Clock net    35          (fanout=333)       -881                     -                                                                                   
   clk                                                             CLOCK-PORT    -                     -    capture     r            9115                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2554ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            951ps
   + Propagation time:                       2754ps (65.6% logic, 34.4% route, logic stage 1)
   - Delay of the capturing clock:           1001ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2554ps

   Instance/Pin or Net Name   Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                  
   clk                        Clock net    35          (fanout=333)        951                     -                                                                                                                                                  
   RBB_6/CLK                  RBB_6L        6  [TILE 0 0, RBB 13 6]          -     r             951                                                                                                                                                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CQ                   RBB_6L        6  [TILE 0 0, RBB 13 6]        800     r            1751     {inst44: $auto$ff.cc:266:slice$1783 (FDR,site=cff)}                                                                                          
   counter[18]                Net           7            (fanout=2)        946                     -                                                                                                                                                  
   RBB_6/C1                   RBB_6L        6  [TILE 0 0, RBB 13 6]          -     r            2697     {inst21: $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4 (CARRY4)} {inst44: $auto$ff.cc:266:slice$1783 (FDR,site=cff)} 
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                  RBB_6L        6  [TILE 0 0, RBB 13 6]       1008     r            3705                                                                                                                                                  
   clk                        Clock net    35          (fanout=333)      -1001                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                     -    capture     r            2704                                                                                                                                                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2555ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            949ps
   + Propagation time:                       2755ps (65.6% logic, 34.4% route, logic stage 1)
   - Delay of the capturing clock:            999ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2555ps

   Instance/Pin or Net Name   Type         ID   Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                    -     launch     r               0                                                                                                                                                  
   clk                        Clock net    35         (fanout=333)        949                     -                                                                                                                                                  
   RBB_2/CLK                  RBB_6L        2  [TILE 0 0, RBB 1 6]          -     r             949                                                                                                                                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_2/CQ                   RBB_6L        2  [TILE 0 0, RBB 1 6]        800     r            1749     {inst28: $auto$ff.cc:266:slice$1767 (FDR,site=cff)}                                                                                          
   counter[2]                 Net          23           (fanout=2)        947                     -                                                                                                                                                  
   RBB_2/C3                   RBB_6L        2  [TILE 0 0, RBB 1 6]          -     r            2696     {inst17: $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst28: $auto$ff.cc:266:slice$1767 (FDR,site=cff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_2/CLK                  RBB_6L        2  [TILE 0 0, RBB 1 6]       1008     r            3704                                                                                                                                                  
   clk                        Clock net    35         (fanout=333)       -999                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                    -    capture     r            2705                                                                                                                                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2565ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            955ps
   + Propagation time:                       2770ps (65.3% logic, 34.7% route, logic stage 1)
   - Delay of the capturing clock:           1010ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2565ps

   Instance/Pin or Net Name   Type         ID   Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                    -     launch     r               0                                                                                                                                                  
   clk                        Clock net    35         (fanout=333)        955                     -                                                                                                                                                  
   RBB_4/CLK                  RBB_6L        4  [TILE 0 0, RBB 7 6]          -     r             955                                                                                                                                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CQ                   RBB_6L        4  [TILE 0 0, RBB 7 6]        800     r            1755     {inst36: $auto$ff.cc:266:slice$1775 (FDR,site=cff)}                                                                                          
   counter[10]                Net          31           (fanout=2)        962                     -                                                                                                                                                  
   RBB_4/C1                   RBB_6L        4  [TILE 0 0, RBB 7 6]          -     r            2717     {inst19: $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[2].genblk1.carry4 (CARRY4)} {inst36: $auto$ff.cc:266:slice$1775 (FDR,site=cff)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                  RBB_6L        4  [TILE 0 0, RBB 7 6]       1008     r            3725                                                                                                                                                  
   clk                        Clock net    35         (fanout=333)      -1010                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                    -    capture     r            2715                                                                                                                                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













