irun: 15.20-s002: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s002: Started on Oct 05, 2017 at 13:59:52 BST
irun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	design.sv
	testbench.sv
	Top level design units:
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loading snapshot worklib.top:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /incisiv/15.20/tools/inca/files/ncsimrc
ncsim> run
data consumed :  x at time =                    0
data consumed :  1 at time =                   10
data consumed :  2 at time =                   20
data consumed :  3 at time =                   30
data consumed :  4 at time =                   40
data consumed :  5 at time =                   50
data consumed :  6 at time =                   60
data consumed :  7 at time =                   70
data consumed :  8 at time =                   80
Simulation complete via $finish(1) at time 90 NS + 1
./testbench.sv:154         $finish;
ncsim> exit
TOOL:	irun	15.20-s002: Exiting on Oct 05, 2017 at 13:59:54 BST  (total: 00:00:02)
