#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 19 20:29:26 2021
# Process ID: 27092
# Current directory: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple
# Command line: vivado.exe -mode batch -source ./setup_project.tcl
# Log file: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/vivado.log
# Journal file: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple\vivado.jou
#-----------------------------------------------------------
source ./setup_project.tcl
# set outputdir "./generated"
# set projectName "Final Project Mapple"
# set topLevelModuleName "mapple_top" 
# set topLevelTestbenchModuleName ""
# set simulationTestbench "./mapple_testbench.vhd"
# set generateBitStream "true"
# set fpgaPart "xc7a35tcpg236-1"
# set constraintsFile "./Basys3_Master.xdc"
# if { [file isdirectory "$outputdir"] } {
#     # if the directory exists, make sure it is empty
#     puts "$outputdir exists! Emptying it! --------------------------"
#     set files [glob -nocomplain "$outputdir/*"]
#     if {[llength $files] != 0} {
#         # clear folder contents if not empty
#         puts "deleting contents of $outputdir ----------------------"
#         file delete -force {*}[glob -directory $outputdir *]; 
# 
#         # clean up any log and jou files
#         file delete -force {*}[glob *.backup.log *.backup.jou ]
#     }
# } else {
#     # make the output folder since it does not exist
#     file mkdir "$outputdir"   
# }
./generated exists! Emptying it! --------------------------
deleting contents of ./generated ----------------------
# puts "Creating project inside $outputdir --------------------------"
Creating project inside ./generated --------------------------
# create_project -part $fpgaPart $projectName $outputdir
# if {$simulationTestbench ne ""} {
#     add_files -fileset sim_1 $simulationTestbench
# }
# add_files [glob ./*.vhd ./kybd/*.vhd ./font_gen/*.vhd ./vga/*.vhd]
# add_files -fileset constrs_1 $constraintsFile
# set_property top $topLevelModuleName [current_fileset]
# if {$topLevelTestbenchModuleName ne ""} {
#     set_property top $topLevelTestbenchModuleName [get_fileset sim_1]
# }
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# if {$topLevelTestbenchModuleName ne ""} {
#     puts "\n\nLaunching Simulation ----------------------------------------"
#     # set_property runtime {$simulationTimeNS} [get_filesets sim_1]
#     launch_simulation -simset sim_1 -mode behavioral
# }
# if { $generateBitStream eq "true" } {
#     puts "\n\nLaunching Synthesis ----------------------------------------"
#     launch_runs synth_1
#     wait_on_run synth_1
# 
# 
#     # Run implementation and generate bitstream
#     set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
#     launch_runs impl_1 -to_step write_bitstream 
#     wait_on_run impl_1
# }


Launching Synthesis ----------------------------------------
[Wed May 19 20:29:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/synth_1/runme.log
[Wed May 19 20:29:33 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log mapple_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mapple_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mapple_top.tcl -notrace
Command: synth_design -top mapple_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mapple_top' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:56]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mapple' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:18' bound to instance 'mappleem1' of component 'mapple' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'mapple' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:28]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mapple_decoder' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:17' bound to instance 'mappledec' of component 'mapple_decoder' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:96]
INFO: [Synth 8-638] synthesizing module 'mapple_decoder' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:25]
WARNING: [Synth 8-614] signal 'aluop_wire' is read in the process but is not in the sensitivity list [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mapple_decoder' (1#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_control_unit.vhd:25]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:16' bound to instance 'mappledatapath' of component 'datapath' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:99]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:27]
	Parameter width bound to: 8 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mux2.vhd:13' bound to instance 'outputmux' of component 'mux2' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mux2.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mux2.vhd:20]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mapple_RAM' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_main_memory.vhd:18' bound to instance 'main_memory' of component 'Mapple_RAM' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Mapple_RAM' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_main_memory.vhd:30]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mapple_RAM' (3#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_main_memory.vhd:30]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mapple_alu' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:37' bound to instance 'main_alu' of component 'mapple_alu' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:82]
INFO: [Synth 8-638] synthesizing module 'mapple_alu' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:47]
	Parameter width bound to: 8 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shift' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:19' bound to instance 'highorder_shifter' of component 'shift' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:70]
INFO: [Synth 8-638] synthesizing module 'shift' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'shift' (4#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'shift' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:19' bound to instance 'h_shifter' of component 'shift' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:71]
INFO: [Synth 8-226] default block is never used [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'mapple_alu' (5#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_alu.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'datapath' (6#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_datapath.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mapple' (7#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple.vhd:28]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:28' bound to instance 'keybrd' of component 'ps2_keyboard_to_ascii' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:40]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
WARNING: [Synth 8-3819] Generic 'width' not present in instantiated entity will be ignored [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:177]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:34' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:46]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:75]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (8#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (9#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (10#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/ps2_keyboard_to_ascii.vhd:40]
INFO: [Synth 8-638] synthesizing module 'display_hex' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/display_hex.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (11#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/kybd/display_hex.vhd:16]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/vga/vga_sync.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (12#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/vga/vga_sync.vhd:16]
INFO: [Synth 8-638] synthesizing module 'font_gen' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_gen.vhd:22]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_rom.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (13#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_rom.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'font_gen' (14#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/font_gen/font_gen.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mapple_top' (15#1) [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/mapple_top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mapple_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mapple_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1747.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mapple_decoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           read_or_start |                             0000 |                             0111
                   start |                             0001 |                             0110
               load_word |                             0010 |                             1000
                      h0 |                             0011 |                             0000
                      h1 |                             0100 |                             0001
                      h2 |                             0101 |                             0010
                      h3 |                             0110 |                             0011
                      h4 |                             0111 |                             0100
                      h5 |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mapple_decoder'
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/shift.vhd:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 260   
	                7 Bit    Registers := 2410  
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 65    
	   8 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 276   
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 4     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	  34 Input    7 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 8     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 1     
	  33 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 739   
	   9 Input    1 Bit        Muxes := 2     
	  32 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design mapple_top__GC0 has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/highorder_shifter /\c_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_alu/h_shifter /\c_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[255][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[254][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[253][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[252][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[251][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[250][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[249][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[248][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[247][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[246][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[245][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[244][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[243][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[242][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[241][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[240][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[239][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[238][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[237][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[236][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[235][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[234][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[233][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[232][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[231][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[230][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[229][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[228][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[227][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[226][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[225][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[224][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[223][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[222][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[221][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[220][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[219][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[218][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[217][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[216][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[215][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[214][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[213][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[212][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[211][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[210][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[209][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[208][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[207][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[206][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[205][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[204][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[203][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[202][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[201][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[200][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[199][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[198][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[197][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[196][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[195][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[194][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[193][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[192][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[191][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[190][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[189][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mappleem1/mappledatapath/main_memory /\RAM_reg[188][7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0__2' (FDE) to 'hash_output_signal_cache_reg[28]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0__1' (FDE) to 'hash_output_signal_cache_reg[29]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0__0' (FDE) to 'hash_output_signal_cache_reg[30]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7]0' (FDE) to 'hash_output_signal_cache_reg[31]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0__2' (FDE) to 'hash_output_signal_cache_reg[24]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0__1' (FDE) to 'hash_output_signal_cache_reg[25]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0__0' (FDE) to 'hash_output_signal_cache_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6]0' (FDE) to 'hash_output_signal_cache_reg[27]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0__2' (FDE) to 'hash_output_signal_cache_reg[20]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0__1' (FDE) to 'hash_output_signal_cache_reg[21]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0__0' (FDE) to 'hash_output_signal_cache_reg[22]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5]0' (FDE) to 'hash_output_signal_cache_reg[23]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0__2' (FDE) to 'hash_output_signal_cache_reg[16]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0__1' (FDE) to 'hash_output_signal_cache_reg[17]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0__0' (FDE) to 'hash_output_signal_cache_reg[18]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4]0' (FDE) to 'hash_output_signal_cache_reg[19]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0__2' (FDE) to 'hash_output_signal_cache_reg[12]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0__1' (FDE) to 'hash_output_signal_cache_reg[13]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0__0' (FDE) to 'hash_output_signal_cache_reg[14]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3]0' (FDE) to 'hash_output_signal_cache_reg[15]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0__2' (FDE) to 'hash_output_signal_cache_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0__1' (FDE) to 'hash_output_signal_cache_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0__0' (FDE) to 'hash_output_signal_cache_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2]0' (FDE) to 'hash_output_signal_cache_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0__2' (FDE) to 'hash_output_signal_cache_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0__1' (FDE) to 'hash_output_signal_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0__0' (FDE) to 'hash_output_signal_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1]0' (FDE) to 'hash_output_signal_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[7][4]' (FD) to 'vga_table_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[6][4]' (FD) to 'vga_table_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[5][4]' (FD) to 'vga_table_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[4][4]' (FD) to 'vga_table_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[3][4]' (FD) to 'vga_table_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[2][4]' (FD) to 'vga_table_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[1][4]' (FD) to 'vga_table_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'vga_table_reg[0][4]' (FD) to 'vga_table_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'key_buf_reg[15]' (FDE) to 'key_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[16]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[20]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[24]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[8]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[12]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[17]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[21]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[5]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[25]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[9]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[13]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[18]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[22]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[6]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[26]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[10]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[14]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[19]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[23]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[7]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[11]'
INFO: [Synth 8-3886] merging instance 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[11]' (FDE) to 'mappleem1/mappledatapath/main_alu/highorder_cache_reg[15]'
WARNING: [Synth 8-3332] Sequential element (c_reg[31]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[30]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[29]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[28]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[27]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[26]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[25]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[24]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[23]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[22]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[21]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[20]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[19]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[18]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[17]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[16]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[15]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[14]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[13]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[12]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[11]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[10]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[9]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[6]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[5]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[4]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[2]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[1]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module shift__1.
WARNING: [Synth 8-3332] Sequential element (c_reg[31]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[30]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[29]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[28]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[27]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[26]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[25]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[24]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[23]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[22]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[21]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[20]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[19]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[18]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[17]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[16]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[15]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[14]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[13]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[12]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[11]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[10]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[9]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[8]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[7]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[6]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[5]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[4]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[3]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[2]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[1]) is unused and will be removed from module shift.
WARNING: [Synth 8-3332] Sequential element (c_reg[0]) is unused and will be removed from module shift.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:54 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:03:01 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-1948.0/oG. 3.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:29 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance font_gen_uniti_4/font_gen_unit/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:03:34 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance font_gen_unit/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:44 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:05 ; elapsed = 00:03:47 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:05 ; elapsed = 00:03:47 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    32|
|3     |LUT1     |     8|
|4     |LUT2     |   274|
|5     |LUT3     |   575|
|6     |LUT4     |   265|
|7     |LUT5     |   634|
|8     |LUT6     |  7960|
|9     |MUXF7    |  2137|
|10    |MUXF8    |   261|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    61|
|13    |FDPE     |     3|
|14    |FDRE     | 19243|
|15    |FDSE     |     2|
|16    |IBUF     |    16|
|17    |OBUF     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:33 ; elapsed = 00:03:41 . Memory (MB): peak = 1747.191 ; gain = 734.023
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:48 . Memory (MB): peak = 1747.191 ; gain = 734.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1747.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:15 ; elapsed = 00:03:59 . Memory (MB): peak = 1747.191 ; gain = 734.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/synth_1/mapple_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mapple_top_utilization_synth.rpt -pb mapple_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 19 20:33:41 2021...
[Wed May 19 20:33:44 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:11 . Memory (MB): peak = 1013.238 ; gain = 0.000
[Wed May 19 20:33:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/runme.log
[Wed May 19 20:33:44 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log mapple_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mapple_top.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mapple_top.tcl -notrace
Command: link_design -top mapple_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1013.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1013.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.602 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1013.602 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 100d75eba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.434 ; gain = 284.832

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182ddf5d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.909 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182ddf5d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2353fd293

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2353fd293

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2353fd293

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2353fd293

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              10  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1504.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 92a15ac7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1504.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 85aa9f2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1632.578 ; gain = 0.000
Ending Power Optimization Task | Checksum: 85aa9f2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1632.578 ; gain = 128.480

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 85aa9f2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.578 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1632.578 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 77f2433f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1632.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1632.578 ; gain = 618.977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1632.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mapple_top_drc_opted.rpt -pb mapple_top_drc_opted.pb -rpx mapple_top_drc_opted.rpx
Command: report_drc -file mapple_top_drc_opted.rpt -pb mapple_top_drc_opted.pb -rpx mapple_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__12) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__14) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__18) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__22) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__29) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1632.578 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6fbd75d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1632.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18b3c41b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f386c4c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f386c4c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.578 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f386c4c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20a8bedf5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 87 LUTNM shape to break, 167 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 34, two critical 53, total 87, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 163 nets or cells. Created 87 new cells, deleted 76 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1632.578 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           87  |             76  |                   163  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           87  |             76  |                   163  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 99c41fbf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 1632.578 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17d915070

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1632.578 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17d915070

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: afc9b272

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1164cf7e2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7ea9d26d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 61f40d22

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 87b76881

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18742a1db

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18c4b550f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: aa7a3b16

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20a3e9c2f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1632.578 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20a3e9c2f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1632.578 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a69ddc0e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.029 | TNS=-53118.161 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b2e97a7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1654.070 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d9bf5534

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1654.070 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a69ddc0e

Time (s): cpu = 00:01:47 ; elapsed = 00:01:14 . Memory (MB): peak = 1654.070 ; gain = 21.492
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.699. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b9c2f184

Time (s): cpu = 00:02:03 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492
Phase 4.1 Post Commit Optimization | Checksum: 1b9c2f184

Time (s): cpu = 00:02:03 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b9c2f184

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b9c2f184

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1654.070 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 163fed573

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 163fed573

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492
Ending Placer Task | Checksum: 125b706c8

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 1654.070 ; gain = 21.492
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:07 ; elapsed = 00:01:29 . Memory (MB): peak = 1654.070 ; gain = 21.492
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1654.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mapple_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1654.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mapple_top_utilization_placed.rpt -pb mapple_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mapple_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1654.070 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1672.680 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.699 | TNS=-48437.993 |
Phase 1 Physical Synthesis Initialization | Checksum: 6a51d40d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.793 ; gain = 6.113
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.699 | TNS=-48437.993 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 6a51d40d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.793 ; gain = 6.113

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.699 | TNS=-48437.993 |
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf_reg[9,_n_0_3][0].  Did not re-place instance font_gen_unit/screen_buf_reg[9,3][0]
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf_reg[9,_n_0_3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/x_reg_n_0_[1].  Did not re-place instance font_gen_unit/x_reg[1]
INFO: [Physopt 32-702] Processed net font_gen_unit/x_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net font_gen_unit/screen_buf[0,9][6]_i_5_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0.  Did not re-place instance font_gen_unit/screen_buf[0,3][6]_i_2
INFO: [Physopt 32-710] Processed net vga_sync_unit/x_reg[0]_28[0]. Critical path length was reduced through logic transformation on cell vga_sync_unit/screen_buf[9,3][6]_i_1_comp.
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.684 | TNS=-48449.907 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[76,_n_0_11][0].  Re-placed instance font_gen_unit/screen_buf_reg[76,11][0]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[76,_n_0_11][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.684 | TNS=-48448.772 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[76,_n_0_11][5].  Re-placed instance font_gen_unit/screen_buf_reg[76,11][5]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[76,_n_0_11][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-48447.637 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[23,_n_0_3][0].  Re-placed instance font_gen_unit/screen_buf_reg[23,3][0]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[23,_n_0_3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-48447.597 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[23,_n_0_3][4].  Re-placed instance font_gen_unit/screen_buf_reg[23,3][4]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[23,_n_0_3][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-48447.553 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[23,_n_0_3][5].  Re-placed instance font_gen_unit/screen_buf_reg[23,3][5]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[23,_n_0_3][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-48447.513 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[29,_n_0_11][0].  Re-placed instance font_gen_unit/screen_buf_reg[29,11][0]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[29,_n_0_11][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-48447.320 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[29,_n_0_11][1].  Re-placed instance font_gen_unit/screen_buf_reg[29,11][1]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[29,_n_0_11][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.676 | TNS=-48447.131 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[29,_n_0_11][2].  Re-placed instance font_gen_unit/screen_buf_reg[29,11][2]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[29,_n_0_11][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.669 | TNS=-48446.942 |
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf_reg[44,_n_0_11][2].  Did not re-place instance font_gen_unit/screen_buf_reg[44,11][2]
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf_reg[44,_n_0_11][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net font_gen_unit/screen_buf[0,9][6]_i_6_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_2.  Did not re-place instance font_gen_unit/screen_buf[0,11][6]_i_2
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.669 | TNS=-48418.384 |
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0].  Did not re-place instance font_gen_unit/screen_buf_reg[54,3][0]
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net font_gen_unit/screen_buf[0,9][6]_i_5_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0.  Did not re-place instance font_gen_unit/screen_buf[0,3][6]_i_2
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net font_gen_unit/screen_buf[0,9][6]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0.  Did not re-place instance font_gen_unit/screen_buf[0,9][6]_i_6
INFO: [Physopt 32-81] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.659 | TNS=-48435.842 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[27,_n_0_23][2].  Re-placed instance font_gen_unit/screen_buf_reg[27,23][2]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[27,_n_0_23][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.659 | TNS=-48435.610 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[27,_n_0_23][5].  Re-placed instance font_gen_unit/screen_buf_reg[27,23][5]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[27,_n_0_23][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.659 | TNS=-48435.373 |
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0].  Did not re-place instance font_gen_unit/screen_buf_reg[54,3][0]
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/x_reg_n_0_[1].  Did not re-place instance font_gen_unit/x_reg[1]
INFO: [Physopt 32-702] Processed net font_gen_unit/x_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0.  Did not re-place instance font_gen_unit/screen_buf[0,3][6]_i_2
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0.  Did not re-place instance font_gen_unit/screen_buf[0,9][6]_i_6
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y[31]_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net font_gen_unit/y[31]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.534 | TNS=-46332.614 |
INFO: [Physopt 32-735] Processed net font_gen_unit/y[31]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.892 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][1].  Re-placed instance font_gen_unit/screen_buf_reg[21,1][1]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.805 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][2].  Re-placed instance font_gen_unit/screen_buf_reg[21,1][2]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.717 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][3].  Re-placed instance font_gen_unit/screen_buf_reg[21,1][3]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.630 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][6].  Re-placed instance font_gen_unit/screen_buf_reg[21,1][6]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[21,_n_0_1][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.543 |
INFO: [Physopt 32-702] Processed net font_gen_unit/y[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y_reg[29]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,8][6]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/x_reg[28]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[54,3].  Did not re-place instance font_gen_unit/screen_buf[54,3][6]_i_1
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[54,3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.543 |
Phase 3 Critical Path Optimization | Checksum: 6a51d40d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1686.293 ; gain = 13.613

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.444 | TNS=-44820.543 |
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0].  Did not re-place instance font_gen_unit/screen_buf_reg[54,3][0]
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/x_reg_n_0_[1].  Did not re-place instance font_gen_unit/x_reg[1]
INFO: [Physopt 32-702] Processed net font_gen_unit/x_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net font_gen_unit/screen_buf[0,9][6]_i_5_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0.  Did not re-place instance font_gen_unit/screen_buf[0,3][6]_i_2
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0.  Did not re-place instance font_gen_unit/screen_buf[0,9][6]_i_6
INFO: [Physopt 32-81] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.437 | TNS=-44813.383 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][2].  Re-placed instance font_gen_unit/screen_buf_reg[34,28][2]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.437 | TNS=-44813.136 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][3].  Re-placed instance font_gen_unit/screen_buf_reg[34,28][3]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.437 | TNS=-44812.892 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][4].  Re-placed instance font_gen_unit/screen_buf_reg[34,28][4]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.437 | TNS=-44812.645 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][5].  Re-placed instance font_gen_unit/screen_buf_reg[34,28][5]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.437 | TNS=-44812.397 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][6].  Re-placed instance font_gen_unit/screen_buf_reg[34,28][6]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[34,_n_0_28][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.434 | TNS=-44812.154 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[10,_n_0_28][0].  Re-placed instance font_gen_unit/screen_buf_reg[10,28][0]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[10,_n_0_28][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.434 | TNS=-44811.968 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[10,_n_0_28][1].  Re-placed instance font_gen_unit/screen_buf_reg[10,28][1]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[10,_n_0_28][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.434 | TNS=-44811.786 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[10,_n_0_28][2].  Re-placed instance font_gen_unit/screen_buf_reg[10,28][2]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[10,_n_0_28][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.434 | TNS=-44811.601 |
INFO: [Physopt 32-663] Processed net font_gen_unit/screen_buf_reg[4,_n_0_23][0].  Re-placed instance font_gen_unit/screen_buf_reg[4,23][0]
INFO: [Physopt 32-735] Processed net font_gen_unit/screen_buf_reg[4,_n_0_23][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.431 | TNS=-44811.462 |
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0].  Did not re-place instance font_gen_unit/screen_buf_reg[54,3][0]
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf_reg[54,_n_0_3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/x_reg_n_0_[1].  Did not re-place instance font_gen_unit/x_reg[1]
INFO: [Physopt 32-702] Processed net font_gen_unit/x_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0.  Did not re-place instance font_gen_unit/screen_buf[0,3][6]_i_2
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,9][6]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0.  Did not re-place instance font_gen_unit/screen_buf[0,9][6]_i_6
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,9][6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y[31]_i_11_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y_reg[29]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/y[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[0,8][6]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net font_gen_unit/x_reg[28]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net font_gen_unit/screen_buf[54,3].  Did not re-place instance font_gen_unit/screen_buf[54,3][6]_i_1
INFO: [Physopt 32-702] Processed net font_gen_unit/screen_buf[54,3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.431 | TNS=-44811.462 |
Phase 4 Critical Path Optimization | Checksum: 6a51d40d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1686.293 ; gain = 13.613
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1686.293 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.431 | TNS=-44811.462 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.268  |       3626.530  |            5  |              0  |                    29  |           0  |           2  |  00:00:12  |
|  Total          |          0.268  |       3626.530  |            5  |              0  |                    29  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1686.293 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 14736852a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1686.293 ; gain = 13.613
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.293 ; gain = 32.223
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1687.945 ; gain = 1.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bf18f92f ConstDB: 0 ShapeSum: 198ac35d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12124d35e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.441 ; gain = 47.441
Post Restoration Checksum: NetGraph: b1d37d35 NumContArr: 6f515629 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12124d35e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1744.441 ; gain = 47.441

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12124d35e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1748.004 ; gain = 51.004

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12124d35e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 1748.004 ; gain = 51.004
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ac5442e4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1781.805 ; gain = 84.805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.046 | TNS=-37377.315| WHS=-0.144 | THS=-51.654|

Phase 2 Router Initialization | Checksum: 1d908baa3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1807.586 ; gain = 110.586

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000239177 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26243
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26242
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c9389592

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6295
 Number of Nodes with overlaps = 898
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.646 | TNS=-57308.745| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f2e26c9a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.983 | TNS=-60671.729| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20a1812fd

Time (s): cpu = 00:02:08 ; elapsed = 00:01:24 . Memory (MB): peak = 1831.566 ; gain = 134.566
Phase 4 Rip-up And Reroute | Checksum: 20a1812fd

Time (s): cpu = 00:02:08 ; elapsed = 00:01:24 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ff15a79b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1831.566 ; gain = 134.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.638 | TNS=-56950.408| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12cc1289a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12cc1289a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1831.566 ; gain = 134.566
Phase 5 Delay and Skew Optimization | Checksum: 12cc1289a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d80f7f65

Time (s): cpu = 00:02:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1831.566 ; gain = 134.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.599 | TNS=-56782.068| WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 145a7afd6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1831.566 ; gain = 134.566
Phase 6 Post Hold Fix | Checksum: 145a7afd6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.2902 %
  Global Horizontal Routing Utilization  = 12.6113 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13503d440

Time (s): cpu = 00:02:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13503d440

Time (s): cpu = 00:02:13 ; elapsed = 00:01:28 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3be3845

Time (s): cpu = 00:02:15 ; elapsed = 00:01:30 . Memory (MB): peak = 1831.566 ; gain = 134.566

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.599 | TNS=-56782.068| WHS=0.048  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f3be3845

Time (s): cpu = 00:02:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1831.566 ; gain = 134.566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1831.566 ; gain = 134.566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
252 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:33 . Memory (MB): peak = 1831.566 ; gain = 143.621
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1831.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mapple_top_drc_routed.rpt -pb mapple_top_drc_routed.pb -rpx mapple_top_drc_routed.rpx
Command: report_drc -file mapple_top_drc_routed.rpt -pb mapple_top_drc_routed.pb -rpx mapple_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mapple_top_methodology_drc_routed.rpt -pb mapple_top_methodology_drc_routed.pb -rpx mapple_top_methodology_drc_routed.rpx
Command: report_methodology -file mapple_top_methodology_drc_routed.rpt -pb mapple_top_methodology_drc_routed.pb -rpx mapple_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Levi/Desktop/FP4/fp_4_mapple-em-1/Mapple/generated/Final Project Mapple.runs/impl_1/mapple_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1996.777 ; gain = 165.211
INFO: [runtcl-4] Executing : report_power -file mapple_top_power_routed.rpt -pb mapple_top_power_summary_routed.pb -rpx mapple_top_power_routed.rpx
Command: report_power -file mapple_top_power_routed.rpt -pb mapple_top_power_summary_routed.pb -rpx mapple_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
264 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.777 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mapple_top_route_status.rpt -pb mapple_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mapple_top_timing_summary_routed.rpt -pb mapple_top_timing_summary_routed.pb -rpx mapple_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mapple_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mapple_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mapple_top_bus_skew_routed.rpt -pb mapple_top_bus_skew_routed.pb -rpx mapple_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force mapple_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__12) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__14) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__15) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__16) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__18) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__22) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__29) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[4]_rep__6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/h_count_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 font_gen_unit/font_unit/addr_reg_reg has an input control pin font_gen_unit/font_unit/addr_reg_reg/ADDRARDADDR[13] (net: font_gen_unit/font_unit/ADDRARDADDR[10]) which is driven by a register (vga_sync_unit/v_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mapple_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
283 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2344.000 ; gain = 347.223
INFO: [Common 17-206] Exiting Vivado at Wed May 19 20:38:52 2021...
[Wed May 19 20:38:56 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:12 . Memory (MB): peak = 1013.238 ; gain = 0.000
# puts "\n\nImplementation done! ----------------------------------------"


Implementation done! ----------------------------------------
INFO: [Common 17-206] Exiting Vivado at Wed May 19 20:38:56 2021...
