{"vcs1":{"timestamp_begin":1738062900.905850874, "rt":0.26, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1738062901.238957880, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738062901.540782594, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738062900.677626883}
{"VCS_COMP_START_TIME": 1738062900.677626883}
{"VCS_COMP_END_TIME": 1738062901.757323888}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150344}}
