$date
	Tue Aug 03 17:45:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_tx_gate $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var reg 1 # sel $end
$scope module uut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$var wire 1 # sel $end
$var wire 1 $ sel_bar $end
$scope module inv $end
$var wire 1 % GND $end
$var wire 1 & PWR $end
$var wire 1 # inv_in $end
$var wire 1 $ inv_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
1$
0#
1"
0!
$end
#1000
0"
#2000
1"
1!
0$
1#
#4000
0!
1$
0#
#6000
1!
0$
1#
#8000
0"
0!
1$
0#
#9000
1"
#10000
1!
0$
1#
#11000
0!
0"
#12000
1"
0!
1$
0#
#14000
0"
0!
0$
1#
#15000
1!
1"
#16000
0"
0!
1$
0#
#17000
1"
#18000
0"
0!
0$
1#
#19000
1!
1"
#20000
0!
1$
0#
