set clock_constraint { \
    name clk \
    module TOPANN \
    port ap_clk \
    period 6.57895 \
    uncertainty 0.822369 \
}

set all_path {}

set false_path {}

