read -sv run_verilog_mid/adder_32b_8_73_de5e7b23adb77e2dc96df2baf74e3bec.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_73_de5e7b23adb77e2dc96df2baf74e3bec_yosys.v
