Verilator Tree Dump (format 0x3900) from <e1039> to <e1312>
     NETLIST 0x555556dc8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556dd7440 <e614> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556dd4900 <e629> {c4aq} @dt=0x555556ddcc30@(G/w1)  y [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556dd4180 <e810> {c2as} @dt=0x555556ddc680@(G/w4)  mux_4to1_Case__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556dd4300 <e303> {c3as} @dt=0x555556ddca90@(G/w2)  mux_4to1_Case__DOT__s [VSTATIC]  PORT
    1:2: VAR 0x555556dd4480 <e306> {c4aq} @dt=0x555556ddcc30@(G/w1)  mux_4to1_Case__DOT__y [VSTATIC]  PORT
    1:2: TOPSCOPE 0x555556e1f810 <e867> {c1ai}
    1:2:2: SCOPE 0x555556dd84b0 <e1038> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556dd7440]
    1:2:2:1: VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e02b60 <e875> {c4aq} @dt=0x555556ddcc30@(G/w1)  TOP->y [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4900 <e629> {c4aq} @dt=0x555556ddcc30@(G/w1)  y [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e02c30 <e880> {c2as} @dt=0x555556ddc680@(G/w4)  TOP->mux_4to1_Case__DOT__a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4180 <e810> {c2as} @dt=0x555556ddc680@(G/w4)  mux_4to1_Case__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e02d00 <e883> {c3as} @dt=0x555556ddca90@(G/w2)  TOP->mux_4to1_Case__DOT__s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4300 <e303> {c3as} @dt=0x555556ddca90@(G/w2)  mux_4to1_Case__DOT__s [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e02dd0 <e886> {c4aq} @dt=0x555556ddcc30@(G/w1)  TOP->mux_4to1_Case__DOT__y [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4480 <e306> {c4aq} @dt=0x555556ddcc30@(G/w1)  mux_4to1_Case__DOT__y [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e1f8c0 <e790> {c2as} @dt=0x555556ddc680@(G/w4)
    1:2:2:2:1: VARREF 0x555556e16000 <e787> {c2as} @dt=0x555556ddc680@(G/w4)  a [RV] <- VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e16120 <e788> {c2as} @dt=0x555556ddc680@(G/w4)  mux_4to1_Case__DOT__a [LV] => VARSCOPE 0x555556e02c30 <e880> {c2as} @dt=0x555556ddc680@(G/w4)  TOP->mux_4to1_Case__DOT__a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4180 <e810> {c2as} @dt=0x555556ddc680@(G/w4)  mux_4to1_Case__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e1f970 <e876> {c3as} @dt=0x555556ddca90@(G/w2)
    1:2:2:2:1: VARREF 0x555556e16240 <e796> {c3as} @dt=0x555556ddca90@(G/w2)  s [RV] <- VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e16360 <e797> {c3as} @dt=0x555556ddca90@(G/w2)  mux_4to1_Case__DOT__s [LV] => VARSCOPE 0x555556e02d00 <e883> {c3as} @dt=0x555556ddca90@(G/w2)  TOP->mux_4to1_Case__DOT__s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4300 <e303> {c3as} @dt=0x555556ddca90@(G/w2)  mux_4to1_Case__DOT__s [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556e1fa20 <e877> {c4aq} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:1: VARREF 0x555556e16480 <e805> {c4aq} @dt=0x555556ddcc30@(G/w1)  y [RV] <- VARSCOPE 0x555556e02b60 <e875> {c4aq} @dt=0x555556ddcc30@(G/w1)  TOP->y [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4900 <e629> {c4aq} @dt=0x555556ddcc30@(G/w1)  y [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556e165a0 <e806> {c4aq} @dt=0x555556ddcc30@(G/w1)  mux_4to1_Case__DOT__y [LV] => VARSCOPE 0x555556e02dd0 <e886> {c4aq} @dt=0x555556ddcc30@(G/w1)  TOP->mux_4to1_Case__DOT__y [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4480 <e306> {c4aq} @dt=0x555556ddcc30@(G/w1)  mux_4to1_Case__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556e1fad0 <e887> {c6af}
    1:2:2:2:1: SENTREE 0x555556e1fb80 <e194> {c6am}
    1:2:2:2:1:1: SENITEM 0x555556e1fc30 <e846> {c6at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556e166c0 <e308> {c6at} @dt=0x555556ddc680@(G/w4)  a [RV] <- VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556e1fce0 <e848> {c6ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556e167e0 <e307> {c6ao} @dt=0x555556ddca90@(G/w2)  s [RV] <- VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGN 0x555556e1fef0 <e1309#> {c8as} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1: COND 0x555556dfb6b0 <e1300#> {c8av} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:1: EQ 0x555556dfa630 <e1296#> {c8ao} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x555556dfc600 <e1156#> {c8an} @dt=0x555556ddca90@(G/w2)  2'h0
    1:2:2:2:2:1:1:2: VARREF 0x555556e17440 <e1148#> {c7ap} @dt=0x555556ddca90@(G/w2)  s [RV] <- VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: SEL 0x555556e20480 <e1297#> {c8av} @dt=0x555556ddcc30@(G/w1) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0x555556e16a20 <e322> {c8au} @dt=0x555556ddc680@(G/w4)  a [RV] <- VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0x555556e0b000 <e346> {c8aw} @dt=0x555556e08000@(G/sw2)  2'h0
    1:2:2:2:2:1:2:3: CONST 0x555556e0b100 <e532> {c8av} @dt=0x555556e08ea0@(G/w32)  32'h1
    1:2:2:2:2:1:3: COND 0x555556dfb600 <e1298#> {c9av} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:3:1: EQ 0x555556dfa790 <e1280#> {c9ao} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:3:1:1: CONST 0x555556dfc700 <e1175#> {c9an} @dt=0x555556ddca90@(G/w2)  2'h1
    1:2:2:2:2:1:3:1:2: VARREF 0x555556e17560 <e1167#> {c7ap} @dt=0x555556ddca90@(G/w2)  s [RV] <- VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:2: SEL 0x555556e20540 <e1281#> {c9av} @dt=0x555556ddcc30@(G/w1) decl[3:0]]
    1:2:2:2:2:1:3:2:1: VARREF 0x555556e16c60 <e364> {c9au} @dt=0x555556ddc680@(G/w4)  a [RV] <- VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:2:2: CONST 0x555556e0b300 <e390> {c9aw} @dt=0x555556e08000@(G/sw2)  2'h1
    1:2:2:2:2:1:3:2:3: CONST 0x555556e0b400 <e553> {c9av} @dt=0x555556e08ea0@(G/w32)  32'h1
    1:2:2:2:2:1:3:3: COND 0x555556dfb550 <e1282#> {c10av} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:3:3:1: EQ 0x555556dfa8f0 <e1264#> {c10ao} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:3:3:1:1: CONST 0x555556dfc800 <e1194#> {c10an} @dt=0x555556ddca90@(G/w2)  2'h2
    1:2:2:2:2:1:3:3:1:2: VARREF 0x555556e17680 <e1186#> {c7ap} @dt=0x555556ddca90@(G/w2)  s [RV] <- VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:3:2: SEL 0x555556e20600 <e1265#> {c10av} @dt=0x555556ddcc30@(G/w1) decl[3:0]]
    1:2:2:2:2:1:3:3:2:1: VARREF 0x555556e16ea0 <e408> {c10au} @dt=0x555556ddc680@(G/w4)  a [RV] <- VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:3:2:2: CONST 0x555556e0b600 <e434> {c10aw} @dt=0x555556e08000@(G/sw2)  2'h2
    1:2:2:2:2:1:3:3:2:3: CONST 0x555556e0b700 <e574> {c10av} @dt=0x555556e08ea0@(G/w32)  32'h1
    1:2:2:2:2:1:3:3:3: AND 0x555556dfb4a0 <e1266#> {c11av} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:3:3:3:1: EQ 0x555556dfaa50 <e1252#> {c11ao} @dt=0x555556ddcc30@(G/w1)
    1:2:2:2:2:1:3:3:3:1:1: CONST 0x555556dfc900 <e1213#> {c11an} @dt=0x555556ddca90@(G/w2)  2'h3
    1:2:2:2:2:1:3:3:3:1:2: VARREF 0x555556e177a0 <e1205#> {c7ap} @dt=0x555556ddca90@(G/w2)  s [RV] <- VARSCOPE 0x555556e02a90 <e872> {c3as} u4=0x1 @dt=0x555556ddca90@(G/w2)  TOP->s [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4780 <e623> {c3as} @dt=0x555556ddca90@(G/w2)  s [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:3:3:2: SEL 0x555556e206c0 <e1253#> {c11av} @dt=0x555556ddcc30@(G/w1) decl[3:0]]
    1:2:2:2:2:1:3:3:3:2:1: VARREF 0x555556e170e0 <e452> {c11au} @dt=0x555556ddc680@(G/w4)  a [RV] <- VARSCOPE 0x555556e029c0 <e869> {c2as} u4=0x1 @dt=0x555556ddc680@(G/w4)  TOP->a [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4600 <e618> {c2as} @dt=0x555556ddc680@(G/w4)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:3:3:2:2: CONST 0x555556e0b900 <e478> {c11aw} @dt=0x555556e08000@(G/sw2)  2'h3
    1:2:2:2:2:1:3:3:3:2:3: CONST 0x555556e0ba00 <e595> {c11av} @dt=0x555556e08ea0@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0x555556e16b40 <e310> {c8aq} @dt=0x555556ddcc30@(G/w1)  y [LV] => VARSCOPE 0x555556e02b60 <e875> {c4aq} @dt=0x555556ddcc30@(G/w1)  TOP->y [T] [scopep=0x555556dd84b0] -> VAR 0x555556dd4900 <e629> {c4aq} @dt=0x555556ddcc30@(G/w1)  y [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556dd2000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556ddcc30 <e305> {c4am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556ddcc30 <e305> {c4am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556ddca90 <e302> {c3al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x555556e08000 <e338> {c8av} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x555556ddc680 <e294> {c2al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x555556e08ea0 <e487> {c7aj} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e091e0 <e517> {c8an} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556ddc680 <e294> {c2al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x555556ddca90 <e302> {c3al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555556ddcc30 <e305> {c4am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e08000 <e338> {c8av} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555556e08ea0 <e487> {c7aj} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e091e0 <e517> {c8an} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556dd4000 <e7> {a0aa}
    3:1: MODULE 0x555556dd6000 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556dd8000 <e1039#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556dd6000]
