#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Apr 11 10:34:45 2017
# Process ID: 18667
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_proc_sys_reset_0_0_synth_1
# Command line: vivado -log pid_vco_wrapper_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_wrapper_proc_sys_reset_0_0.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_proc_sys_reset_0_0_synth_1/pid_vco_wrapper_proc_sys_reset_0_0.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.runs/pid_vco_wrapper_proc_sys_reset_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pid_vco_wrapper_proc_sys_reset_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1111.266 ; gain = 180.086 ; free physical = 800 ; free virtual = 11851
INFO: [Synth 8-638] synthesizing module 'pid_vco_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_proc_sys_reset_0_0/synth/pid_vco_wrapper_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_wrapper_proc_sys_reset_0_0' (7#1) [/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/ip/pid_vco_wrapper_proc_sys_reset_0_0/synth/pid_vco_wrapper_proc_sys_reset_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.734 ; gain = 221.555 ; free physical = 756 ; free virtual = 11807
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1152.734 ; gain = 221.555 ; free physical = 755 ; free virtual = 11807
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1488.895 ; gain = 0.000 ; free physical = 875 ; free virtual = 11927
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 1332 ; free virtual = 12384
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 1332 ; free virtual = 12384
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 1331 ; free virtual = 12383
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 1319 ; free virtual = 12371
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 1243 ; free virtual = 12295
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 634 ; free virtual = 11686
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 633 ; free virtual = 11685
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 613 ; free virtual = 11665
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 593 ; free virtual = 11645
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 593 ; free virtual = 11645
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 592 ; free virtual = 11645
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 592 ; free virtual = 11644
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 589 ; free virtual = 11641
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 589 ; free virtual = 11641

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1488.895 ; gain = 557.715 ; free physical = 589 ; free virtual = 11641
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1488.902 ; gain = 458.219 ; free physical = 520 ; free virtual = 11572
