--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.059 - 0.074)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y14.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X50Y15.G1      net (fanout=1)        0.409   ftop/clkN210/locked_d
    SLICE_X50Y15.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (1.267ns logic, 0.409ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X50Y15.BX      net (fanout=2)        0.420   ftop/clkN210/unlock2
    SLICE_X50Y15.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.833ns logic, 0.420ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X50Y15.BX      net (fanout=2)        0.336   ftop/clkN210/unlock2
    SLICE_X50Y15.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.579ns logic, 0.336ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.074 - 0.059)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y14.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X50Y15.G1      net (fanout=1)        0.327   ftop/clkN210/locked_d
    SLICE_X50Y15.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.927ns logic, 0.327ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y78.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y78.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y78.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 261435 paths analyzed, 4466 endpoints analyzed, 1579 failing endpoints
 1579 timing errors detected. (1569 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.605ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.352ns (Levels of Logic = 9)
  Clock Path Skew:      -0.253ns (0.552 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y166.F3     net (fanout=4)        0.682   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.F1     net (fanout=59)       1.046   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X82Y176.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X82Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.352ns (6.290ns logic, 8.062ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.328ns (Levels of Logic = 9)
  Clock Path Skew:      -0.259ns (0.546 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y166.F3     net (fanout=4)        0.682   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.G4     net (fanout=59)       1.010   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X80Y176.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X80Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     14.328ns (6.305ns logic, 8.023ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.316ns (Levels of Logic = 9)
  Clock Path Skew:      -0.253ns (0.552 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y166.F3     net (fanout=4)        0.682   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X76Y174.F1     net (fanout=59)       0.834   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X76Y174.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N94
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<1>_SW0
    SLICE_X77Y174.SR     net (fanout=1)        1.168   ftop/gbe0/dcp_dcp_cpReqF/N94
    SLICE_X77Y174.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.316ns (6.290ns logic, 8.026ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.293ns (Levels of Logic = 9)
  Clock Path Skew:      -0.247ns (0.552 - 0.799)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y166.F3     net (fanout=4)        1.012   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.F4     net (fanout=1)        0.255   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.F1     net (fanout=59)       1.046   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X82Y176.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X82Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.293ns (6.264ns logic, 8.029ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.269ns (Levels of Logic = 9)
  Clock Path Skew:      -0.253ns (0.546 - 0.799)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y166.F3     net (fanout=4)        1.012   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.F4     net (fanout=1)        0.255   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.G4     net (fanout=59)       1.010   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X80Y176.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X80Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     14.269ns (6.279ns logic, 7.990ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.257ns (Levels of Logic = 9)
  Clock Path Skew:      -0.247ns (0.552 - 0.799)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y166.F3     net (fanout=4)        1.012   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.F4     net (fanout=1)        0.255   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X76Y174.F1     net (fanout=59)       0.834   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X76Y174.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N94
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<1>_SW0
    SLICE_X77Y174.SR     net (fanout=1)        1.168   ftop/gbe0/dcp_dcp_cpReqF/N94
    SLICE_X77Y174.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.257ns (6.264ns logic, 7.993ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 9)
  Clock Path Skew:      -0.313ns (0.492 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y166.F3     net (fanout=4)        0.682   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y184.F1     net (fanout=59)       1.232   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y184.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<58>_SW0
    SLICE_X81Y187.SR     net (fanout=1)        0.597   ftop/gbe0/dcp_dcp_cpReqF/N10
    SLICE_X81Y187.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (6.290ns logic, 7.853ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.166ns (Levels of Logic = 9)
  Clock Path Skew:      -0.235ns (0.552 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y173.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y166.F4     net (fanout=4)        0.522   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.F1     net (fanout=59)       1.046   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X82Y176.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X82Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.166ns (6.264ns logic, 7.902ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.084ns (Levels of Logic = 9)
  Clock Path Skew:      -0.307ns (0.492 - 0.799)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X92Y166.F3     net (fanout=4)        1.012   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X92Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.F4     net (fanout=1)        0.255   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028120
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y184.F1     net (fanout=59)       1.232   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y184.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<58>_SW0
    SLICE_X81Y187.SR     net (fanout=1)        0.597   ftop/gbe0/dcp_dcp_cpReqF/N10
    SLICE_X81Y187.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     14.084ns (6.264ns logic, 7.820ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.142ns (Levels of Logic = 9)
  Clock Path Skew:      -0.241ns (0.546 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y173.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y166.F4     net (fanout=4)        0.522   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.G4     net (fanout=59)       1.010   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X80Y176.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X80Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     14.142ns (6.279ns logic, 7.863ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.130ns (Levels of Logic = 9)
  Clock Path Skew:      -0.235ns (0.552 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y173.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y166.F4     net (fanout=4)        0.522   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X76Y174.F1     net (fanout=59)       0.834   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X76Y174.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N94
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<1>_SW0
    SLICE_X77Y174.SR     net (fanout=1)        1.168   ftop/gbe0/dcp_dcp_cpReqF/N94
    SLICE_X77Y174.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.130ns (6.264ns logic, 7.866ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.258ns (Levels of Logic = 9)
  Clock Path Skew:      -0.091ns (0.552 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y166.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X91Y166.G1     net (fanout=2)        0.696   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X91Y166.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X91Y166.F2     net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.F1     net (fanout=59)       1.046   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X82Y176.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X82Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.258ns (6.224ns logic, 8.034ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.234ns (Levels of Logic = 9)
  Clock Path Skew:      -0.097ns (0.546 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y166.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X91Y166.G1     net (fanout=2)        0.696   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X91Y166.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X91Y166.F2     net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.G4     net (fanout=59)       1.010   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X80Y176.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X80Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     14.234ns (6.239ns logic, 7.995ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.222ns (Levels of Logic = 9)
  Clock Path Skew:      -0.091ns (0.552 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_1 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y166.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_1
    SLICE_X91Y166.G1     net (fanout=2)        0.696   ftop/gbe0/dcp_dcp_lastTag<1>
    SLICE_X91Y166.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X91Y166.F2     net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X76Y174.F1     net (fanout=59)       0.834   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X76Y174.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N94
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<1>_SW0
    SLICE_X77Y174.SR     net (fanout=1)        1.168   ftop/gbe0/dcp_dcp_cpReqF/N94
    SLICE_X77Y174.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.222ns (6.224ns logic, 7.998ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.023ns (Levels of Logic = 9)
  Clock Path Skew:      -0.270ns (0.535 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y166.F3     net (fanout=4)        0.682   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X78Y181.G1     net (fanout=59)       0.704   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X78Y181.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N34
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<53>_SW0
    SLICE_X82Y179.SR     net (fanout=1)        0.990   ftop/gbe0/dcp_dcp_cpReqF/N20
    SLICE_X82Y179.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53
    -------------------------------------------------  ---------------------------
    Total                                     14.023ns (6.305ns logic, 7.718ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.165ns (Levels of Logic = 9)
  Clock Path Skew:      -0.091ns (0.552 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_0 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y166.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_0
    SLICE_X91Y166.G3     net (fanout=2)        0.574   ftop/gbe0/dcp_dcp_lastTag<0>
    SLICE_X91Y166.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X91Y166.F2     net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.F1     net (fanout=59)       1.046   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X82Y176.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X82Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.165ns (6.253ns logic, 7.912ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.957ns (Levels of Logic = 9)
  Clock Path Skew:      -0.295ns (0.492 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y173.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X94Y166.F4     net (fanout=4)        0.522   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y184.F1     net (fanout=59)       1.232   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y184.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N10
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<58>_SW0
    SLICE_X81Y187.SR     net (fanout=1)        0.597   ftop/gbe0/dcp_dcp_cpReqF/N10
    SLICE_X81Y187.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<58>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_58
    -------------------------------------------------  ---------------------------
    Total                                     13.957ns (6.264ns logic, 7.693ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.998ns (Levels of Logic = 9)
  Clock Path Skew:      -0.241ns (0.552 - 0.793)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X91Y166.G4     net (fanout=4)        0.410   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X91Y166.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X91Y166.F2     net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.F1     net (fanout=59)       1.046   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X82Y176.SR     net (fanout=1)        0.992   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X82Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.998ns (6.250ns logic, 7.748ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.141ns (Levels of Logic = 9)
  Clock Path Skew:      -0.097ns (0.546 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_0 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y166.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_0
    SLICE_X91Y166.G3     net (fanout=2)        0.574   ftop/gbe0/dcp_dcp_lastTag<0>
    SLICE_X91Y166.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826
    SLICE_X91Y166.F2     net (fanout=1)        0.576   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902826/O
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X80Y179.G4     net (fanout=59)       1.010   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X80Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<52>_SW0
    SLICE_X80Y176.SR     net (fanout=1)        0.989   ftop/gbe0/dcp_dcp_cpReqF/N22
    SLICE_X80Y176.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     14.141ns (6.268ns logic, 7.873ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.987ns (Levels of Logic = 9)
  Clock Path Skew:      -0.241ns (0.564 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y168.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X94Y166.F3     net (fanout=4)        0.682   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X94Y166.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.F1     net (fanout=1)        0.618   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902853
    SLICE_X91Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d9028136
    SLICE_X93Y165.F2     net (fanout=3)        0.765   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d902
    SLICE_X93Y165.X      Tilo                  0.562   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X92Y165.G1     net (fanout=1)        0.379   ftop/gbe0/N100
    SLICE_X92Y165.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X92Y165.F2     net (fanout=1)        0.540   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X92Y165.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.G2     net (fanout=5)        0.639   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X89Y171.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X84Y179.G4     net (fanout=15)       0.812   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X84Y179.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.G1     net (fanout=7)        1.589   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X76Y180.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X76Y180.F1     net (fanout=59)       0.699   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X76Y180.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<9>_SW0
    SLICE_X79Y177.SR     net (fanout=1)        0.974   ftop/gbe0/dcp_dcp_cpReqF/N01
    SLICE_X79Y177.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.987ns (6.290ns logic, 7.697ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 0)
  Clock Path Skew:      6.200ns (6.832 - 0.632)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X85Y193.BX     net (fanout=1)        0.281   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X85Y193.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (1.212ns logic, 0.281ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 0)
  Clock Path Skew:      6.190ns (6.847 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X89Y194.BX     net (fanout=1)        0.281   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X89Y194.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (1.212ns logic, 0.281ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 0)
  Clock Path Skew:      6.189ns (6.846 - 0.657)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y194.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X87Y195.BX     net (fanout=1)        0.289   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X87Y195.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (1.212ns logic, 0.289ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 0)
  Clock Path Skew:      6.187ns (6.847 - 0.660)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X89Y194.BY     net (fanout=1)        0.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X89Y194.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.272ns logic, 0.270ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 0)
  Clock Path Skew:      6.200ns (6.832 - 0.632)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X85Y193.BY     net (fanout=1)        0.304   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X85Y193.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (1.272ns logic, 0.304ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.591ns (Levels of Logic = 0)
  Clock Path Skew:      6.201ns (6.830 - 0.629)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X84Y194.BY     net (fanout=1)        0.304   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X84Y194.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (1.287ns logic, 0.304ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 0)
  Clock Path Skew:      6.170ns (6.830 - 0.660)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X84Y194.BX     net (fanout=1)        0.482   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X84Y194.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (1.252ns logic, 0.482ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.356ns (Levels of Logic = 0)
  Clock Path Skew:      6.193ns (6.835 - 0.642)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X86Y199.BX     net (fanout=1)        4.104   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X86Y199.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (1.252ns logic, 4.104ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.369ns (Levels of Logic = 0)
  Clock Path Skew:      6.193ns (6.835 - 0.642)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y194.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X86Y199.BY     net (fanout=1)        4.082   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X86Y199.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (1.287ns logic, 4.082ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.596ns (Levels of Logic = 0)
  Clock Path Skew:      6.203ns (6.846 - 0.643)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X87Y195.BY     net (fanout=1)        4.324   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X87Y195.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.596ns (1.272ns logic, 4.324ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.607 - 0.529)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y189.YQ     Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<2>
                                                       ftop/gbe0/merge_fo/data0_reg_2
    SLICE_X88Y193.BY     net (fanout=2)        0.482   ftop/gbe0/merge_fo_D_OUT<2>
    SLICE_X88Y193.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.289ns logic, 0.482ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.607 - 0.529)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y189.YQ     Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<2>
                                                       ftop/gbe0/merge_fo/data0_reg_2
    SLICE_X88Y193.BY     net (fanout=2)        0.482   ftop/gbe0/merge_fo_D_OUT<2>
    SLICE_X88Y193.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.290ns logic, 0.482ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.644 - 0.552)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y177.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10
    SLICE_X86Y177.BY     net (fanout=2)        0.510   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
    SLICE_X86Y177.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<10>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.289ns logic, 0.510ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.644 - 0.552)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y177.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_10
    SLICE_X86Y177.BY     net (fanout=2)        0.510   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<10>
    SLICE_X86Y177.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<10>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.290ns logic, 0.510ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y196.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_1
    SLICE_X73Y197.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X73Y197.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.409 - 0.335)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 to ftop/gbe0/dcpRespF/data1_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y158.XQ     Tcko                  0.396   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    SLICE_X100Y158.BX    net (fanout=3)        0.331   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
    SLICE_X100Y158.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/dcpRespF/data1_reg<42>
                                                       ftop/gbe0/dcpRespF/data1_reg_42
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.498ns logic, 0.331ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.238 - 0.220)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y186.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqAF/sSyncReg1_1
    SLICE_X83Y184.BX     net (fanout=1)        0.298   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
    SLICE_X83Y184.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.479ns logic, 0.298ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_21 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.069 - 0.058)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_21 to ftop/gbe0/rxDCPMesg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y178.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<21>
                                                       ftop/gbe0/rxDCPMesg_21
    SLICE_X93Y179.BX     net (fanout=3)        0.314   ftop/gbe0/rxDCPMesg<21>
    SLICE_X93Y179.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y192.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X77Y193.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X77Y193.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.080 - 0.083)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y172.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X96Y176.BX     net (fanout=2)        0.497   ftop/gbe0/rxDCPMesg<25>
    SLICE_X96Y176.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.265ns logic, 0.497ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1/SR
  Location pin: SLICE_X80Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1/SR
  Location pin: SLICE_X80Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_0/SR
  Location pin: SLICE_X80Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_0/SR
  Location pin: SLICE_X80Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_2/SR
  Location pin: SLICE_X82Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sSyncReg1_2/SR
  Location pin: SLICE_X82Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X88Y66.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X88Y66.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X76Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X76Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X76Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X76Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X90Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X90Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X90Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X90Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X96Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X96Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X110Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X110Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.958ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.844ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.240 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.844ns (2.965ns logic, 3.879ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.240 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X99Y195.F4     net (fanout=3)        0.749   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (2.936ns logic, 3.896ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.240 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y195.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X97Y195.G2     net (fanout=3)        0.650   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X97Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y195.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.601ns (3.036ns logic, 3.565ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.240 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y197.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y195.G4     net (fanout=20)       0.631   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y195.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (2.964ns logic, 3.546ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.492ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (0.240 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X99Y195.F3     net (fanout=3)        0.380   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.492ns (2.965ns logic, 3.527ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.240 - 0.358)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X99Y195.F2     net (fanout=3)        0.426   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (2.936ns logic, 3.573ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.240 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y195.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X97Y195.G1     net (fanout=4)        0.496   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X97Y195.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y203.CE     net (fanout=18)       1.578   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y203.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (2.961ns logic, 3.411ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.261 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y196.CE     net (fanout=18)       1.125   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y196.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (2.965ns logic, 3.426ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.261 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X99Y195.F4     net (fanout=3)        0.749   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X92Y196.CE     net (fanout=18)       1.125   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X92Y196.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (2.936ns logic, 3.443ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.237 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y201.CE     net (fanout=18)       1.060   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (2.965ns logic, 3.361ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.237 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y201.CE     net (fanout=18)       1.060   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (2.965ns logic, 3.361ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.237 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X99Y195.F4     net (fanout=3)        0.749   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y201.CE     net (fanout=18)       1.060   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (2.936ns logic, 3.378ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.237 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X99Y195.F4     net (fanout=3)        0.749   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y201.CE     net (fanout=18)       1.060   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y201.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (2.936ns logic, 3.378ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y198.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.965ns logic, 3.355ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y199.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.965ns logic, 3.355ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y198.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y198.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.965ns logic, 3.355ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y199.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.965ns logic, 3.355ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y199.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.965ns logic, 3.355ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X99Y195.F1     net (fanout=3)        0.732   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X91Y199.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X91Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (2.965ns logic, 3.355ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.244 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y194.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X99Y195.F4     net (fanout=3)        0.749   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X99Y195.X      Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.F3     net (fanout=1)        0.254   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y195.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X93Y196.G2     net (fanout=4)        0.603   ftop/gbe0/gmac/N31
    SLICE_X93Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X96Y194.F2     net (fanout=34)       0.712   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X96Y194.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y199.CE     net (fanout=18)       1.054   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y199.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (2.936ns logic, 3.372ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.294 - 0.240)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y203.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X93Y200.BX     net (fanout=4)        0.311   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X93Y200.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.479ns logic, 0.311ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y194.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X95Y194.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X95Y194.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y196.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X95Y196.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X95Y196.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.298 - 0.269)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X92Y190.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X92Y190.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/rxRS_rxPipe_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y197.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    SLICE_X94Y196.BX     net (fanout=5)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<31>
    SLICE_X94Y196.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X94Y189.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X94Y189.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y190.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X92Y188.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X92Y188.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y193.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X92Y192.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X92Y192.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.037 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y193.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X94Y192.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X94Y192.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.316 - 0.282)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y190.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X94Y190.BX     net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X94Y190.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.021 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y195.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X95Y197.BY     net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X95Y197.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.541ns logic, 0.312ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.343 - 0.270)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_28 to ftop/gbe0/gmac/rxRS_rxPipe_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y192.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    SLICE_X94Y193.BY     net (fanout=7)        0.353   ftop/gbe0/gmac/rxRS_rxPipe<28>
    SLICE_X94Y193.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.614ns logic, 0.353ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y197.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y197.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y197.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.316 - 0.282)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y190.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X94Y190.BY     net (fanout=2)        0.342   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X94Y190.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.614ns logic, 0.342ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X94Y189.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X94Y189.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.009 - 0.008)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y186.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X98Y187.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X98Y187.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y190.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X92Y188.BY     net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X92Y188.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y194.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X95Y194.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X95Y194.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y196.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X95Y196.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X95Y196.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.599ns logic, 0.340ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.663 - 0.538)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/rxRS_rxPipe_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y189.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    SLICE_X94Y194.BX     net (fanout=8)        0.544   ftop/gbe0/gmac/rxRS_rxPipe<27>
    SLICE_X94Y194.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.519ns logic, 0.544ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y203.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y203.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y203.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y203.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y200.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y200.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y197.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X102Y197.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X92Y202.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X92Y202.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X92Y202.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X92Y202.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X98Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X94Y201.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X94Y201.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X94Y201.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X94Y201.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4326514 paths analyzed, 51326 endpoints analyzed, 2182 failing endpoints
 2182 timing errors detected. (2182 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.772ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.798ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.615 - 0.589)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.798ns (7.168ns logic, 10.630ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.604ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.615 - 0.589)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y96.G1     net (fanout=10)       1.395   ftop/cp/cpRespF/d0h11
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X100Y96.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X100Y96.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.604ns (7.168ns logic, 10.436ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.503ns (Levels of Logic = 11)
  Clock Path Skew:      0.001ns (0.590 - 0.589)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y98.G3      net (fanout=9)        0.897   ftop/cp/cpRespF_ENQ
    SLICE_X98Y98.Y       Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X98Y98.F3      net (fanout=10)       0.700   ftop/cp/cpRespF/d0h
    SLICE_X98Y98.X       Tilo                  0.601   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X96Y96.G1      net (fanout=1)        0.618   ftop/cp/cpRespF/N60
    SLICE_X96Y96.CLK     Tgck                  0.671   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     17.503ns (7.223ns logic, 10.280ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.458ns (Levels of Logic = 11)
  Clock Path Skew:      0.047ns (0.615 - 0.568)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y97.YQ      Tcko                  0.524   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y96.F4      net (fanout=12)       0.828   ftop/cp/cpReq<24>
    SLICE_X77Y96.X       Tilo                  0.562   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW1
    SLICE_X78Y96.G4      net (fanout=1)        0.573   ftop/cp/N1386
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.458ns (7.132ns logic, 10.326ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.469ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.615 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y94.XQ      Tcko                  0.495   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X78Y95.G2      net (fanout=1)        0.385   ftop/cp/cpReq_36_1
    SLICE_X78Y95.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X78Y99.BX      net (fanout=7)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X78Y99.X       Tbxx                  0.705   ftop/cp/_theResult_____1__h74442<2>1
                                                       ftop/cp/_theResult_____1__h74442<2>1_1
    SLICE_X76Y102.G4     net (fanout=12)       1.539   ftop/cp/_theResult_____1__h74442<2>1
    SLICE_X76Y102.Y      Tilo                  0.616   ftop/cp/wci_reqPend_12<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y102.F4     net (fanout=14)       1.516   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y102.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.F2      net (fanout=4)        1.496   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.F2      net (fanout=1)        0.885   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.G1      net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.469ns (7.246ns logic, 10.223ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.433ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.615 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y95.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X78Y95.G3      net (fanout=1)        0.320   ftop/cp/cpReq_37_1
    SLICE_X78Y95.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X78Y99.BX      net (fanout=7)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X78Y99.X       Tbxx                  0.705   ftop/cp/_theResult_____1__h74442<2>1
                                                       ftop/cp/_theResult_____1__h74442<2>1_1
    SLICE_X76Y102.G4     net (fanout=12)       1.539   ftop/cp/_theResult_____1__h74442<2>1
    SLICE_X76Y102.Y      Tilo                  0.616   ftop/cp/wci_reqPend_12<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y102.F4     net (fanout=14)       1.516   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y102.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.F2      net (fanout=4)        1.496   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.F2      net (fanout=1)        0.885   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.G1      net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.433ns (7.275ns logic, 10.158ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.403ns (Levels of Logic = 11)
  Clock Path Skew:      0.060ns (0.615 - 0.555)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y95.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X77Y96.F2      net (fanout=4)        0.802   ftop/cp/cpReq<27>
    SLICE_X77Y96.X       Tilo                  0.562   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW1
    SLICE_X78Y96.G4      net (fanout=1)        0.573   ftop/cp/N1386
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.403ns (7.103ns logic, 10.300ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.352ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.615 - 0.589)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y102.G2     net (fanout=48)       0.809   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y102.Y      Tilo                  0.616   ftop/cp/wci_reqPend_12<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y102.F4     net (fanout=14)       1.516   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y102.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.F2      net (fanout=4)        1.496   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.F2      net (fanout=1)        0.885   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.G1      net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.352ns (7.168ns logic, 10.184ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.338ns (Levels of Logic = 11)
  Clock Path Skew:      0.036ns (0.615 - 0.579)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y98.YQ      Tcko                  0.596   ftop/cp/cpReq_20_1
                                                       ftop/cp/cpReq_20_1
    SLICE_X76Y99.F3      net (fanout=5)        0.433   ftop/cp/cpReq_20_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.338ns (7.243ns logic, 10.095ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.328ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.615 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y99.YQ      Tcko                  0.524   ftop/cp/cpReq_22_1
                                                       ftop/cp/cpReq_22_1
    SLICE_X76Y99.F1      net (fanout=4)        0.495   ftop/cp/cpReq_22_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.328ns (7.171ns logic, 10.157ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.272ns (Levels of Logic = 11)
  Clock Path Skew:      0.024ns (0.613 - 0.589)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X97Y100.G2     net (fanout=10)       1.186   ftop/cp/cpRespF/d0h11
    SLICE_X97Y100.Y      Tilo                  0.561   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X97Y100.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<25>_SW0/O
    SLICE_X97Y100.CLK    Tfck                  0.602   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25_rstpot
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     17.272ns (7.059ns logic, 10.213ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.266ns (Levels of Logic = 11)
  Clock Path Skew:      0.036ns (0.615 - 0.579)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y98.XQ      Tcko                  0.495   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X76Y99.F2      net (fanout=5)        0.462   ftop/cp/cpReq_21_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.266ns (7.142ns logic, 10.124ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.264ns (Levels of Logic = 11)
  Clock Path Skew:      0.047ns (0.615 - 0.568)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y97.YQ      Tcko                  0.524   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y96.F4      net (fanout=12)       0.828   ftop/cp/cpReq<24>
    SLICE_X77Y96.X       Tilo                  0.562   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW1
    SLICE_X78Y96.G4      net (fanout=1)        0.573   ftop/cp/N1386
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y96.G1     net (fanout=10)       1.395   ftop/cp/cpRespF/d0h11
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X100Y96.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X100Y96.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.264ns (7.132ns logic, 10.132ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.275ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.615 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y94.XQ      Tcko                  0.495   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X78Y95.G2      net (fanout=1)        0.385   ftop/cp/cpReq_36_1
    SLICE_X78Y95.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X78Y99.BX      net (fanout=7)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X78Y99.X       Tbxx                  0.705   ftop/cp/_theResult_____1__h74442<2>1
                                                       ftop/cp/_theResult_____1__h74442<2>1_1
    SLICE_X76Y102.G4     net (fanout=12)       1.539   ftop/cp/_theResult_____1__h74442<2>1
    SLICE_X76Y102.Y      Tilo                  0.616   ftop/cp/wci_reqPend_12<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y102.F4     net (fanout=14)       1.516   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y102.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.F2      net (fanout=4)        1.496   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.F2      net (fanout=1)        0.885   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.G1      net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y96.G1     net (fanout=10)       1.395   ftop/cp/cpRespF/d0h11
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X100Y96.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X100Y96.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.275ns (7.246ns logic, 10.029ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.183ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.577 - 0.589)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X96Y97.G4      net (fanout=9)        1.190   ftop/cp/cpRespF_ENQ
    SLICE_X96Y97.Y       Tilo                  0.616   ftop/cp/cpRespF/N20
                                                       ftop/cp/cpRespF/d0h1_3
    SLICE_X95Y97.G1      net (fanout=10)       0.463   ftop/cp/cpRespF/d0h1_1
    SLICE_X95Y97.Y       Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X95Y97.F2      net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X95Y97.CLK     Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     17.183ns (7.114ns logic, 10.069ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.239ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.615 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y95.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X78Y95.G3      net (fanout=1)        0.320   ftop/cp/cpReq_37_1
    SLICE_X78Y95.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X78Y99.BX      net (fanout=7)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X78Y99.X       Tbxx                  0.705   ftop/cp/_theResult_____1__h74442<2>1
                                                       ftop/cp/_theResult_____1__h74442<2>1_1
    SLICE_X76Y102.G4     net (fanout=12)       1.539   ftop/cp/_theResult_____1__h74442<2>1
    SLICE_X76Y102.Y      Tilo                  0.616   ftop/cp/wci_reqPend_12<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X66Y102.F4     net (fanout=14)       1.516   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X66Y102.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.F2      net (fanout=4)        1.496   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X70Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.F2      net (fanout=1)        0.885   ftop/cp/WILL_FIRE_RL_completeWorkerRead449
    SLICE_X77Y98.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.G1      net (fanout=1)        0.620   ftop/cp/WILL_FIRE_RL_completeWorkerRead525
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y96.G1     net (fanout=10)       1.395   ftop/cp/cpRespF/d0h11
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X100Y96.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X100Y96.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.239ns (7.275ns logic, 9.964ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23_1 (FF)
  Destination:          ftop/cp/wci_respF_9/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.126ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.717 - 0.757)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23_1 to ftop/cp/wci_respF_9/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y102.XQ     Tcko                  0.521   ftop/cp/cpReq_23_1
                                                       ftop/cp/cpReq_23_1
    SLICE_X76Y99.F4      net (fanout=1)        0.968   ftop/cp/cpReq_23_1
    SLICE_X76Y99.X       Tilo                  0.601   ftop/cp/N1385
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW0
    SLICE_X78Y96.G3      net (fanout=1)        0.737   ftop/cp/N1385
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X74Y91.G3      net (fanout=10)       1.646   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y91.Y       Tilo                  0.616   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X74Y91.F3      net (fanout=4)        0.082   ftop/cp/N232
    SLICE_X74Y91.X       Tilo                  0.601   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_9_DEQ1
    SLICE_X71Y105.CE     net (fanout=1)        1.815   ftop/cp/wci_respF_9_DEQ
    SLICE_X71Y105.CLK    Tceck                 0.155   ftop/cp/wci_respF_9_EMPTY_N
                                                       ftop/cp/wci_respF_9/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.126ns (6.106ns logic, 11.020ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.203ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.615 - 0.574)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y98.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X77Y96.F1      net (fanout=7)        0.501   ftop/cp/cpReq<26>
    SLICE_X77Y96.X       Tilo                  0.562   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW1
    SLICE_X78Y96.G4      net (fanout=1)        0.573   ftop/cp/N1386
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.203ns (7.204ns logic, 9.999ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.226ns (Levels of Logic = 11)
  Clock Path Skew:      0.073ns (0.615 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y94.XQ      Tcko                  0.495   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X78Y95.G2      net (fanout=1)        0.385   ftop/cp/cpReq_36_1
    SLICE_X78Y95.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X78Y99.BX      net (fanout=7)        0.629   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X78Y99.X       Tbxx                  0.705   ftop/cp/_theResult_____1__h74442<2>1
                                                       ftop/cp/_theResult_____1__h74442<2>1_1
    SLICE_X76Y97.G1      net (fanout=12)       0.482   ftop/cp/_theResult_____1__h74442<2>1
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y97.G2     net (fanout=10)       1.603   ftop/cp/cpRespF/d0h11
    SLICE_X100Y97.Y      Tilo                  0.616   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_or0000<22>_SW0
    SLICE_X100Y97.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<22>_SW0/O
    SLICE_X100Y97.CLK    Tfck                  0.656   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     17.226ns (7.246ns logic, 9.980ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.209ns (Levels of Logic = 11)
  Clock Path Skew:      0.060ns (0.615 - 0.555)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y95.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X77Y96.F2      net (fanout=4)        0.802   ftop/cp/cpReq<27>
    SLICE_X77Y96.X       Tilo                  0.562   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74442<3>1_SW1
    SLICE_X78Y96.G4      net (fanout=1)        0.573   ftop/cp/N1386
    SLICE_X78Y96.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74442<3>1
    SLICE_X76Y97.G3      net (fanout=48)       0.441   ftop/cp/_theResult_____1__h74442<3>
    SLICE_X76Y97.Y       Tilo                  0.616   ftop/cp/wci_reqPend_13<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X68Y107.F1     net (fanout=8)        1.905   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X68Y107.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X64Y99.F1      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X64Y99.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.F3     net (fanout=1)        1.316   ftop/cp/WILL_FIRE_RL_completeWorkerRead89
    SLICE_X75Y100.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.G2      net (fanout=1)        0.813   ftop/cp/WILL_FIRE_RL_completeWorkerRead206
    SLICE_X80Y98.Y       Tilo                  0.616   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead888
    SLICE_X80Y98.F2      net (fanout=10)       0.588   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X80Y98.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X97Y101.G2     net (fanout=9)        0.941   ftop/cp/cpRespF_ENQ
    SLICE_X97Y101.Y      Tilo                  0.561   ftop/cp/cpRespF/N40
                                                       ftop/cp/cpRespF/d0h1_2
    SLICE_X100Y96.G1     net (fanout=10)       1.395   ftop/cp/cpRespF/d0h11
    SLICE_X100Y96.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X100Y96.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X100Y96.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.209ns (7.103ns logic, 10.106ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.744 - 0.623)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y41.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_10_q_0_7
    SLICE_X72Y38.BY      net (fanout=2)        0.286   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X72Y38.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.287ns logic, 0.286ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.744 - 0.623)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y41.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_10_q_0_7
    SLICE_X72Y38.BY      net (fanout=2)        0.286   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X72Y38.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.288ns logic, 0.286ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_31 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (0.910 - 0.755)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_31 to ftop/edp0/wci_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_13_q_0_31
    SLICE_X50Y87.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_13_MData<31>
    SLICE_X50Y87.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<31>
                                                       ftop/edp0/wci_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_31 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (0.910 - 0.755)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_31 to ftop/edp0/wci_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y87.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_13_q_0_31
    SLICE_X50Y87.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_13_MData<31>
    SLICE_X50Y87.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<31>
                                                       ftop/edp0/wci_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_11 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.508 - 0.417)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_11 to ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y60.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<11>
                                                       ftop/cp/wci_reqF_6_q_0_11
    SLICE_X60Y61.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<11>
    SLICE_X60Y61.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_11 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.508 - 0.417)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_11 to ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y60.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<11>
                                                       ftop/cp/wci_reqF_6_q_0_11
    SLICE_X60Y61.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<11>
    SLICE_X60Y61.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.470 - 0.362)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y140.XQ    Tcko                  0.417   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X102Y141.BY    net (fanout=2)        0.325   ftop/cp/td<27>
    SLICE_X102Y141.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.287ns logic, 0.325ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.470 - 0.362)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y140.XQ    Tcko                  0.417   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X102Y141.BY    net (fanout=2)        0.325   ftop/cp/td<27>
    SLICE_X102Y141.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.288ns logic, 0.325ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_18 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.558 - 0.454)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_18 to ftop/edp0/wci_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y77.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_13_q_0_18
    SLICE_X54Y76.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<18>
    SLICE_X54Y76.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<18>
                                                       ftop/edp0/wci_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_18 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.558 - 0.454)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_18 to ftop/edp0/wci_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y77.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_13_q_0_18
    SLICE_X54Y76.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<18>
    SLICE_X54Y76.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<18>
                                                       ftop/edp0/wci_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.588 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y143.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_14
    SLICE_X44Y142.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X44Y142.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.588 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y143.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_14
    SLICE_X44Y142.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X44Y142.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_3 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.564 - 0.488)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_3 to ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y128.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_9_q_0_3
    SLICE_X56Y128.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<3>
    SLICE_X56Y128.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_3 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.564 - 0.488)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_3 to ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y128.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_9_q_0_3
    SLICE_X56Y128.BY     net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<3>
    SLICE_X56Y128.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_15 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.517 - 0.446)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_15 to ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_6_q_0_15
    SLICE_X66Y62.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<15>
    SLICE_X66Y62.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_15 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.517 - 0.446)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_15 to ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y62.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_6_q_0_15
    SLICE_X66Y62.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<15>
    SLICE_X66Y62.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.461 - 0.388)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_13_q_0_29
    SLICE_X52Y91.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X52Y91.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.266ns logic, 0.329ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_29 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.461 - 0.388)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_29 to ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<29>
                                                       ftop/cp/wci_reqF_13_q_0_29
    SLICE_X52Y91.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_13_MData<29>
    SLICE_X52Y91.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<29>
                                                       ftop/edp0/wci_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.267ns logic, 0.329ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.458 - 0.363)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_6_q_0_25
    SLICE_X66Y58.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X66Y58.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.458 - 0.363)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_6_q_0_25
    SLICE_X66Y58.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X66Y58.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X82Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X82Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X82Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X82Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rst/SR
  Logical resource: ftop/cp/wci_mReset_9/rst/SR
  Location pin: SLICE_X42Y108.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_9/rst/SR
  Logical resource: ftop/cp/wci_mReset_9/rst/SR
  Location pin: SLICE_X42Y108.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_1/SR
  Location pin: SLICE_X54Y151.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_1/SR
  Location pin: SLICE_X54Y151.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_0/SR
  Location pin: SLICE_X54Y151.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_0/SR
  Location pin: SLICE_X54Y151.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_5/SR
  Location pin: SLICE_X54Y153.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_5/SR
  Location pin: SLICE_X54Y153.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_4/SR
  Location pin: SLICE_X54Y153.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_4/SR
  Location pin: SLICE_X54Y153.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_9/SR
  Location pin: SLICE_X54Y150.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_9/SR
  Location pin: SLICE_X54Y150.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_8/SR
  Location pin: SLICE_X54Y150.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_5/rstSync/reset_hold_8/SR
  Location pin: SLICE_X54Y150.SR
  Clock network: ftop/cp/wci_mReset_5/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X80Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X80Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.772ns|            0|         2182|            2|      4326514|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.772ns|          N/A|         2182|            0|      4326514|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.958|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.605|         |    3.925|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.772|         |         |         |
sys0_clkp      |   17.772|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.772|         |         |         |
sys0_clkp      |   17.772|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3761  Score: 6205815  (Setup/Max: 6171140, Hold: 34675)

Constraints cover 4590473 paths, 0 nets, and 99884 connections

Design statistics:
   Minimum period:  17.772ns{1}   (Maximum frequency:  56.268MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 13:51:57 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 838 MB



