Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun  4 19:13:52 2020
| Host         : gabriele-HP-Laptop running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ALPIDE_reader/current_task_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ALPIDE_reader/current_task_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 7 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 1303 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.280       -0.506                      2                12751        0.013        0.000                      0                12750        1.845        0.000                       0                  5609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_rx            {0.000 20.000}       40.000          25.000          
clk_tx_mac        {0.000 20.000}       40.000          25.000          
mii_rx_clk_i      {0.000 20.000}       40.000          25.000          
mii_tx_clk_i      {0.000 20.000}       40.000          25.000          
sys_clk_pin       {0.000 5.000}        10.000          100.000         
  I               {0.000 8.000}        16.000          62.500          
  clk_fout        {0.000 5.000}        10.000          100.000         
  clk_ipb_i       {0.000 16.000}       32.000          31.250          
  clk_out1_mmcm   {0.000 12.500}       25.000          40.000          
  clk_out2_mmcm   {6.250 18.750}       25.000          40.000          
  s_clk_200_in    {0.000 2.500}        5.000           200.000         
  s_fb_txclk_in   {0.000 10.000}       20.000          50.000          
  s_phy_clk_in    {0.000 20.000}       40.000          25.000          
  s_sysclk_x2_in  {0.000 4.000}        8.000           125.000         
  s_sysclk_x4_in  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_rx                 34.524        0.000                      0                 1321        0.098        0.000                      0                 1321       18.750        0.000                       0                   566  
clk_tx_mac             34.033        0.000                      0                 1537        0.109        0.000                      0                 1537       19.020        0.000                       0                   739  
mii_rx_clk_i           34.524        0.000                      0                 1321        0.098        0.000                      0                 1321       18.750        0.000                       0                   566  
mii_tx_clk_i           34.033        0.000                      0                 1537        0.109        0.000                      0                 1537       19.020        0.000                       0                   739  
sys_clk_pin             7.404        0.000                      0                   20        0.144        0.000                      0                   20        3.000        0.000                       0                    24  
  I                    13.518        0.000                      0                   36        0.238        0.000                      0                   36        7.500        0.000                       0                    38  
  clk_fout                                                                                                                                                          7.845        0.000                       0                     3  
  clk_ipb_i            20.753        0.000                      0                 1665        0.122        0.000                      0                 1665       15.500        0.000                       0                   649  
  clk_out1_mmcm         9.946        0.000                      0                  894        0.040        0.000                      0                  894       12.000        0.000                       0                   467  
  clk_out2_mmcm        18.485        0.000                      0                  122        0.193        0.000                      0                  122       12.000        0.000                       0                    53  
  s_clk_200_in                                                                                                                                                      2.845        0.000                       0                     2  
  s_fb_txclk_in                                                                                                                                                    17.845        0.000                       0                     3  
  s_phy_clk_in                                                                                                                                                     37.845        0.000                       0                     2  
  s_sysclk_x2_in        0.837        0.000                      0                 7041        0.013        0.000                      0                 7041        3.020        0.000                       0                  3061  
  s_sysclk_x4_in                                                                                                                                                    1.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mii_rx_clk_i    clk_rx               34.524        0.000                      0                 1321        0.063        0.000                      0                 1321  
mii_rx_clk_i    clk_tx_mac            4.849        0.000                      0                   18                                                                        
mii_tx_clk_i    clk_tx_mac           34.033        0.000                      0                 1537        0.074        0.000                      0                 1537  
clk_rx          mii_rx_clk_i         34.524        0.000                      0                 1321        0.063        0.000                      0                 1321  
s_sysclk_x2_in  mii_rx_clk_i          4.529        0.000                      0                    7        0.147        0.000                      0                    7  
clk_rx          mii_tx_clk_i          4.849        0.000                      0                   18                                                                        
clk_tx_mac      mii_tx_clk_i         34.033        0.000                      0                 1537        0.074        0.000                      0                 1537  
mii_rx_clk_i    mii_tx_clk_i          4.849        0.000                      0                   18                                                                        
s_sysclk_x2_in  mii_tx_clk_i          4.405        0.000                      0                    3        0.265        0.000                      0                    3  
sys_clk_pin     clk_ipb_i            -0.280       -0.280                      1                    1        0.191        0.000                      0                    1  
s_sysclk_x2_in  clk_ipb_i             2.698        0.000                      0                   43        0.190        0.000                      0                   43  
clk_out2_mmcm   clk_out1_mmcm        13.565        0.000                      0                   44        5.911        0.000                      0                   44  
clk_out1_mmcm   clk_out2_mmcm         4.482        0.000                      0                    2       18.623        0.000                      0                    2  
mii_rx_clk_i    s_sysclk_x2_in        5.518        0.000                      0                    1        0.208        0.000                      0                    1  
mii_tx_clk_i    s_sysclk_x2_in        4.867        0.000                      0                   14        0.183        0.000                      0                   14  
sys_clk_pin     s_sysclk_x2_in       -0.226       -0.226                      1                    1        0.176        0.000                      0                    1  
clk_ipb_i       s_sysclk_x2_in        2.134        0.000                      0                    5        0.168        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_rx             clk_rx                  37.729        0.000                      0                    6        0.627        0.000                      0                    6  
**async_default**  mii_rx_clk_i       clk_rx                  37.729        0.000                      0                    6        0.591        0.000                      0                    6  
**async_default**  clk_tx_mac         clk_tx_mac              38.491        0.000                      0                    5        0.452        0.000                      0                    5  
**async_default**  mii_tx_clk_i       clk_tx_mac              38.491        0.000                      0                    5        0.416        0.000                      0                    5  
**async_default**  clk_rx             mii_rx_clk_i            37.729        0.000                      0                    6        0.591        0.000                      0                    6  
**async_default**  mii_rx_clk_i       mii_rx_clk_i            37.729        0.000                      0                    6        0.627        0.000                      0                    6  
**async_default**  clk_tx_mac         mii_tx_clk_i            38.491        0.000                      0                    5        0.416        0.000                      0                    5  
**async_default**  mii_tx_clk_i       mii_tx_clk_i            38.491        0.000                      0                    5        0.452        0.000                      0                    5  
**async_default**  sys_clk_pin        sys_clk_pin              6.298        0.000                      0                   17        1.007        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       34.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.287     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     0.963 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.077    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.322     1.325    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.477     0.848    
    SLICE_X8Y56          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.978    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X3Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/Q
                         net (fo=20, routed)          0.066     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/CONTROL_MATCH_reg[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.055 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/MULTICAST_MATCH_i_1/O
                         net (fo=1, routed)           0.000     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg_0
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/C
                         clock pessimism             -0.473     0.816    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     0.937    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.485     0.803    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.075     0.878    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.954 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync0
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/C
                         clock pessimism             -0.488     0.813    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.075     0.888    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.816    
    SLICE_X6Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.960    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/Q
                         net (fo=2, routed)           0.068     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/C
                         clock pessimism             -0.485     0.801    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.078     0.879    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y74          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/Q
                         net (fo=5, routed)           0.127     1.068    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/Q[1]
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
                         clock pessimism             -0.468     0.818    
    SLICE_X2Y73          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.927    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y73          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDSE (Prop_fdse_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/Q
                         net (fo=2, routed)           0.098     1.040    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.045     1.085 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0/O
                         net (fo=1, routed)           0.000     1.085    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0__0
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/C
                         clock pessimism             -0.472     0.814    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.120     0.934    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.169     1.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X6Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.959    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.257     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/Q
                         net (fo=2, routed)           0.103     1.049    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0_n_0
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/C
                         clock pessimism             -0.473     0.818    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.121     0.939    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y73   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/CRC_ERR_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y70   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/EXCEEDED_MIN_LEN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y70   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/FCS_ERR_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       34.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.295ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.937ns (16.520%)  route 4.735ns (83.480%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.830     8.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.327     8.912 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     8.912    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.709    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.175    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.031    43.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         43.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 34.295    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.102ns (19.376%)  route 4.585ns (80.624%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.741     8.647    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.771    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     8.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.983    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[11]
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.064    43.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.534ns (26.921%)  route 4.164ns (73.079%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.419     3.715 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          1.367     5.082    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y54         LUT5 (Prop_lut5_I3_O)        0.299     5.381 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           0.652     6.033    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.157 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.776     6.933    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.057 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.618     7.675    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.116     7.791 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.469     8.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.328     8.588 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.282     8.870    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     8.994    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.474ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.131ns (20.286%)  route 4.444ns (79.714%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.600     8.506    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     8.630    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I0_O)      0.241     8.871 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.871    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[6]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 34.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.263     0.808    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X7Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.949 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/Q
                         net (fo=1, routed)           0.056     1.005    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data3[7]
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[7]_i_1/O
                         net (fo=1, routed)           0.000     1.050    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[7]
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.296     1.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/C
                         clock pessimism             -0.475     0.821    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.120     0.941    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/Q
                         net (fo=5, routed)           0.199     1.197    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[4]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.288     0.833    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/tx_axi_clk
    SLICE_X11Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/Q
                         net (fo=2, routed)           0.067     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_ENABLE
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.322     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/C
                         clock pessimism             -0.476     0.846    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120     0.966    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.487     0.806    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.075     0.881    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.141     0.952 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.811    
    SLICE_X5Y52          FDPE (Hold_fdpe_C_D)         0.075     0.886    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.488     0.811    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.075     0.886    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.179%)  route 0.228ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.228     1.203    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.015    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.488     0.809    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.075     0.884    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     0.971 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/Q
                         net (fo=7, routed)           0.080     1.051    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[2]
    SLICE_X14Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.096 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.319     1.319    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/C
                         clock pessimism             -0.476     0.843    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.120     0.963    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.087     1.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.107 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.476     0.847    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.120     0.967    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_held_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/load_source_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.287     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     0.963 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.077    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.322     1.325    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.477     0.848    
    SLICE_X8Y56          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.978    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X3Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/Q
                         net (fo=20, routed)          0.066     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/CONTROL_MATCH_reg[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.055 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/MULTICAST_MATCH_i_1/O
                         net (fo=1, routed)           0.000     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg_0
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/C
                         clock pessimism             -0.473     0.816    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     0.937    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.485     0.803    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.075     0.878    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.954 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync0
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/C
                         clock pessimism             -0.488     0.813    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.075     0.888    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.816    
    SLICE_X6Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.960    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/Q
                         net (fo=2, routed)           0.068     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/C
                         clock pessimism             -0.485     0.801    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.078     0.879    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y74          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/Q
                         net (fo=5, routed)           0.127     1.068    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/Q[1]
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
                         clock pessimism             -0.468     0.818    
    SLICE_X2Y73          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.927    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y73          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDSE (Prop_fdse_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/Q
                         net (fo=2, routed)           0.098     1.040    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.045     1.085 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0/O
                         net (fo=1, routed)           0.000     1.085    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0__0
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/C
                         clock pessimism             -0.472     0.814    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.120     0.934    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.169     1.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X6Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.959    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.257     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/Q
                         net (fo=2, routed)           0.103     1.049    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0_n_0
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/C
                         clock pessimism             -0.473     0.818    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.121     0.939    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y73   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/CRC_ERR_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y70   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/EXCEEDED_MIN_LEN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y70   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/FCS_ERR_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.295ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.937ns (16.520%)  route 4.735ns (83.480%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.830     8.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.327     8.912 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     8.912    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.709    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.175    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.031    43.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         43.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 34.295    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.102ns (19.376%)  route 4.585ns (80.624%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.741     8.647    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.771    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     8.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.983    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[11]
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.064    43.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.534ns (26.921%)  route 4.164ns (73.079%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.419     3.715 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          1.367     5.082    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y54         LUT5 (Prop_lut5_I3_O)        0.299     5.381 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           0.652     6.033    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.157 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.776     6.933    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.057 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.618     7.675    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.116     7.791 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.469     8.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.328     8.588 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.282     8.870    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     8.994    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.474ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.131ns (20.286%)  route 4.444ns (79.714%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.600     8.506    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     8.630    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I0_O)      0.241     8.871 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.871    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[6]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 34.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.263     0.808    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X7Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.949 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/Q
                         net (fo=1, routed)           0.056     1.005    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data3[7]
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[7]_i_1/O
                         net (fo=1, routed)           0.000     1.050    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[7]
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.296     1.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/C
                         clock pessimism             -0.475     0.821    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.120     0.941    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/Q
                         net (fo=5, routed)           0.199     1.197    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[4]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.288     0.833    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/tx_axi_clk
    SLICE_X11Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/Q
                         net (fo=2, routed)           0.067     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_ENABLE
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.322     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/C
                         clock pessimism             -0.476     0.846    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120     0.966    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.487     0.806    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.075     0.881    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.141     0.952 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.811    
    SLICE_X5Y52          FDPE (Hold_fdpe_C_D)         0.075     0.886    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.488     0.811    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.075     0.886    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.179%)  route 0.228ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.228     1.203    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.015    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.488     0.809    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.075     0.884    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     0.971 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/Q
                         net (fo=7, routed)           0.080     1.051    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[2]
    SLICE_X14Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.096 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.319     1.319    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/C
                         clock pessimism             -0.476     0.843    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.120     0.963    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.087     1.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.107 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.476     0.847    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.120     0.967    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_held_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/load_source_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[2]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.752ns (68.237%)  route 0.816ns (31.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.816     7.547    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.671 r  Inst_system_clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     7.671    Inst_system_clocks/clkdiv/d17_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.809    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
                         clock pessimism              0.273    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.029    15.075    Inst_system_clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.695ns (74.414%)  route 0.583ns (25.587%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.159 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.382 r  Inst_system_clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.382    Inst_system_clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X48Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.443    14.815    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X48Y29         FDCE (Setup_fdce_C_D)        0.062    15.114    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.692ns (74.380%)  route 0.583ns (25.620%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.379 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.379    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)        0.062    15.113    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 1.671ns (74.141%)  route 0.583ns (25.859%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.358 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.358    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)        0.062    15.113    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.597ns (73.263%)  route 0.583ns (26.737%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.284 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.284    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)        0.062    15.113    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.581ns (73.065%)  route 0.583ns (26.935%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.045 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.045    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.268 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.268    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.273    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X48Y28         FDCE (Setup_fdce_C_D)        0.062    15.113    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 1.578ns (73.028%)  route 0.583ns (26.972%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.265 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.265    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.111    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.557ns (72.763%)  route 0.583ns (27.237%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.244 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.244    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.111    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  7.868    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.483ns (71.788%)  route 0.583ns (28.212%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.170 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.170    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.111    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 1.467ns (71.568%)  route 0.583ns (28.432%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.583     6.143    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.931 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.931    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.154 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.154    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X48Y27         FDCE (Setup_fdce_C_D)        0.062    15.111    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  7.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.078     1.688    Inst_system_clocks/d17
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.075     1.544    Inst_system_clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_system_clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Inst_system_clocks/d17_d_reg/Q
                         net (fo=1, routed)           0.053     1.651    Inst_system_clocks/d17_d
    SLICE_X47Y27         LUT4 (Prop_lut4_I2_O)        0.099     1.750 r  Inst_system_clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.750    Inst_system_clocks/rst_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/rst_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.092     1.561    Inst_system_clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.734    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.826     1.984    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X48Y28         FDCE (Hold_fdce_C_D)         0.105     1.576    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.732    Inst_system_clocks/clkdiv/cnt_reg_n_0_[6]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X48Y26         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_system_clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.734    Inst_system_clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.105     1.576    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.178     1.788    Inst_system_clocks/clkdiv/d17
    SLICE_X47Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  Inst_system_clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     1.833    Inst_system_clocks/clkdiv/d17_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.091     1.560    Inst_system_clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.734    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.878 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.826     1.984    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X48Y28         FDCE (Hold_fdce_C_D)         0.105     1.576    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_system_clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.734    Inst_system_clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.878 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X48Y27         FDCE (Hold_fdce_C_D)         0.105     1.576    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.732    Inst_system_clocks/clkdiv/cnt_reg_n_0_[6]
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.876 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X48Y26         FDCE (Hold_fdce_C_D)         0.105     1.574    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.555     1.468    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  Inst_system_clocks/clkdiv/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    Inst_system_clocks/clkdiv/cnt_reg_n_0_[0]
    SLICE_X48Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  Inst_system_clocks/clkdiv/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    Inst_system_clocks/clkdiv/cnt[0]_i_3_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_7
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.822     1.980    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X48Y25         FDCE (Hold_fdce_C_D)         0.105     1.573    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_base_xc7a_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_base_xc7a_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y25     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y27     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y27     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y27     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y27     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y27     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y27     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y27     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y27     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X48Y28     Inst_system_clocks/clkdiv/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.704ns (29.095%)  route 1.716ns (70.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 20.822 - 16.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.566     5.120    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     5.576 f  pwm_cnt_reg[0]/Q
                         net (fo=7, routed)           0.909     6.485    pwm_cnt_reg_n_0_[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.807     7.415    pwm_cnt[9]_i_2_n_0
    SLICE_X40Y6          LUT2 (Prop_lut2_I0_O)        0.124     7.539 r  pwm_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.539    plusOp[6]
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.447    20.822    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[6]/C
                         clock pessimism              0.298    21.120    
                         clock uncertainty           -0.091    21.029    
    SLICE_X40Y6          FDCE (Setup_fdce_C_D)        0.029    21.058    pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.058    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.677ns (69.197%)  route 0.747ns (30.803%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_led_count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.616 r  u_led_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.616    u_led_count_reg[24]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  u_led_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y6           FDRE                                         r  u_led_count_reg[24]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[24]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.524ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.674ns (69.158%)  route 0.747ns (30.842%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.613 r  u_led_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.613    u_led_count_reg[20]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[21]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 13.524    

Slack (MET) :             13.536ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.732ns (29.906%)  route 1.716ns (70.094%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 20.822 - 16.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.566     5.120    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     5.576 f  pwm_cnt_reg[0]/Q
                         net (fo=7, routed)           0.909     6.485    pwm_cnt_reg_n_0_[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.807     7.415    pwm_cnt[9]_i_2_n_0
    SLICE_X40Y6          LUT3 (Prop_lut3_I1_O)        0.152     7.567 r  pwm_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.567    plusOp[7]
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.447    20.822    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[7]/C
                         clock pessimism              0.298    21.120    
                         clock uncertainty           -0.091    21.029    
    SLICE_X40Y6          FDCE (Setup_fdce_C_D)        0.075    21.104    pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 13.536    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.653ns (68.888%)  route 0.747ns (31.112%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.592 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.592    u_led_count_reg[20]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.554ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.704ns (29.506%)  route 1.682ns (70.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 20.822 - 16.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.566     5.120    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     5.576 f  pwm_cnt_reg[0]/Q
                         net (fo=7, routed)           0.909     6.485    pwm_cnt_reg_n_0_[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.773     7.382    pwm_cnt[9]_i_2_n_0
    SLICE_X40Y6          LUT4 (Prop_lut4_I2_O)        0.124     7.506 r  pwm_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.506    plusOp[8]
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.447    20.822    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[8]/C
                         clock pessimism              0.298    21.120    
                         clock uncertainty           -0.091    21.029    
    SLICE_X40Y6          FDCE (Setup_fdce_C_D)        0.031    21.060    pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.060    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 13.554    

Slack (MET) :             13.572ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.730ns (30.266%)  route 1.682ns (69.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 20.822 - 16.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.566     5.120    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     5.576 f  pwm_cnt_reg[0]/Q
                         net (fo=7, routed)           0.909     6.485    pwm_cnt_reg_n_0_[0]
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.609 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.773     7.382    pwm_cnt[9]_i_2_n_0
    SLICE_X40Y6          LUT5 (Prop_lut5_I2_O)        0.150     7.532 r  pwm_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.532    plusOp[9]
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.447    20.822    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[9]/C
                         clock pessimism              0.298    21.120    
                         clock uncertainty           -0.091    21.029    
    SLICE_X40Y6          FDCE (Setup_fdce_C_D)        0.075    21.104    pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                 13.572    

Slack (MET) :             13.619ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.579ns (67.898%)  route 0.747ns (32.102%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.518 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.518    u_led_count_reg[20]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 13.619    

Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.563ns (67.676%)  route 0.747ns (32.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.502 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.502    u_led_count_reg[20]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.638ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.560ns (67.634%)  route 0.747ns (32.366%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  u_led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.499    u_led_count_reg[16]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[17]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 13.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.563     1.478    s_sysclk
    SLICE_X41Y6          FDCE                                         r  pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pwm_cnt_reg[1]/Q
                         net (fo=6, routed)           0.144     1.763    pwm_cnt_reg_n_0_[1]
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  pwm_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    plusOp[5]
    SLICE_X41Y6          FDCE                                         r  pwm_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.833     1.993    s_sysclk
    SLICE_X41Y6          FDCE                                         r  pwm_cnt_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.092     1.570    pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.563     1.478    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.174     1.793    pwm_cnt_reg[6]
    SLICE_X40Y6          LUT5 (Prop_lut5_I3_O)        0.043     1.836 r  pwm_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.836    plusOp[9]
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.833     1.993    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.107     1.585    pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.784%)  route 0.118ns (34.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.563     1.478    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.128     1.606 f  pwm_cnt_reg[9]/Q
                         net (fo=2, routed)           0.118     1.724    pwm_cnt_reg[9]
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.098     1.822 r  pwm_signal_i_1/O
                         net (fo=1, routed)           0.000     1.822    pwm_signal_i_1_n_0
    SLICE_X40Y6          FDCE                                         r  pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.833     1.993    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_signal_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.092     1.570    pwm_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (68.884%)  route 0.113ns (31.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.596     1.511    s_sysclk
    SLICE_X0Y0           FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.113     1.766    u_led_count_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.876 r  u_led_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    u_led_count_reg[0]_i_1_n_6
    SLICE_X0Y0           FDRE                                         r  u_led_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.867     2.027    s_sysclk
    SLICE_X0Y0           FDRE                                         r  u_led_count_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105     1.616    u_led_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.767%)  route 0.192ns (50.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.563     1.478    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pwm_cnt_reg[0]/Q
                         net (fo=7, routed)           0.192     1.811    pwm_cnt_reg_n_0_[0]
    SLICE_X41Y6          LUT5 (Prop_lut5_I2_O)        0.049     1.860 r  pwm_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    plusOp[4]
    SLICE_X41Y6          FDCE                                         r  pwm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.833     1.993    s_sysclk
    SLICE_X41Y6          FDCE                                         r  pwm_cnt_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.107     1.598    pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.563     1.478    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.174     1.793    pwm_cnt_reg[6]
    SLICE_X40Y6          LUT4 (Prop_lut4_I1_O)        0.045     1.838 r  pwm_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.838    plusOp[8]
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.833     1.993    s_sysclk
    SLICE_X40Y6          FDCE                                         r  pwm_cnt_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.092     1.570    pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.595     1.510    s_sysclk
    SLICE_X0Y3           FDRE                                         r  u_led_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_led_count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    u_led_count_reg_n_0_[14]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_led_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_led_count_reg[12]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  u_led_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.866     2.026    s_sysclk
    SLICE_X0Y3           FDRE                                         r  u_led_count_reg[14]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.615    u_led_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.595     1.510    s_sysclk
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_led_count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.773    u_led_count_reg_n_0_[18]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_led_count_reg[16]_i_1_n_5
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.866     2.026    s_sysclk
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[18]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.615    u_led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.595     1.510    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_led_count_reg[22]/Q
                         net (fo=1, routed)           0.121     1.773    u_led_count_reg_n_0_[22]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_led_count_reg[20]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.866     2.026    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.615    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.596     1.511    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_led_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.774    u_led_count_reg_n_0_[10]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  u_led_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    u_led_count_reg[8]_i_1_n_5
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.867     2.027    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[10]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.616    u_led_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y5    Inst_system_clocks/BUFG_SYS_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X40Y6      pwm_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X41Y6      pwm_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X41Y6      pwm_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X41Y6      pwm_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X41Y6      pwm_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X41Y6      pwm_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X40Y6      pwm_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X40Y6      pwm_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X40Y6      pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X41Y6      pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X41Y6      pwm_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X41Y6      pwm_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X41Y6      pwm_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X41Y6      pwm_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X40Y6      pwm_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X40Y6      pwm_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X40Y6      pwm_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X40Y6      pwm_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y0       u_led_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y2       u_led_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y2       u_led_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y3       u_led_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y3       u_led_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y3       u_led_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y3       u_led_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y4       u_led_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y4       u_led_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y4       u_led_count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fout
  To Clock:  clk_fout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    ALPIDE_reader/MMCM/BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       20.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.753ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        11.013ns  (logic 4.559ns (41.397%)  route 6.454ns (58.603%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 36.815 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.696 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[1]
                         net (fo=1, routed)           1.179    15.875    ipbus/trans/sm/in20[25]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.303    16.178 r  ipbus/trans/sm/rmw_result[25]_i_1/O
                         net (fo=1, routed)           0.000    16.178    ipbus/trans/sm/rmw_result[25]
    SLICE_X48Y20         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.440    36.815    ipbus/trans/sm/clk
    SLICE_X48Y20         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[25]/C
                         clock pessimism              0.187    37.002    
                         clock uncertainty           -0.101    36.900    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.031    36.931    ipbus/trans/sm/rmw_result_reg[25]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -16.178    
  -------------------------------------------------------------------
                         slack                                 20.753    

Slack (MET) :             20.852ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 4.557ns (41.767%)  route 6.354ns (58.233%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 36.814 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.476    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.698 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[0]
                         net (fo=1, routed)           1.078    15.777    ipbus/trans/sm/in20[28]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.299    16.076 r  ipbus/trans/sm/rmw_result[28]_i_1/O
                         net (fo=1, routed)           0.000    16.076    ipbus/trans/sm/rmw_result[28]
    SLICE_X49Y21         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.439    36.814    ipbus/trans/sm/clk
    SLICE_X49Y21         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/C
                         clock pessimism              0.187    37.001    
                         clock uncertainty           -0.101    36.899    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.029    36.928    ipbus/trans/sm/rmw_result_reg[28]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -16.076    
  -------------------------------------------------------------------
                         slack                                 20.852    

Slack (MET) :             20.891ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.874ns  (logic 4.577ns (42.090%)  route 6.297ns (57.910%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 36.814 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.476    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.715 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[2]
                         net (fo=1, routed)           1.022    15.738    ipbus/trans/sm/in20[30]
    SLICE_X49Y21         LUT5 (Prop_lut5_I0_O)        0.302    16.040 r  ipbus/trans/sm/rmw_result[30]_i_1/O
                         net (fo=1, routed)           0.000    16.040    ipbus/trans/sm/rmw_result[30]
    SLICE_X49Y21         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.439    36.814    ipbus/trans/sm/clk
    SLICE_X49Y21         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[30]/C
                         clock pessimism              0.187    37.001    
                         clock uncertainty           -0.101    36.899    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.031    36.930    ipbus/trans/sm/rmw_result_reg[30]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                 20.891    

Slack (MET) :             20.958ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 4.443ns (41.117%)  route 6.363ns (58.883%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 36.815 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.584 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[0]
                         net (fo=1, routed)           1.088    15.672    ipbus/trans/sm/in20[24]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.299    15.971 r  ipbus/trans/sm/rmw_result[24]_i_1/O
                         net (fo=1, routed)           0.000    15.971    ipbus/trans/sm/rmw_result[24]
    SLICE_X48Y20         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.440    36.815    ipbus/trans/sm/clk
    SLICE_X48Y20         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/C
                         clock pessimism              0.187    37.002    
                         clock uncertainty           -0.101    36.900    
    SLICE_X48Y20         FDRE (Setup_fdre_C_D)        0.029    36.929    ipbus/trans/sm/rmw_result_reg[24]
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                         -15.971    
  -------------------------------------------------------------------
                         slack                                 20.958    

Slack (MET) :             21.070ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.739ns  (logic 4.329ns (40.311%)  route 6.410ns (59.689%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 36.812 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.470 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/O[0]
                         net (fo=1, routed)           1.135    15.605    ipbus/trans/sm/in20[20]
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.299    15.904 r  ipbus/trans/sm/rmw_result[20]_i_1/O
                         net (fo=1, routed)           0.000    15.904    ipbus/trans/sm/rmw_result[20]
    SLICE_X46Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.437    36.812    ipbus/trans/sm/clk
    SLICE_X46Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[20]/C
                         clock pessimism              0.187    36.999    
                         clock uncertainty           -0.101    36.897    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.077    36.974    ipbus/trans/sm/rmw_result_reg[20]
  -------------------------------------------------------------------
                         required time                         36.974    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 21.070    

Slack (MET) :             21.214ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 4.463ns (42.309%)  route 6.086ns (57.691%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 36.812 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.601 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.811    15.412    ipbus/trans/sm/in20[26]
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.302    15.714 r  ipbus/trans/sm/rmw_result[26]_i_1/O
                         net (fo=1, routed)           0.000    15.714    ipbus/trans/sm/rmw_result[26]
    SLICE_X45Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.437    36.812    ipbus/trans/sm/clk
    SLICE_X45Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[26]/C
                         clock pessimism              0.187    36.999    
                         clock uncertainty           -0.101    36.897    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.031    36.928    ipbus/trans/sm/rmw_result_reg[26]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                 21.214    

Slack (MET) :             21.223ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 4.655ns (43.960%)  route 5.934ns (56.040%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 36.811 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.476    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.789 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.659    15.449    ipbus/trans/sm/in20[31]
    SLICE_X46Y21         LUT5 (Prop_lut5_I0_O)        0.306    15.755 r  ipbus/trans/sm/rmw_result[31]_i_2/O
                         net (fo=1, routed)           0.000    15.755    ipbus/trans/sm/rmw_result[31]
    SLICE_X46Y21         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.436    36.811    ipbus/trans/sm/clk
    SLICE_X46Y21         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/C
                         clock pessimism              0.187    36.998    
                         clock uncertainty           -0.101    36.896    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.081    36.977    ipbus/trans/sm/rmw_result_reg[31]
  -------------------------------------------------------------------
                         required time                         36.977    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                 21.223    

Slack (MET) :             21.358ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 4.541ns (43.649%)  route 5.863ns (56.351%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 36.812 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.362    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.675 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.587    15.263    ipbus/trans/sm/in20[27]
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.306    15.569 r  ipbus/trans/sm/rmw_result[27]_i_1/O
                         net (fo=1, routed)           0.000    15.569    ipbus/trans/sm/rmw_result[27]
    SLICE_X47Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.437    36.812    ipbus/trans/sm/clk
    SLICE_X47Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[27]/C
                         clock pessimism              0.187    36.999    
                         clock uncertainty           -0.101    36.897    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.029    36.926    ipbus/trans/sm/rmw_result_reg[27]
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                 21.358    

Slack (MET) :             21.400ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 4.427ns (42.720%)  route 5.936ns (57.280%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 36.812 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.248    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.561 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.661    15.222    ipbus/trans/sm/in20[23]
    SLICE_X45Y19         LUT5 (Prop_lut5_I0_O)        0.306    15.528 r  ipbus/trans/sm/rmw_result[23]_i_1/O
                         net (fo=1, routed)           0.000    15.528    ipbus/trans/sm/rmw_result[23]
    SLICE_X45Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.437    36.812    ipbus/trans/sm/clk
    SLICE_X45Y19         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[23]/C
                         clock pessimism              0.187    36.999    
                         clock uncertainty           -0.101    36.897    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)        0.031    36.928    ipbus/trans/sm/rmw_result_reg[23]
  -------------------------------------------------------------------
                         required time                         36.928    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                 21.400    

Slack (MET) :             21.406ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        10.404ns  (logic 4.331ns (41.628%)  route 6.073ns (58.372%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 36.813 - 32.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.612     5.165    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.619 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           2.350     9.969    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.152    10.121 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.925    13.046    ipbus/trans/sm/rx_data[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.348    13.394 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    13.394    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.792 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.792    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.906 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.906    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.020 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.020    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.134    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.468 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.798    15.266    ipbus/trans/sm/in20[17]
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.303    15.569 r  ipbus/trans/sm/rmw_result[17]_i_1/O
                         net (fo=1, routed)           0.000    15.569    ipbus/trans/sm/rmw_result[17]
    SLICE_X46Y18         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.438    36.813    ipbus/trans/sm/clk
    SLICE_X46Y18         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[17]/C
                         clock pessimism              0.187    37.000    
                         clock uncertainty           -0.101    36.898    
    SLICE_X46Y18         FDRE (Setup_fdre_C_D)        0.077    36.975    ipbus/trans/sm/rmw_result_reg[17]
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                         -15.569    
  -------------------------------------------------------------------
                         slack                                 21.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.559     1.474    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X37Y15         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.671    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][11]
    SLICE_X37Y15         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.826     1.986    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X37Y15         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][11]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.075     1.549    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.561     1.476    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X41Y10         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.673    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][6]
    SLICE_X41Y10         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.831     1.991    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X41Y10         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.075     1.551    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.563     1.478    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X49Y12         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     1.675    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][12]
    SLICE_X49Y12         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.832     1.992    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X49Y12         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][12]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.075     1.553    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.561     1.476    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X41Y10         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.673    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][7]
    SLICE_X41Y10         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.831     1.991    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X41Y10         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.071     1.547    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.560     1.475    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y13         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     1.674    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][1]
    SLICE_X44Y13         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.829     1.989    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y13         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.071     1.546    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.562     1.477    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X40Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.058     1.676    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][9]
    SLICE_X40Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.832     1.992    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X40Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.071     1.548    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.560     1.475    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y13         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     1.682    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][0]
    SLICE_X44Y13         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.829     1.989    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y13         FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.075     1.550    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.562     1.477    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X40Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.065     1.684    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][3]
    SLICE_X40Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.832     1.992    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X40Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.075     1.552    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.563     1.478    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.065     1.685    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][4]
    SLICE_X44Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.833     1.993    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y7          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.075     1.553    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.563     1.478    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y9          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.065     1.685    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff[0][8]
    SLICE_X44Y9          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.833     1.993    ALPIDE_status/xpm_cdc_array_single_inst/dest_clk
    SLICE_X44Y9          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X44Y9          FDRE (Hold_fdre_C_D)         0.075     1.553    ALPIDE_status/xpm_cdc_array_single_inst/syncstages_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X1Y3      Data_reg/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y12     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y8      ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y4      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y4      ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y6      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y5      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y3      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X32Y15     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y9      ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X34Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X34Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X41Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X34Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X34Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X32Y15     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y11     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y11     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X30Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X30Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X37Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X37Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X32Y15     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X32Y15     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X45Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X30Y14     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/src_ff_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        9.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.946ns  (required time - arrival time)
  Source:                 addr_s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.941%)  route 1.449ns (76.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X45Y9          FDRE                                         r  addr_s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[1]/Q
                         net (fo=10, routed)          1.449     7.023    Data_reg/addr[1]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.620    
                         clock uncertainty           -0.085    17.536    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.970    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  9.946    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 addr_s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.456ns (24.347%)  route 1.417ns (75.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.566     5.120    DCLK_o_OBUF
    SLICE_X44Y8          FDRE                                         r  addr_s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  addr_s_data_reg[0]/Q
                         net (fo=11, routed)          1.417     6.993    Data_reg/addr[0]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.620    
                         clock uncertainty           -0.085    17.536    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    16.970    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.037ns  (required time - arrival time)
  Source:                 addr_s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.419ns (25.342%)  route 1.234ns (74.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X48Y13         FDRE                                         r  addr_s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  addr_s_data_reg[2]/Q
                         net (fo=8, routed)           1.234     6.772    Data_reg/addr[2]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.634    
                         clock uncertainty           -0.085    17.550    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.741    16.809    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.809    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                 10.037    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 addr_s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.419ns (26.105%)  route 1.186ns (73.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X49Y13         FDRE                                         r  addr_s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  addr_s_data_reg[6]/Q
                         net (fo=7, routed)           1.186     6.724    Data_reg/addr[6]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.634    
                         clock uncertainty           -0.085    17.550    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    16.809    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.809    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.089ns  (required time - arrival time)
  Source:                 addr_s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.670%)  route 1.320ns (74.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X48Y13         FDRE                                         r  addr_s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[5]/Q
                         net (fo=8, routed)           1.320     6.895    Data_reg/addr[5]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.634    
                         clock uncertainty           -0.085    17.550    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.984    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                 10.089    

Slack (MET) :             10.255ns  (required time - arrival time)
  Source:                 addr_s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.456ns (28.329%)  route 1.154ns (71.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X49Y13         FDRE                                         r  addr_s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[7]/Q
                         net (fo=5, routed)           1.154     6.728    Data_reg/addr[7]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.634    
                         clock uncertainty           -0.085    17.550    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    16.984    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 10.255    

Slack (MET) :             10.273ns  (required time - arrival time)
  Source:                 addr_s_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.518ns (32.827%)  route 1.060ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X46Y9          FDRE                                         r  addr_s_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     5.637 r  addr_s_data_reg[9]/Q
                         net (fo=6, routed)           1.060     6.697    Data_reg/addr[9]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.620    
                         clock uncertainty           -0.085    17.536    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    16.970    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                 10.273    

Slack (MET) :             10.327ns  (required time - arrival time)
  Source:                 addr_s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.518ns (33.920%)  route 1.009ns (66.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.562     5.116    DCLK_o_OBUF
    SLICE_X46Y13         FDRE                                         r  addr_s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  addr_s_data_reg[3]/Q
                         net (fo=7, routed)           1.009     6.643    Data_reg/addr[3]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.620    
                         clock uncertainty           -0.085    17.536    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    16.970    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 10.327    

Slack (MET) :             10.475ns  (required time - arrival time)
  Source:                 addr_s_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.518ns (37.555%)  route 0.861ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.562     5.116    DCLK_o_OBUF
    SLICE_X46Y13         FDRE                                         r  addr_s_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.518     5.634 r  addr_s_data_reg[8]/Q
                         net (fo=4, routed)           0.861     6.495    Data_reg/addr[8]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.620    
                         clock uncertainty           -0.085    17.536    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    16.970    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 10.475    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 addr_s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.075%)  route 0.882ns (65.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 17.361 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X48Y13         FDRE                                         r  addr_s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[4]/Q
                         net (fo=9, routed)           0.882     6.457    Data_reg/addr[4]
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.487    17.361    Data_reg/rclk
    RAMB36_X1Y3          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.634    
                         clock uncertainty           -0.085    17.550    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    16.984    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                 10.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ALPIDE_reader/word_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Write_FSM/word_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.398%)  route 0.217ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.561     1.476    ALPIDE_reader/DCLK
    SLICE_X36Y10         FDRE                                         r  ALPIDE_reader/word_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ALPIDE_reader/word_in_reg[7]/Q
                         net (fo=1, routed)           0.217     1.834    ALPIDE_reader/Write_FSM/word_in[7]
    SLICE_X30Y9          FDRE                                         r  ALPIDE_reader/Write_FSM/word_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.831     1.991    ALPIDE_reader/Write_FSM/clk_in
    SLICE_X30Y9          FDRE                                         r  ALPIDE_reader/Write_FSM/word_buff_reg[7]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.053     1.794    ALPIDE_reader/Write_FSM/word_buff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 FIFO_din_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.748%)  route 0.259ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.566     1.481    DCLK_o_OBUF
    SLICE_X52Y5          FDRE                                         r  FIFO_din_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  FIFO_din_reg[10]/Q
                         net (fo=1, routed)           0.259     1.905    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X2Y1          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.878     2.038    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y1          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.856    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ALPIDE_reader/idle_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/xpm_cdc_array_single_inst/src_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.151%)  route 0.272ns (65.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.562     1.477    ALPIDE_reader/DCLK
    SLICE_X33Y8          FDCE                                         r  ALPIDE_reader/idle_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ALPIDE_reader/idle_err_reg/Q
                         net (fo=3, routed)           0.272     1.890    ALPIDE_status/xpm_cdc_array_single_inst/src_in[8]
    SLICE_X41Y8          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/src_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.832     1.992    ALPIDE_status/xpm_cdc_array_single_inst/src_clk
    SLICE_X41Y8          FDRE                                         r  ALPIDE_status/xpm_cdc_array_single_inst/src_ff_reg[8]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.071     1.813    ALPIDE_status/xpm_cdc_array_single_inst/src_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FIFO_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.568%)  route 0.297ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.567     1.482    DCLK_o_OBUF
    SLICE_X52Y1          FDRE                                         r  FIFO_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  FIFO_din_reg[1]/Q
                         net (fo=1, routed)           0.297     1.943    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB36_X2Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.879     2.039    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.561    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.857    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.566     1.481    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X49Y3          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=11, routed)          0.194     1.816    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[4]
    RAMB36_X1Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.878     2.038    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.723    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.979%)  route 0.203ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.566     1.481    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X49Y3          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=11, routed)          0.203     1.825    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[1]
    RAMB36_X1Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.878     2.038    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.723    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FIFO_din_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.736%)  route 0.275ns (68.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.566     1.481    DCLK_o_OBUF
    SLICE_X48Y4          FDRE                                         r  FIFO_din_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.128     1.609 r  FIFO_din_reg[15]/Q
                         net (fo=1, routed)           0.275     1.885    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X1Y1          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.877     2.037    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     1.781    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FIFO_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.698%)  route 0.303ns (70.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.566     1.481    DCLK_o_OBUF
    SLICE_X48Y4          FDRE                                         r  FIFO_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.128     1.609 r  FIFO_din_reg[8]/Q
                         net (fo=1, routed)           0.303     1.912    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X2Y1          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.878     2.038    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y1          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.803    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ALPIDE_reader/d_reg_we_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            d_reg_we1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.544%)  route 0.306ns (68.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.562     1.477    ALPIDE_reader/DCLK
    SLICE_X35Y4          FDCE                                         r  ALPIDE_reader/d_reg_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ALPIDE_reader/d_reg_we_reg/Q
                         net (fo=2, routed)           0.306     1.924    d_reg_we
    SLICE_X41Y7          FDCE                                         r  d_reg_we1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.832     1.992    DCLK_o_OBUF
    SLICE_X41Y7          FDCE                                         r  d_reg_we1_reg/C
                         clock pessimism             -0.250     1.742    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.070     1.812    d_reg_we1_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.325%)  route 0.218ns (60.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.566     1.481    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X49Y4          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=11, routed)          0.218     1.840    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.878     2.038    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.723    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y3      Data_reg/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y1      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y1      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y0      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y0      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y0      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y0      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y1      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y2      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y2      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y2      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y2      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X42Y2      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X44Y5      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X44Y5      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y6      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y6      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y2      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y12     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y13     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y14     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y9      ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y10     ALPIDE_CMD_regs/xpm_cdc_array_single_inst/syncstages_ff_reg[0][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       18.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.485ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.974ns  (logic 0.952ns (15.935%)  route 5.022ns (84.065%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 36.068 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.706    17.342    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.443    36.068    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/C
                         clock pessimism              0.273    36.341    
                         clock uncertainty           -0.085    36.256    
    SLICE_X47Y13         FDRE (Setup_fdre_C_R)       -0.429    35.827    ALPIDE_reader/Read_FSM/word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         35.827    
                         arrival time                         -17.342    
  -------------------------------------------------------------------
                         slack                                 18.485    

Slack (MET) :             18.485ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.974ns  (logic 0.952ns (15.935%)  route 5.022ns (84.065%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 36.068 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.706    17.342    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.443    36.068    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/C
                         clock pessimism              0.273    36.341    
                         clock uncertainty           -0.085    36.256    
    SLICE_X47Y13         FDRE (Setup_fdre_C_R)       -0.429    35.827    ALPIDE_reader/Read_FSM/word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         35.827    
                         arrival time                         -17.342    
  -------------------------------------------------------------------
                         slack                                 18.485    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.829ns  (logic 0.952ns (16.333%)  route 4.877ns (83.667%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.069 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.561    17.197    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.444    36.069    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
                         clock pessimism              0.273    36.342    
                         clock uncertainty           -0.085    36.257    
    SLICE_X47Y12         FDRE (Setup_fdre_C_R)       -0.429    35.828    ALPIDE_reader/Read_FSM/word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         35.828    
                         arrival time                         -17.197    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.829ns  (logic 0.952ns (16.333%)  route 4.877ns (83.667%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.069 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.561    17.197    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.444    36.069    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
                         clock pessimism              0.273    36.342    
                         clock uncertainty           -0.085    36.257    
    SLICE_X47Y12         FDRE (Setup_fdre_C_R)       -0.429    35.828    ALPIDE_reader/Read_FSM/word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         35.828    
                         arrival time                         -17.197    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.829ns  (logic 0.952ns (16.333%)  route 4.877ns (83.667%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.069 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.561    17.197    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.444    36.069    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
                         clock pessimism              0.273    36.342    
                         clock uncertainty           -0.085    36.257    
    SLICE_X47Y12         FDRE (Setup_fdre_C_R)       -0.429    35.828    ALPIDE_reader/Read_FSM/word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         35.828    
                         arrival time                         -17.197    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.632ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.829ns  (logic 0.952ns (16.333%)  route 4.877ns (83.667%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 36.069 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.561    17.197    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.444    36.069    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                         clock pessimism              0.273    36.342    
                         clock uncertainty           -0.085    36.257    
    SLICE_X47Y12         FDRE (Setup_fdre_C_R)       -0.429    35.828    ALPIDE_reader/Read_FSM/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         35.828    
                         arrival time                         -17.197    
  -------------------------------------------------------------------
                         slack                                 18.632    

Slack (MET) :             18.770ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.693ns  (logic 0.952ns (16.723%)  route 4.741ns (83.277%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 36.071 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.425    17.060    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.446    36.071    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[17]/C
                         clock pessimism              0.273    36.344    
                         clock uncertainty           -0.085    36.259    
    SLICE_X47Y10         FDRE (Setup_fdre_C_R)       -0.429    35.830    ALPIDE_reader/Read_FSM/word_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         35.830    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                 18.770    

Slack (MET) :             18.770ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.693ns  (logic 0.952ns (16.723%)  route 4.741ns (83.277%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 36.071 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.425    17.060    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.446    36.071    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[18]/C
                         clock pessimism              0.273    36.344    
                         clock uncertainty           -0.085    36.259    
    SLICE_X47Y10         FDRE (Setup_fdre_C_R)       -0.429    35.830    ALPIDE_reader/Read_FSM/word_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         35.830    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                 18.770    

Slack (MET) :             18.770ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.693ns  (logic 0.952ns (16.723%)  route 4.741ns (83.277%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 36.071 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.425    17.060    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.446    36.071    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[19]/C
                         clock pessimism              0.273    36.344    
                         clock uncertainty           -0.085    36.259    
    SLICE_X47Y10         FDRE (Setup_fdre_C_R)       -0.429    35.830    ALPIDE_reader/Read_FSM/word_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         35.830    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                 18.770    

Slack (MET) :             18.770ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.693ns  (logic 0.952ns (16.723%)  route 4.741ns (83.277%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 36.071 - 31.250 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 11.368 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.564    11.368    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    11.824 f  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.955    12.779    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X46Y8          LUT4 (Prop_lut4_I2_O)        0.124    12.903 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_7/O
                         net (fo=1, routed)           0.733    13.636    ALPIDE_reader/Read_FSM/word_buff[7]_i_7_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I1_O)        0.124    13.760 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.951    14.711    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.835 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.677    15.512    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.636 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.425    17.060    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.446    36.071    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y10         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[20]/C
                         clock pessimism              0.273    36.344    
                         clock uncertainty           -0.085    36.259    
    SLICE_X47Y10         FDRE (Setup_fdre_C_R)       -0.429    35.830    ALPIDE_reader/Read_FSM/word_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         35.830    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                 18.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.243 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     7.892 r  ALPIDE_reader/Read_FSM/word_reg[0]/Q
                         net (fo=2, routed)           0.121     8.014    ALPIDE_reader/Read_FSM/word_reg_n_0_[0]
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.045     8.059 r  ALPIDE_reader/Read_FSM/word_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     8.059    ALPIDE_reader/Read_FSM/mux4_out[0]
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.833     8.243    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                         clock pessimism             -0.499     7.744    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.121     7.865    ALPIDE_reader/Read_FSM/word_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                           8.059    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.243 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X45Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/word_reg[6]/Q
                         net (fo=2, routed)           0.147     8.017    ALPIDE_reader/Read_FSM/word_reg_n_0_[6]
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.045     8.062 r  ALPIDE_reader/Read_FSM/word_buff[6]_i_1/O
                         net (fo=1, routed)           0.000     8.062    ALPIDE_reader/Read_FSM/mux4_out[6]
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.833     8.243    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                         clock pessimism             -0.499     7.744    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.121     7.865    ALPIDE_reader/Read_FSM/word_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                           8.062    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.243 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X45Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/word_reg[3]/Q
                         net (fo=2, routed)           0.117     7.987    ALPIDE_reader/Read_FSM/word_reg_n_0_[3]
    SLICE_X45Y7          LUT6 (Prop_lut6_I5_O)        0.045     8.032 r  ALPIDE_reader/Read_FSM/word[3]_i_1/O
                         net (fo=1, routed)           0.000     8.032    ALPIDE_reader/Read_FSM/word[3]_i_1_n_0
    SLICE_X45Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.833     8.243    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X45Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/C
                         clock pessimism             -0.515     7.728    
    SLICE_X45Y7          FDRE (Hold_fdre_C_D)         0.091     7.819    ALPIDE_reader/Read_FSM/word_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.819    
                         arrival time                           8.032    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.896%)  route 0.153ns (52.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.242 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.153     8.023    ALPIDE_reader/Read_FSM/word_cnt
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.832     8.242    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism             -0.514     7.728    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.071     7.799    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.799    
                         arrival time                           8.023    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.779%)  route 0.195ns (51.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.243 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X45Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.195     8.065    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X46Y8          LUT6 (Prop_lut6_I4_O)        0.045     8.110 r  ALPIDE_reader/Read_FSM/word[0]_i_1/O
                         net (fo=1, routed)           0.000     8.110    ALPIDE_reader/Read_FSM/word[0]_i_1_n_0
    SLICE_X46Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.833     8.243    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
                         clock pessimism             -0.499     7.744    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.120     7.864    ALPIDE_reader/Read_FSM/word_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.864    
                         arrival time                           8.110    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.286%)  route 0.170ns (47.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 7.730 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.565     7.730    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     7.871 r  ALPIDE_reader/Read_FSM/word_reg[4]/Q
                         net (fo=2, routed)           0.170     8.041    ALPIDE_reader/Read_FSM/word_reg_n_0_[4]
    SLICE_X48Y6          LUT5 (Prop_lut5_I0_O)        0.045     8.086 r  ALPIDE_reader/Read_FSM/word_buff[4]_i_1/O
                         net (fo=1, routed)           0.000     8.086    ALPIDE_reader/Read_FSM/mux4_out[4]
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                         clock pessimism             -0.499     7.747    
    SLICE_X48Y6          FDRE (Hold_fdre_C_D)         0.092     7.839    ALPIDE_reader/Read_FSM/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.839    
                         arrival time                           8.086    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.399%)  route 0.198ns (51.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.243 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X45Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/word_reg[3]/Q
                         net (fo=2, routed)           0.198     8.068    ALPIDE_reader/Read_FSM/word_reg_n_0_[3]
    SLICE_X46Y7          LUT5 (Prop_lut5_I0_O)        0.045     8.113 r  ALPIDE_reader/Read_FSM/word_buff[3]_i_1/O
                         net (fo=1, routed)           0.000     8.113    ALPIDE_reader/Read_FSM/mux4_out[3]
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.833     8.243    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                         clock pessimism             -0.499     7.744    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.120     7.864    ALPIDE_reader/Read_FSM/word_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.864    
                         arrival time                           8.113    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.242 - 6.250 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 7.727 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.562     7.727    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     7.868 r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.118     7.986    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     8.094 r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.094    ALPIDE_reader/Read_FSM/data0[24]
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.832     8.242    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                         clock pessimism             -0.515     7.727    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.105     7.832    ALPIDE_reader/Read_FSM/word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.832    
                         arrival time                           8.094    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 8.240 - 6.250 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 7.726 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.561     7.726    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     7.867 r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/Q
                         net (fo=2, routed)           0.118     7.985    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[28]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     8.093 r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.093    ALPIDE_reader/Read_FSM/data0[28]
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.830     8.240    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                         clock pessimism             -0.514     7.726    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.105     7.831    ALPIDE_reader/Read_FSM/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -7.831    
                         arrival time                           8.093    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.243 - 6.250 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y9          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     7.989    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[16]
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     8.097 r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.097    ALPIDE_reader/Read_FSM/data0[16]
    SLICE_X47Y9          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.833     8.243    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X47Y9          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[16]/C
                         clock pessimism             -0.515     7.728    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.105     7.833    ALPIDE_reader/Read_FSM/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.833    
                         arrival time                           8.097    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y4    ALPIDE_reader/MMCM/BUFGCE_clk_out2/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y43     ALPIDE_reader/MMCM/clk2_en_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X46Y7      ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y43     ALPIDE_reader/MMCM/clk2_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y6      ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y43     ALPIDE_reader/MMCM/clk2_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y13     ALPIDE_reader/Read_FSM/word_cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y13     ALPIDE_reader/Read_FSM/word_cnt_reg[30]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X37Y6      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_200_in
  To Clock:  s_clk_200_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_200_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y9    Inst_system_clocks/buf200/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  s_fb_txclk_in
  To Clock:  s_fb_txclk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_fb_txclk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    Inst_system_clocks/BUFG_SYS_CLK_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_phy_clk_in
  To Clock:  s_phy_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_phy_clk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Inst_system_clocks/BUFG_TDC_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/free_i_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.456ns (7.063%)  route 6.000ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.000    11.560    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X10Y31         FDSE                                         r  ipbus/udp_if/tx_ram_selector/free_i_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.441    12.816    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X10Y31         FDSE                                         r  ipbus/udp_if/tx_ram_selector/free_i_reg[9]/C
                         clock pessimism              0.187    13.003    
                         clock uncertainty           -0.082    12.921    
    SLICE_X10Y31         FDSE (Setup_fdse_C_S)       -0.524    12.397    ipbus/udp_if/tx_ram_selector/free_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/send_pending_i_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.456ns (7.063%)  route 6.000ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.000    11.560    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X10Y31         FDRE                                         r  ipbus/udp_if/tx_ram_selector/send_pending_i_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.441    12.816    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X10Y31         FDRE                                         r  ipbus/udp_if/tx_ram_selector/send_pending_i_reg[11]/C
                         clock pessimism              0.187    13.003    
                         clock uncertainty           -0.082    12.921    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    12.397    ipbus/udp_if/tx_ram_selector/send_pending_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/send_pending_i_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.456ns (7.063%)  route 6.000ns (92.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.000    11.560    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X10Y31         FDRE                                         r  ipbus/udp_if/tx_ram_selector/send_pending_i_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.441    12.816    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X10Y31         FDRE                                         r  ipbus/udp_if/tx_ram_selector/send_pending_i_reg[9]/C
                         clock pessimism              0.187    13.003    
                         clock uncertainty           -0.082    12.921    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    12.397    ipbus/udp_if/tx_ram_selector/send_pending_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/clean_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 0.456ns (7.069%)  route 5.995ns (92.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 12.814 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.995    11.555    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X8Y30          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.439    12.814    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X8Y30          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[3]/C
                         clock pessimism              0.187    13.001    
                         clock uncertainty           -0.082    12.919    
    SLICE_X8Y30          FDRE (Setup_fdre_C_R)       -0.524    12.395    ipbus/udp_if/tx_ram_selector/clean_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/free_i_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.456ns (7.078%)  route 5.987ns (92.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.987    11.546    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X10Y32         FDSE                                         r  ipbus/udp_if/tx_ram_selector/free_i_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.443    12.818    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X10Y32         FDSE                                         r  ipbus/udp_if/tx_ram_selector/free_i_reg[10]/C
                         clock pessimism              0.187    13.005    
                         clock uncertainty           -0.082    12.923    
    SLICE_X10Y32         FDSE (Setup_fdse_C_S)       -0.524    12.399    ipbus/udp_if/tx_ram_selector/free_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/free_i_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.456ns (7.078%)  route 5.987ns (92.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        5.987    11.546    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X10Y32         FDSE                                         r  ipbus/udp_if/tx_ram_selector/free_i_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.443    12.818    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X10Y32         FDSE                                         r  ipbus/udp_if/tx_ram_selector/free_i_reg[11]/C
                         clock pessimism              0.187    13.005    
                         clock uncertainty           -0.082    12.923    
    SLICE_X10Y32         FDSE (Setup_fdse_C_S)       -0.524    12.399    ipbus/udp_if/tx_ram_selector/free_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/clean_i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.456ns (7.006%)  route 6.052ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.052    11.612    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[12]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    12.466    ipbus/udp_if/tx_ram_selector/clean_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/clean_i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.456ns (7.006%)  route 6.052ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.052    11.612    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[13]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    12.466    ipbus/udp_if/tx_ram_selector/clean_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/clean_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.456ns (7.006%)  route 6.052ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.052    11.612    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[4]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    12.466    ipbus/udp_if/tx_ram_selector/clean_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/clean_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 0.456ns (7.006%)  route 6.052ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.550     5.104    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.052    11.612    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X6Y33          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[6]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    12.466    ipbus/udp_if/tx_ram_selector/clean_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.049%)  route 0.178ns (48.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y23         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]/Q
                         net (fo=1, routed)           0.178     1.786    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[7]
    SLICE_X35Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  ipbus/udp_if/rx_packet_parser/pkt_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.831    ipbus/udp_if/rx_packet_parser/p_1_in[15]
    SLICE_X35Y23         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.816     1.976    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y23         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[15]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.091     1.817    ipbus/udp_if/rx_packet_parser/pkt_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.887%)  route 0.219ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X36Y23         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.219     1.813    ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0_n_0
    SLICE_X30Y22         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.819     1.979    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X30Y22         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57/CLK
                         clock pessimism             -0.250     1.729    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.785    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_57
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ARP/buf_to_load_int_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ARP/shift_buf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.256%)  route 0.162ns (41.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.554     1.469    ipbus/udp_if/ARP/mac_clk
    SLICE_X36Y20         FDSE                                         r  ipbus/udp_if/ARP/buf_to_load_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDSE (Prop_fdse_C_Q)         0.128     1.597 r  ipbus/udp_if/ARP/buf_to_load_int_reg[30]/Q
                         net (fo=2, routed)           0.162     1.759    ipbus/udp_if/ARP/buf_to_load_int_reg_n_0_[30]
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.098     1.857 r  ipbus/udp_if/ARP/shift_buf[30]_i_1/O
                         net (fo=1, routed)           0.000     1.857    ipbus/udp_if/ARP/p_1_in[30]
    SLICE_X35Y18         FDRE                                         r  ipbus/udp_if/ARP/shift_buf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.822     1.982    ipbus/udp_if/ARP/mac_clk
    SLICE_X35Y18         FDRE                                         r  ipbus/udp_if/ARP/shift_buf_reg[30]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.092     1.824    ipbus/udp_if/ARP/shift_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.569%)  route 0.180ns (58.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.553     1.468    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y28         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[99]/Q
                         net (fo=1, routed)           0.180     1.776    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[99]
    SLICE_X34Y28         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.819     1.979    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y28         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X34Y28         FDSE (Hold_fdse_C_D)         0.006     1.735    ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/pkt_mask_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/pkt_mask_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.548%)  route 0.216ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.559     1.474    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X33Y35         FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  ipbus/udp_if/IPADDR/pkt_mask_reg[25]/Q
                         net (fo=1, routed)           0.216     1.831    ipbus/udp_if/IPADDR/p_2_in[26]
    SLICE_X36Y34         FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.826     1.986    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X36Y34         FDSE                                         r  ipbus/udp_if/IPADDR/pkt_mask_reg[26]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X36Y34         FDSE (Hold_fdse_C_D)         0.046     1.782    ipbus/udp_if/IPADDR/pkt_mask_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.378ns (88.360%)  route 0.050ns (11.640%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.567     1.482    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_reg[6]/Q
                         net (fo=1, routed)           0.049     1.695    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr[6]
    SLICE_X9Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     1.740    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[4]_i_3_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.855 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.856    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[4]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.910 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.834     1.995    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X9Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.855    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.874%)  route 0.263ns (65.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.565     1.480    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X9Y52          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay_reg[5]/Q
                         net (fo=1, routed)           0.263     1.885    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay[5]
    SLICE_X12Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.836     1.996    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X12Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[5]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.076     1.827    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[50]__1/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__1/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.783%)  route 0.211ns (62.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.563     1.478    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X36Y45         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[50]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDSE (Prop_fdse_C_Q)         0.128     1.606 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[50]__1/Q
                         net (fo=1, routed)           0.211     1.817    ipbus/udp_if/rx_packet_parser/pkt_data_reg[50]__1_n_0
    SLICE_X35Y43         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.831     1.991    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y43         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__1/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.017     1.758    ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.704%)  route 0.265ns (65.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.565     1.480    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X9Y52          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay_reg[3]/Q
                         net (fo=1, routed)           0.265     1.887    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_delay[3]
    SLICE_X12Y45         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.836     1.996    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X12Y45         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[3]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.076     1.827    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_data_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[24]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[32]__0/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.031%)  route 0.218ns (62.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.553     1.468    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y21         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[24]__0/Q
                         net (fo=1, routed)           0.218     1.814    ipbus/udp_if/rx_packet_parser/pkt_data_reg[24]__0_n_0
    SLICE_X30Y20         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[32]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.821     1.981    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X30Y20         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[32]__0/C
                         clock pessimism             -0.250     1.731    
    SLICE_X30Y20         FDSE (Hold_fdse_C_D)         0.023     1.754    ipbus/udp_if/rx_packet_parser/pkt_data_reg[32]__0
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x2_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y12     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8      ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4      ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3      ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_62/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___pkt_data_reg_r_52/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl4___pkt_data_reg_r_62/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl5___pkt_data_reg_r_63/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___pkt_data_reg_r_51/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___pkt_data_reg_r_51/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_67/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y47     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_60/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_67/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y44     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_62/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y47     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_60/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y23     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y23     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___pkt_data_reg_r_52/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y23     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y23     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x4_in
  To Clock:  s_sysclk_x4_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x4_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y8    Inst_system_clocks/BUFG_SYS_CLK_x4/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       34.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.287     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     0.963 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.077    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.322     1.325    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.477     0.848    
                         clock uncertainty            0.035     0.884    
    SLICE_X8Y56          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.014    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X3Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/Q
                         net (fo=20, routed)          0.066     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/CONTROL_MATCH_reg[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.055 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/MULTICAST_MATCH_i_1/O
                         net (fo=1, routed)           0.000     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg_0
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/C
                         clock pessimism             -0.473     0.816    
                         clock uncertainty            0.035     0.852    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     0.973    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.485     0.803    
                         clock uncertainty            0.035     0.839    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.075     0.914    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.954 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync0
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/C
                         clock pessimism             -0.488     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.075     0.924    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.816    
                         clock uncertainty            0.035     0.852    
    SLICE_X6Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.996    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/Q
                         net (fo=2, routed)           0.068     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/C
                         clock pessimism             -0.485     0.801    
                         clock uncertainty            0.035     0.837    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.078     0.915    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y74          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/Q
                         net (fo=5, routed)           0.127     1.068    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/Q[1]
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
                         clock pessimism             -0.468     0.818    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y73          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.963    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
                            (rising edge-triggered cell FDSE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y73          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDSE (Prop_fdse_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/Q
                         net (fo=2, routed)           0.098     1.040    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.045     1.085 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0/O
                         net (fo=1, routed)           0.000     1.085    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0__0
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/C
                         clock pessimism             -0.472     0.814    
                         clock uncertainty            0.035     0.850    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.120     0.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.169     1.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X6Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.995    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.257     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/Q
                         net (fo=2, routed)           0.103     1.049    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0_n_0
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/C
                         clock pessimism             -0.473     0.818    
                         clock uncertainty            0.035     0.854    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.121     0.975    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.172%)  route 0.600ns (56.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.600     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             28.332ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.699ns  (logic 0.952ns (25.739%)  route 2.747ns (74.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           1.302     1.758    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.124     1.882 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.670     2.552    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.363     3.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.163 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.411     3.575    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.699    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 28.332    

Slack (MET) :             30.348ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.681ns  (logic 0.580ns (34.494%)  route 1.101ns (65.506%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           1.101     1.557    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X0Y58          LUT4 (Prop_lut4_I0_O)        0.124     1.681 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.681    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X0Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 30.348    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.569ns  (logic 0.580ns (36.967%)  route 0.989ns (63.033%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.989     1.445    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     1.569 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             30.489ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.542ns  (logic 0.718ns (46.565%)  route 0.824ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.824     1.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.299     1.542 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.542    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 30.489    

Slack (MET) :             30.563ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.468ns  (logic 0.718ns (48.921%)  route 0.750ns (51.079%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.750     1.169    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.299     1.468 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.468    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X1Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                 30.563    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.933%)  route 0.819ns (56.067%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.819     1.337    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.461 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.636ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.648%)  route 0.813ns (58.352%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.813     1.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.393 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.393    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 30.636    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.778%)  route 0.808ns (58.222%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=2, routed)           0.808     1.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[14]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     1.388 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.388    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_6
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.380ns  (logic 0.580ns (42.026%)  route 0.800ns (57.974%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.800     1.256    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.380 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.380    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 30.651    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       34.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.295ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.937ns (16.520%)  route 4.735ns (83.480%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.830     8.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.327     8.912 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     8.912    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.709    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.175    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.031    43.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         43.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 34.295    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.102ns (19.376%)  route 4.585ns (80.624%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.741     8.647    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.771    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     8.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.983    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[11]
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.064    43.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.534ns (26.921%)  route 4.164ns (73.079%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.419     3.715 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          1.367     5.082    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y54         LUT5 (Prop_lut5_I3_O)        0.299     5.381 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           0.652     6.033    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.157 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.776     6.933    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.057 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.618     7.675    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.116     7.791 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.469     8.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.328     8.588 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.282     8.870    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     8.994    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.474ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.131ns (20.286%)  route 4.444ns (79.714%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.600     8.506    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     8.630    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I0_O)      0.241     8.871 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.871    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[6]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 34.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.263     0.808    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X7Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.949 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/Q
                         net (fo=1, routed)           0.056     1.005    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data3[7]
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[7]_i_1/O
                         net (fo=1, routed)           0.000     1.050    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[7]
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.296     1.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/C
                         clock pessimism             -0.475     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.120     0.976    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/Q
                         net (fo=5, routed)           0.199     1.197    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[4]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
                         clock uncertainty            0.035     0.933    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.116    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.288     0.833    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/tx_axi_clk
    SLICE_X11Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/Q
                         net (fo=2, routed)           0.067     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_ENABLE
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.322     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/C
                         clock pessimism             -0.476     0.846    
                         clock uncertainty            0.035     0.881    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.487     0.806    
                         clock uncertainty            0.035     0.841    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.075     0.916    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.141     0.952 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.811    
                         clock uncertainty            0.035     0.846    
    SLICE_X5Y52          FDPE (Hold_fdpe_C_D)         0.075     0.921    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.488     0.811    
                         clock uncertainty            0.035     0.846    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.075     0.921    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.179%)  route 0.228ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.228     1.203    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
                         clock uncertainty            0.035     0.933    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.116    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.015    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.488     0.809    
                         clock uncertainty            0.035     0.844    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.075     0.919    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     0.971 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/Q
                         net (fo=7, routed)           0.080     1.051    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[2]
    SLICE_X14Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.096 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.319     1.319    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/C
                         clock pessimism             -0.476     0.843    
                         clock uncertainty            0.035     0.878    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.120     0.998    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.087     1.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.107 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.476     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.120     1.002    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.524ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.580ns (11.659%)  route 4.395ns (88.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.460     8.218    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X0Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 34.524    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.528ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.580ns (11.669%)  route 4.390ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.455     8.213    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SR[0]
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.701    43.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X1Y69          FDRE (Setup_fdre_C_R)       -0.429    42.742    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         42.742    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                 34.528    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[3]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[4]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    

Slack (MET) :             34.537ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.580ns (11.687%)  route 4.383ns (88.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 43.058 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         2.935     6.634    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1/O
                         net (fo=15, routed)          1.448     8.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.702    43.058    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]/C
                         clock pessimism              0.149    43.207    
                         clock uncertainty           -0.035    43.172    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    42.743    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[5]
  -------------------------------------------------------------------
                         required time                         42.743    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 34.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.287     0.835    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.128     0.963 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.077    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.322     1.325    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X8Y56          SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.477     0.848    
                         clock uncertainty            0.035     0.884    
    SLICE_X8Y56          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.014    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X3Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG7_reg[0]/Q
                         net (fo=20, routed)          0.066     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/CONTROL_MATCH_reg[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.055 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/MULTICAST_MATCH_i_1/O
                         net (fo=1, routed)           0.000     1.055    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg_0
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg/C
                         clock pessimism             -0.473     0.816    
                         clock uncertainty            0.035     0.852    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     0.973    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/MULTICAST_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X7Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.485     0.803    
                         clock uncertainty            0.035     0.839    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.075     0.914    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.954 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync0
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/rx_axi_clk
    SLICE_X1Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1/C
                         clock pessimism             -0.488     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.075     0.924    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_rx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.088    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X6Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.816    
                         clock uncertainty            0.035     0.852    
    SLICE_X6Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.996    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3_reg/Q
                         net (fo=2, routed)           0.068     1.010    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg3
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg/C
                         clock pessimism             -0.485     0.801    
                         clock uncertainty            0.035     0.837    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.078     0.915    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_er_reg4_reg
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X5Y74          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RXD_REG1_reg[1]/Q
                         net (fo=5, routed)           0.127     1.068    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/Q[1]
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y73          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
                         clock pessimism             -0.468     0.818    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y73          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.963    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y73          FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDSE (Prop_fdse_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample_reg/Q
                         net (fo=2, routed)           0.098     1.040    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/promiscuous_mode_sample
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.045     1.085 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0/O
                         net (fo=1, routed)           0.000     1.085    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid0__0
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X6Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg/C
                         clock pessimism             -0.472     0.814    
                         clock uncertainty            0.035     0.850    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.120     0.970    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_filtered_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.169     1.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X6Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X6Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.995    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.257     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X7Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg/Q
                         net (fo=2, routed)           0.103     1.049    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_i_1__0_n_0
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X6Y69          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg/C
                         clock pessimism             -0.473     0.818    
                         clock uncertainty            0.035     0.854    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.121     0.975    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.755%)  route 0.611ns (57.245%))
  Logic Levels:           0  
  Clock Path Skew:        -2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.178ns = ( 37.178 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.625    37.178    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X1Y57          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456    37.634 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.611    38.245    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/clk
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)       -0.047    42.774    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.774    
                         arrival time                         -38.245    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.106%)  route 0.512ns (52.894%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456    37.632 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.512    38.144    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.093    42.728    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -38.144    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.957ns  (logic 0.456ns (47.631%)  route 0.501ns (52.369%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    37.632 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.501    38.134    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.061    42.760    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                         -38.134    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.957ns  (logic 0.456ns (47.631%)  route 0.501ns (52.369%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.456    37.632 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.501    38.134    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.058    42.763    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         42.763    
                         arrival time                         -38.134    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.820ns  (logic 0.456ns (55.629%)  route 0.364ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456    37.632 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.364    37.996    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.062    42.759    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         42.759    
                         arrival time                         -37.996    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.780ns  (logic 0.456ns (58.492%)  route 0.324ns (41.508%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456    37.632 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.324    37.956    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.095    42.726    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         42.726    
                         arrival time                         -37.956    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.818ns  (logic 0.456ns (55.777%)  route 0.362ns (44.223%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.456    37.632 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.362    37.994    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)       -0.047    42.774    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         42.774    
                         arrival time                         -37.994    
  -------------------------------------------------------------------
                         slack                                  4.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.123     1.770    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.075     1.623    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.065%)  route 0.125ns (46.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.125     1.772    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.071     1.619    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.738%)  route 0.117ns (45.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.117     1.764    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.046     1.594    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.568%)  route 0.175ns (55.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.175     1.823    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.072     1.620    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.568%)  route 0.175ns (55.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.175     1.823    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.070     1.618    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.197%)  route 0.178ns (55.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.178     1.826    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X7Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.047     1.595    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.364%)  route 0.227ns (61.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.592     1.507    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X1Y57          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.227     1.875    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/clk
    SLICE_X2Y53          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.075     1.623    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.172%)  route 0.600ns (56.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.600     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             28.332ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.699ns  (logic 0.952ns (25.739%)  route 2.747ns (74.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           1.302     1.758    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.124     1.882 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.670     2.552    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.363     3.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.163 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.411     3.575    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.699    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 28.332    

Slack (MET) :             30.348ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.681ns  (logic 0.580ns (34.494%)  route 1.101ns (65.506%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           1.101     1.557    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X0Y58          LUT4 (Prop_lut4_I0_O)        0.124     1.681 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.681    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X0Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 30.348    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.569ns  (logic 0.580ns (36.967%)  route 0.989ns (63.033%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.989     1.445    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     1.569 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             30.489ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.542ns  (logic 0.718ns (46.565%)  route 0.824ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.824     1.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.299     1.542 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.542    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 30.489    

Slack (MET) :             30.563ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.468ns  (logic 0.718ns (48.921%)  route 0.750ns (51.079%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.750     1.169    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.299     1.468 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.468    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X1Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                 30.563    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.933%)  route 0.819ns (56.067%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.819     1.337    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.461 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.636ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.648%)  route 0.813ns (58.352%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.813     1.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.393 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.393    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 30.636    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.778%)  route 0.808ns (58.222%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=2, routed)           0.808     1.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[14]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     1.388 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.388    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_6
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.380ns  (logic 0.580ns (42.026%)  route 0.800ns (57.974%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.800     1.256    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.380 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.380    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 30.651    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.610ns (11.578%)  route 4.658ns (88.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.753     8.508    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X0Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X0Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.610ns (11.588%)  route 4.654ns (88.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 43.060 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.749     8.504    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_2
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.707    43.060    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y63          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]/C
                         clock pessimism              0.149    43.209    
                         clock uncertainty           -0.035    43.173    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.632    42.541    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/quanta_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.541    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.295ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 0.937ns (16.520%)  route 4.735ns (83.480%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 43.062 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.905     7.601    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.154     7.755 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1/O
                         net (fo=7, routed)           0.830     8.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.327     8.912 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1/O
                         net (fo=1, routed)           0.000     8.912    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_1
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.709    43.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X5Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg/C
                         clock pessimism              0.149    43.211    
                         clock uncertainty           -0.035    43.175    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)        0.031    43.206    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_dec_reg
  -------------------------------------------------------------------
                         required time                         43.206    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 34.295    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.102ns (19.376%)  route 4.585ns (80.624%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.741     8.647    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.771 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3/O
                         net (fo=1, routed)           0.000     8.771    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[11]_i_3_n_0
    SLICE_X11Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     8.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.983    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[11]
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.064    43.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.320ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.534ns (26.921%)  route 4.164ns (73.079%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.419     3.715 f  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tvalid_reg/Q
                         net (fo=20, routed)          1.367     5.082    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X13Y54         LUT5 (Prop_lut5_I3_O)        0.299     5.381 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           0.652     6.033    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.157 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.776     6.933    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I2_O)        0.124     7.057 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.618     7.675    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X14Y51         LUT3 (Prop_lut3_I0_O)        0.116     7.791 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           0.469     8.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.328     8.588 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.282     8.870    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     8.994    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 34.320    

Slack (MET) :             34.474ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.131ns (20.286%)  route 4.444ns (79.714%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.828     4.641    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.765 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=39, routed)          2.016     6.782    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X7Y51          LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=13, routed)          1.600     8.506    eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2/O
                         net (fo=1, routed)           0.000     8.630    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[6]_i_2_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I0_O)      0.241     8.871 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.871    eth_mac_block_1/user_side_FIFO/tx_fifo_i/p_1_in__0[6]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.113    43.345    eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         43.345    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                 34.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.808ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.263     0.808    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X7Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.949 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]/Q
                         net (fo=1, routed)           0.056     1.005    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data3[7]
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control[7]_i_1/O
                         net (fo=1, routed)           0.000     1.050    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[7]
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.296     1.296    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X6Y61          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]/C
                         clock pessimism             -0.475     0.821    
                         clock uncertainty            0.035     0.856    
    SLICE_X6Y61          FDRE (Hold_fdre_C_D)         0.120     0.976    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/Q
                         net (fo=5, routed)           0.199     1.197    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[4]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
                         clock uncertainty            0.035     0.933    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.116    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.288     0.833    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/tx_axi_clk
    SLICE_X11Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_ENABLE_reg/Q
                         net (fo=2, routed)           0.067     1.041    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_ENABLE
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.086 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1/O
                         net (fo=1, routed)           0.000     1.086    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.322     1.322    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg/C
                         clock pessimism             -0.476     0.846    
                         clock uncertainty            0.035     0.881    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CDS_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X7Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.487     0.806    
                         clock uncertainty            0.035     0.841    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.075     0.916    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDPE (Prop_fdpe_C_Q)         0.141     0.952 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.811    
                         clock uncertainty            0.035     0.846    
    SLICE_X5Y52          FDPE (Hold_fdpe_C_D)         0.075     0.921    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.008    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync0
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.488     0.811    
                         clock uncertainty            0.035     0.846    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.075     0.921    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.179%)  route 0.228ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.228     1.203    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
                         clock uncertainty            0.035     0.933    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.116    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.015    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.488     0.809    
                         clock uncertainty            0.035     0.844    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.075     0.919    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     0.971 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[2]/Q
                         net (fo=7, routed)           0.080     1.051    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[2]
    SLICE_X14Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.096 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.096    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[2]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.319     1.319    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y65         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]/C
                         clock pessimism             -0.476     0.843    
                         clock uncertainty            0.035     0.878    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.120     0.998    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X11Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141     0.975 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.087     1.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.107 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X10Y54         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.476     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.120     1.002    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.172%)  route 0.600ns (56.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.600     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X0Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             28.332ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.699ns  (logic 0.952ns (25.739%)  route 2.747ns (74.261%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           1.302     1.758    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I1_O)        0.124     1.882 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.670     2.552    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.124     2.676 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.363     3.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     3.163 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.411     3.575    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124     3.699 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.699    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X5Y59          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 28.332    

Slack (MET) :             30.348ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.681ns  (logic 0.580ns (34.494%)  route 1.101ns (65.506%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           1.101     1.557    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X0Y58          LUT4 (Prop_lut4_I0_O)        0.124     1.681 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.681    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X0Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 30.348    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.569ns  (logic 0.580ns (36.967%)  route 0.989ns (63.033%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.989     1.445    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     1.569 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             30.489ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.542ns  (logic 0.718ns (46.565%)  route 0.824ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.824     1.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.299     1.542 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.542    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 30.489    

Slack (MET) :             30.563ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.468ns  (logic 0.718ns (48.921%)  route 0.750ns (51.079%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.750     1.169    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.299     1.468 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.468    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X1Y58          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                 30.563    

Slack (MET) :             30.570ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.461ns  (logic 0.642ns (43.933%)  route 0.819ns (56.067%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.819     1.337    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.461 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                 30.570    

Slack (MET) :             30.636ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.648%)  route 0.813ns (58.352%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.813     1.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.393 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.393    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 30.636    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.778%)  route 0.808ns (58.222%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=2, routed)           0.808     1.264    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[14]
    SLICE_X3Y60          LUT4 (Prop_lut4_I0_O)        0.124     1.388 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.388    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_6
    SLICE_X3Y60          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.380ns  (logic 0.580ns (42.026%)  route 0.800ns (57.974%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.800     1.256    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.124     1.380 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.380    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 30.651    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.315%)  route 0.678ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 37.123 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.569    37.123    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y46          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    37.641 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.678    38.319    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000    43.066    
                         clock uncertainty           -0.247    42.819    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)       -0.095    42.724    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.724    
                         arrival time                         -38.319    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.312ns  (logic 0.518ns (39.489%)  route 0.794ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 43.120 - 40.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 37.123 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.569    37.123    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y46          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518    37.641 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.794    38.435    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X8Y52          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.767    43.120    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X8Y52          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000    43.120    
                         clock uncertainty           -0.247    42.873    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)       -0.024    42.849    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.849    
                         arrival time                         -38.435    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.271%)  route 0.602ns (53.729%))
  Logic Levels:           0  
  Clock Path Skew:        -2.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    5.190ns = ( 37.190 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.636    37.190    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X6Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518    37.708 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.602    38.309    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X6Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X6Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000    43.066    
                         clock uncertainty           -0.247    42.819    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)       -0.047    42.772    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.772    
                         arrival time                         -38.309    
  -------------------------------------------------------------------
                         slack                                  4.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.559%)  route 0.213ns (56.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.594     1.509    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X6Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.213     1.886    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X6Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X6Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.299    
                         clock uncertainty            0.247     1.546    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.075     1.621    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.328%)  route 0.314ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.566     1.481    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y46          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.314     1.959    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X8Y52          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X8Y52          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     1.323    
                         clock uncertainty            0.247     1.570    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.085     1.655    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.033%)  route 0.318ns (65.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.566     1.481    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y46          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.318     1.963    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     1.299    
                         clock uncertainty            0.247     1.546    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.046     1.592    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_ipb_i

Setup :            1  Failing Endpoint ,  Worst Slack       -0.280ns,  Total Violation       -0.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.834ns  (logic 0.456ns (24.867%)  route 1.378ns (75.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 36.811 - 32.000 ) 
    Source Clock Delay      (SCD):    5.104ns = ( 35.104 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552    35.104    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.456    35.560 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.378    36.938    Inst_system_clocks/rst
    SLICE_X47Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.436    36.811    Inst_system_clocks/clko_ipb
    SLICE_X47Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism              0.180    36.991    
                         clock uncertainty           -0.266    36.724    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)       -0.067    36.657    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         36.657    
                         arrival time                         -36.938    
  -------------------------------------------------------------------
                         slack                                 -0.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.718%)  route 0.655ns (82.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.655     2.265    Inst_system_clocks/rst
    SLICE_X47Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.822     1.982    Inst_system_clocks/clko_ipb
    SLICE_X47Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism             -0.245     1.737    
                         clock uncertainty            0.266     2.004    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.070     2.074    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        2.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.190ns  (logic 1.058ns (25.248%)  route 3.132ns (74.752%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y25         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    29.556 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           1.260    30.816    ipbus/trans/cfg/vec_in[120]
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.152    30.968 r  ipbus/trans/cfg/dout[24]_INST_0/O
                         net (fo=1, routed)           0.436    31.404    ipbus/trans/sm/cfg_din[24]
    SLICE_X49Y20         LUT5 (Prop_lut5_I2_O)        0.326    31.730 r  ipbus/trans/sm/tx_data[24]_INST_0/O
                         net (fo=1, routed)           0.502    32.232    ipbus/trans/iface/tx_data[24]
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.124    32.356 r  ipbus/trans/iface/trans_out[wdata][24]_INST_0/O
                         net (fo=1, routed)           0.934    33.290    ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X1Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.479    36.853    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.947    
                         clock uncertainty           -0.221    36.726    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    35.989    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.989    
                         arrival time                         -33.290    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.129ns  (logic 1.058ns (25.621%)  route 3.071ns (74.379%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 36.860 - 32.000 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 29.102 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.548    29.102    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y23         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456    29.558 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/Q
                         net (fo=4, routed)           0.970    30.528    ipbus/trans/cfg/vec_in[97]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.152    30.680 r  ipbus/trans/cfg/dout[1]_INST_0/O
                         net (fo=1, routed)           0.654    31.333    ipbus/trans/sm/cfg_din[1]
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.326    31.659 r  ipbus/trans/sm/tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.464    32.123    ipbus/trans/iface/tx_data[1]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.247 r  ipbus/trans/iface/trans_out[wdata][1]_INST_0/O
                         net (fo=1, routed)           0.984    33.231    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.486    36.860    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.954    
                         clock uncertainty           -0.221    36.733    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.996    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                         -33.231    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.091ns  (logic 1.058ns (25.864%)  route 3.033ns (74.136%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 36.861 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y25         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    29.556 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/Q
                         net (fo=4, routed)           1.267    30.823    ipbus/trans/cfg/vec_in[124]
    SLICE_X48Y22         LUT3 (Prop_lut3_I2_O)        0.152    30.975 r  ipbus/trans/cfg/dout[28]_INST_0/O
                         net (fo=1, routed)           0.436    31.411    ipbus/trans/sm/cfg_din[28]
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.326    31.737 r  ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.490    32.227    ipbus/trans/iface/tx_data[28]
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.124    32.351 r  ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           0.839    33.190    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.487    36.861    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.094    36.955    
                         clock uncertainty           -0.221    36.734    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    35.997    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                         -33.190    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.059ns  (logic 1.058ns (26.066%)  route 3.001ns (73.934%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y25         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDSE (Prop_fdse_C_Q)         0.456    29.556 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           0.913    30.469    ipbus/trans/cfg/vec_in[105]
    SLICE_X42Y22         LUT3 (Prop_lut3_I2_O)        0.150    30.619 r  ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           0.469    31.088    ipbus/trans/sm/cfg_din[9]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.328    31.416 r  ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           0.455    31.871    ipbus/trans/iface/tx_data[9]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.124    31.995 r  ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           1.163    33.159    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.957    
                         clock uncertainty           -0.221    36.736    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.999    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                         -33.159    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.906%)  route 2.874ns (73.094%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 36.861 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y25         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456    29.556 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[30]/Q
                         net (fo=4, routed)           1.257    30.812    ipbus/trans/cfg/vec_in[126]
    SLICE_X49Y22         LUT3 (Prop_lut3_I2_O)        0.152    30.964 r  ipbus/trans/cfg/dout[30]_INST_0/O
                         net (fo=1, routed)           0.436    31.401    ipbus/trans/sm/cfg_din[30]
    SLICE_X49Y22         LUT5 (Prop_lut5_I2_O)        0.326    31.727 r  ipbus/trans/sm/tx_data[30]_INST_0/O
                         net (fo=1, routed)           0.502    32.229    ipbus/trans/iface/tx_data[30]
    SLICE_X48Y22         LUT5 (Prop_lut5_I4_O)        0.124    32.353 r  ipbus/trans/iface/trans_out[wdata][30]_INST_0/O
                         net (fo=1, routed)           0.679    33.032    ipbus/udp_if/ipbus_tx_ram/tx_dia[30]
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.487    36.861    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.094    36.955    
                         clock uncertainty           -0.221    36.734    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.997    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                         -33.032    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.898ns  (logic 1.120ns (28.736%)  route 2.778ns (71.264%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 36.861 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y24         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518    29.618 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/Q
                         net (fo=4, routed)           0.839    30.457    ipbus/trans/cfg/vec_in[127]
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.152    30.609 r  ipbus/trans/cfg/dout[31]_INST_0/O
                         net (fo=1, routed)           0.677    31.286    ipbus/trans/sm/cfg_din[31]
    SLICE_X48Y23         LUT5 (Prop_lut5_I2_O)        0.326    31.612 r  ipbus/trans/sm/tx_data[31]_INST_0/O
                         net (fo=1, routed)           0.444    32.056    ipbus/trans/iface/tx_data[31]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124    32.180 r  ipbus/trans/iface/trans_out[wdata][31]_INST_0/O
                         net (fo=1, routed)           0.817    32.997    ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.487    36.861    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.094    36.955    
                         clock uncertainty           -0.221    36.734    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.997    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         35.997    
                         arrival time                         -32.997    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.937%)  route 2.990ns (77.063%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 36.855 - 32.000 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 29.102 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.548    29.102    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X42Y26         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.518    29.620 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/Q
                         net (fo=4, routed)           0.787    30.407    ipbus/trans/cfg/vec_in[115]
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    30.531 r  ipbus/trans/cfg/dout[19]_INST_0/O
                         net (fo=1, routed)           0.586    31.117    ipbus/trans/sm/cfg_din[19]
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.124    31.241 r  ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           0.573    31.814    ipbus/trans/iface/tx_data[19]
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    31.938 r  ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           1.044    32.982    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.481    36.855    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.094    36.949    
                         clock uncertainty           -0.221    36.728    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.991    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         35.991    
                         arrival time                         -32.982    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.836ns  (logic 1.058ns (27.578%)  route 2.778ns (72.422%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 36.860 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y24         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.456    29.556 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/Q
                         net (fo=4, routed)           0.759    30.314    ipbus/trans/cfg/vec_in[99]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.150    30.464 r  ipbus/trans/cfg/dout[3]_INST_0/O
                         net (fo=1, routed)           0.577    31.041    ipbus/trans/sm/cfg_din[3]
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.328    31.369 r  ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.582    31.951    ipbus/trans/iface/tx_data[3]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.075 r  ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           0.862    32.936    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.486    36.860    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.954    
                         clock uncertainty           -0.221    36.733    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.996    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                         -32.936    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.817ns  (logic 1.056ns (27.663%)  route 2.761ns (72.337%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.100ns = ( 29.100 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.546    29.100    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y25         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDSE (Prop_fdse_C_Q)         0.456    29.556 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           0.769    30.325    ipbus/trans/cfg/vec_in[101]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.150    30.475 r  ipbus/trans/cfg/dout[5]_INST_0/O
                         net (fo=1, routed)           0.591    31.066    ipbus/trans/sm/cfg_din[5]
    SLICE_X47Y20         LUT6 (Prop_lut6_I1_O)        0.326    31.392 r  ipbus/trans/sm/tx_data[5]_INST_0/O
                         net (fo=1, routed)           0.403    31.795    ipbus/trans/iface/tx_data[5]
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124    31.919 r  ipbus/trans/iface/trans_out[wdata][5]_INST_0/O
                         net (fo=1, routed)           0.998    32.917    ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.094    36.957    
                         clock uncertainty           -0.221    36.736    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.999    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                         -32.917    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.782ns  (logic 0.828ns (21.895%)  route 2.954ns (78.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.102ns = ( 29.102 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.548    29.102    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X41Y26         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDSE (Prop_fdse_C_Q)         0.456    29.558 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/Q
                         net (fo=4, routed)           1.186    30.743    ipbus/trans/cfg/vec_in[102]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.124    30.867 r  ipbus/trans/cfg/dout[6]_INST_0/O
                         net (fo=1, routed)           0.490    31.357    ipbus/trans/sm/cfg_din[6]
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    31.481 r  ipbus/trans/sm/tx_data[6]_INST_0/O
                         net (fo=1, routed)           0.296    31.777    ipbus/trans/iface/tx_data[6]
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124    31.901 r  ipbus/trans/iface/trans_out[wdata][6]_INST_0/O
                         net (fo=1, routed)           0.983    32.883    ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y2          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.094    36.957    
                         clock uncertainty           -0.221    36.736    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.999    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                         -32.883    
  -------------------------------------------------------------------
                         slack                                  3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.562%)  route 0.634ns (79.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.634     2.269    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X13Y20         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.825     1.985    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X13Y20         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.198     1.787    
                         clock uncertainty            0.221     2.009    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.070     2.079    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.817%)  route 0.650ns (82.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.560     1.475    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X13Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.650     2.267    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X12Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.828     1.988    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.221     2.012    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.059     2.071    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.148ns (19.830%)  route 0.598ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.598     2.218    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X12Y20         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.825     1.985    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y20         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.198     1.787    
                         clock uncertainty            0.221     2.009    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.007     2.016    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.276ns (24.092%)  route 0.870ns (75.908%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.550     1.465    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y24         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/Q
                         net (fo=4, routed)           0.195     1.801    ipbus/trans/cfg/vec_in[108]
    SLICE_X43Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  ipbus/trans/cfg/dout[12]_INST_0/O
                         net (fo=1, routed)           0.109     1.956    ipbus/trans/sm/cfg_din[12]
    SLICE_X42Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.001 r  ipbus/trans/sm/tx_data[12]_INST_0/O
                         net (fo=1, routed)           0.246     2.246    ipbus/trans/iface/tx_data[12]
    SLICE_X46Y24         LUT5 (Prop_lut5_I4_O)        0.045     2.291 r  ipbus/trans/iface/trans_out[wdata][12]_INST_0/O
                         net (fo=1, routed)           0.320     2.611    ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.866     2.026    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism             -0.198     1.829    
                         clock uncertainty            0.221     2.050    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.346    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.276ns (24.108%)  route 0.869ns (75.892%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X44Y24         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/Q
                         net (fo=4, routed)           0.244     1.852    ipbus/trans/cfg/vec_in[110]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  ipbus/trans/cfg/dout[14]_INST_0/O
                         net (fo=1, routed)           0.225     2.122    ipbus/trans/sm/cfg_din[14]
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.045     2.167 r  ipbus/trans/sm/tx_data[14]_INST_0/O
                         net (fo=1, routed)           0.106     2.273    ipbus/trans/iface/tx_data[14]
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.045     2.318 r  ipbus/trans/iface/trans_out[wdata][14]_INST_0/O
                         net (fo=1, routed)           0.293     2.611    ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.866     2.026    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism             -0.198     1.829    
                         clock uncertainty            0.221     2.050    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.346    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.276ns (23.924%)  route 0.878ns (76.076%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y23         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/Q
                         net (fo=4, routed)           0.208     1.815    ipbus/trans/cfg/vec_in[112]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  ipbus/trans/cfg/dout[16]_INST_0/O
                         net (fo=1, routed)           0.135     1.995    ipbus/trans/sm/cfg_din[16]
    SLICE_X43Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.040 r  ipbus/trans/sm/tx_data[16]_INST_0/O
                         net (fo=1, routed)           0.141     2.181    ipbus/trans/iface/tx_data[16]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.045     2.226 r  ipbus/trans/iface/trans_out[wdata][16]_INST_0/O
                         net (fo=1, routed)           0.394     2.620    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.864     2.024    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.198     1.827    
                         clock uncertainty            0.221     2.048    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.344    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.141ns (15.679%)  route 0.758ns (84.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.562     1.477    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X11Y13         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=19, routed)          0.758     2.377    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[0]
    SLICE_X9Y16          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.829     1.989    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X9Y16          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.198     1.791    
                         clock uncertainty            0.221     2.013    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.070     2.083    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.148ns (17.620%)  route 0.692ns (82.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.557     1.472    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X12Y29         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=27, routed)          0.692     2.312    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[3]
    SLICE_X14Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.825     1.985    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y29         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.198     1.787    
                         clock uncertainty            0.221     2.009    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)        -0.002     2.007    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.276ns (23.090%)  route 0.919ns (76.910%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.550     1.465    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X39Y24         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           0.206     1.813    ipbus/trans/cfg/vec_in[106]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.858 r  ipbus/trans/cfg/dout[10]_INST_0/O
                         net (fo=1, routed)           0.099     1.957    ipbus/trans/sm/cfg_din[10]
    SLICE_X42Y23         LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           0.116     2.118    ipbus/trans/iface/tx_data[10]
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.045     2.163 r  ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           0.497     2.661    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.872     2.032    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism             -0.198     1.835    
                         clock uncertainty            0.221     2.056    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.352    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.341ns (28.762%)  route 0.845ns (71.238%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.551     1.466    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y23         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/Q
                         net (fo=4, routed)           0.397     2.005    ipbus/trans/cfg/vec_in[122]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.044     2.049 r  ipbus/trans/cfg/dout[26]_INST_0/O
                         net (fo=1, routed)           0.141     2.190    ipbus/trans/sm/cfg_din[26]
    SLICE_X46Y20         LUT5 (Prop_lut5_I2_O)        0.111     2.301 r  ipbus/trans/sm/tx_data[26]_INST_0/O
                         net (fo=1, routed)           0.054     2.355    ipbus/trans/iface/tx_data[26]
    SLICE_X46Y20         LUT5 (Prop_lut5_I4_O)        0.045     2.400 r  ipbus/trans/iface/trans_out[wdata][26]_INST_0/O
                         net (fo=1, routed)           0.252     2.652    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X1Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.863     2.023    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.221     2.047    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.343    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       13.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.911ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.565ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/chip_id_err_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.833%)  route 3.848ns (80.167%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           1.625    13.455    ALPIDE_reader/word_out[4]
    SLICE_X35Y9          LUT6 (Prop_lut6_I2_O)        0.124    13.579 r  ALPIDE_reader/chip_id_err_i_7/O
                         net (fo=1, routed)           0.820    14.399    ALPIDE_reader/chip_id_err_i_7_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.523 f  ALPIDE_reader/chip_id_err_i_5/O
                         net (fo=1, routed)           0.959    15.482    ALPIDE_reader/chip_id_err_i_5_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.606 r  ALPIDE_reader/chip_id_err_i_2/O
                         net (fo=1, routed)           0.444    16.050    ALPIDE_reader/chip_id_err_i_2_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.174 r  ALPIDE_reader/chip_id_err_i_1/O
                         net (fo=1, routed)           0.000    16.174    ALPIDE_reader/chip_id_err_i_1_n_0
    SLICE_X36Y6          FDCE                                         r  ALPIDE_reader/chip_id_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X36Y6          FDCE                                         r  ALPIDE_reader/chip_id_err_reg/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X36Y6          FDCE (Setup_fdce_C_D)        0.029    29.739    ALPIDE_reader/chip_id_err_reg
  -------------------------------------------------------------------
                         required time                         29.739    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                 13.565    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        2.163ns  (logic 0.518ns (23.948%)  route 1.645ns (76.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 11.370 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.566    11.370    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    11.888 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           1.645    13.533    ALPIDE_reader/word_out[0]
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[16]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.067    29.643    ALPIDE_reader/data_FIFO_reg[16]
  -------------------------------------------------------------------
                         required time                         29.643    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                 16.110    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.909ns  (logic 0.478ns (25.037%)  route 1.431ns (74.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 11.370 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.566    11.370    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.478    11.848 r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/Q
                         net (fo=6, routed)           1.431    13.279    ALPIDE_reader/word_out[7]
    SLICE_X36Y3          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X36Y3          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[7]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)       -0.252    29.458    ALPIDE_reader/data_FIFO_reg[7]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.226ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.839ns  (logic 0.478ns (25.997%)  route 1.361ns (74.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 11.370 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.566    11.370    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.478    11.848 r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/Q
                         net (fo=6, routed)           1.361    13.208    ALPIDE_reader/word_out[7]
    SLICE_X37Y4          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X37Y4          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[23]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.276    29.434    ALPIDE_reader/data_FIFO_reg[23]
  -------------------------------------------------------------------
                         required time                         29.434    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                 16.226    

Slack (MET) :             16.400ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.835ns  (logic 0.518ns (28.233%)  route 1.317ns (71.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 11.370 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.566    11.370    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    11.888 r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/Q
                         net (fo=6, routed)           1.317    13.205    ALPIDE_reader/word_out[6]
    SLICE_X37Y4          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X37Y4          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[22]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.105    29.605    ALPIDE_reader/data_FIFO_reg[22]
  -------------------------------------------------------------------
                         required time                         29.605    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                 16.400    

Slack (MET) :             16.497ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.746ns  (logic 0.456ns (26.114%)  route 1.290ns (73.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           1.290    13.120    ALPIDE_reader/word_out[2]
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[18]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.093    29.617    ALPIDE_reader/data_FIFO_reg[18]
  -------------------------------------------------------------------
                         required time                         29.617    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 16.497    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.695ns  (logic 0.456ns (26.900%)  route 1.239ns (73.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           1.239    13.069    ALPIDE_reader/word_out[1]
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[17]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.093    29.617    ALPIDE_reader/data_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                         29.617    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.721ns  (logic 0.518ns (30.099%)  route 1.203ns (69.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 11.370 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.566    11.370    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    11.888 r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/Q
                         net (fo=6, routed)           1.203    13.091    ALPIDE_reader/word_out[3]
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[19]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.058    29.652    ALPIDE_reader/data_FIFO_reg[19]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -13.091    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.613ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.705ns  (logic 0.518ns (30.387%)  route 1.187ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 29.828 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 11.370 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.566    11.370    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X46Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.518    11.888 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           1.187    13.074    ALPIDE_reader/word_out[0]
    SLICE_X50Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.453    29.828    ALPIDE_reader/DCLK
    SLICE_X50Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[0]/C
                         clock pessimism              0.095    29.923    
                         clock uncertainty           -0.205    29.718    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)       -0.031    29.687    ALPIDE_reader/data_FIFO_reg[0]
  -------------------------------------------------------------------
                         required time                         29.687    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                 16.613    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.635ns  (logic 0.456ns (27.888%)  route 1.179ns (72.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           1.179    13.009    ALPIDE_reader/word_out[4]
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.445    29.820    ALPIDE_reader/DCLK
    SLICE_X35Y2          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[20]/C
                         clock pessimism              0.095    29.915    
                         clock uncertainty           -0.205    29.710    
    SLICE_X35Y2          FDRE (Setup_fdre_C_D)       -0.062    29.648    ALPIDE_reader/data_FIFO_reg[20]
  -------------------------------------------------------------------
                         required time                         29.648    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                 16.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.911ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (61.154%)  route 0.090ns (38.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           0.090     7.962    ALPIDE_reader/word_out[2]
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.836     1.996    ALPIDE_reader/DCLK
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[2]/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.047     2.051    ALPIDE_reader/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           7.962    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.948ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.841%)  route 0.154ns (52.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           0.154     8.026    ALPIDE_reader/word_out[4]
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.836     1.996    ALPIDE_reader/DCLK
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[4]/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.075     2.079    ALPIDE_reader/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           8.026    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.954ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           0.132     8.004    ALPIDE_reader/word_out[1]
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.836     1.996    ALPIDE_reader/DCLK
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[1]/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.047     2.051    ALPIDE_reader/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           8.004    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.974ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.078%)  route 0.152ns (51.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           0.152     8.025    ALPIDE_reader/word_out[4]
    SLICE_X48Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.836     1.996    ALPIDE_reader/DCLK
    SLICE_X48Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[12]/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.047     2.051    ALPIDE_reader/data_FIFO_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           8.025    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.988ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/busy_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.392%)  route 0.177ns (55.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns = ( 7.728 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.563     7.728    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     7.869 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.177     8.046    ALPIDE_reader/Read_FSM/word_cnt
    SLICE_X34Y4          FDRE                                         r  ALPIDE_reader/Read_FSM/busy_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.831     1.991    ALPIDE_reader/Read_FSM/clk_in
    SLICE_X34Y4          FDRE                                         r  ALPIDE_reader/Read_FSM/busy_signal_reg/C
                         clock pessimism             -0.197     1.794    
                         clock uncertainty            0.205     1.999    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.059     2.058    ALPIDE_reader/Read_FSM/busy_signal_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           8.046    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.011ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.834%)  route 0.213ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/Q
                         net (fo=6, routed)           0.213     8.085    ALPIDE_reader/word_out[5]
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.836     1.996    ALPIDE_reader/DCLK
    SLICE_X49Y6          FDRE                                         r  ALPIDE_reader/data_reg_reg[5]/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.071     2.075    ALPIDE_reader/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           8.085    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.802%)  route 0.188ns (57.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           0.188     8.061    ALPIDE_reader/word_out[4]
    SLICE_X48Y8          FDRE                                         r  ALPIDE_reader/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.835     1.995    ALPIDE_reader/DCLK
    SLICE_X48Y8          FDRE                                         r  ALPIDE_reader/data_reg_reg[12]/C
                         clock pessimism             -0.197     1.798    
                         clock uncertainty            0.205     2.003    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.047     2.050    ALPIDE_reader/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           8.061    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.017ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.241%)  route 0.218ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/Q
                         net (fo=6, routed)           0.218     8.091    ALPIDE_reader/word_out[5]
    SLICE_X48Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.836     1.996    ALPIDE_reader/DCLK
    SLICE_X48Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[13]/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X48Y5          FDRE (Hold_fdre_C_D)         0.070     2.074    ALPIDE_reader/data_FIFO_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           8.091    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.026ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.101%)  route 0.211ns (59.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           0.211     8.083    ALPIDE_reader/word_out[1]
    SLICE_X50Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.837     1.997    ALPIDE_reader/DCLK
    SLICE_X50Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[9]/C
                         clock pessimism             -0.197     1.800    
                         clock uncertainty            0.205     2.005    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.052     2.057    ALPIDE_reader/data_FIFO_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           8.083    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.027ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.252%)  route 0.218ns (60.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X48Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           0.218     8.091    ALPIDE_reader/word_out[2]
    SLICE_X50Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.837     1.997    ALPIDE_reader/DCLK
    SLICE_X50Y5          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[10]/C
                         clock pessimism             -0.197     1.800    
                         clock uncertainty            0.205     2.005    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.059     2.064    ALPIDE_reader/data_FIFO_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           8.091    
  -------------------------------------------------------------------
                         slack                                  6.027    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.642ns (46.223%)  route 0.747ns (53.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 11.070 - 6.250 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.564     5.118    ALPIDE_reader/DCLK
    SLICE_X34Y4          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.747     6.383    ALPIDE_reader/Read_FSM/strt
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.124     6.507 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     6.507    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    11.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     7.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587     9.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.445    11.070    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.095    11.165    
                         clock uncertainty           -0.205    10.960    
    SLICE_X37Y6          FDCE (Setup_fdce_C_D)        0.029    10.989    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.642ns (46.289%)  route 0.745ns (53.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 11.070 - 6.250 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         1.564     5.118    ALPIDE_reader/DCLK
    SLICE_X34Y4          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.636 f  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.745     6.381    ALPIDE_reader/Read_FSM/strt
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.505 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     6.505    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X37Y6          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    11.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     7.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587     9.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.445    11.070    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.095    11.165    
                         clock uncertainty           -0.205    10.960    
    SLICE_X37Y6          FDPE (Setup_fdpe_C_D)        0.031    10.991    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.991    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  4.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.623ns  (arrival time - required time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@25.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.922%)  route 0.278ns (57.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.242 - 6.250 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 26.477 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    25.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    25.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551    26.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    25.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489    25.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.562    26.477    ALPIDE_reader/DCLK
    SLICE_X34Y4          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    26.641 f  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.278    26.919    ALPIDE_reader/Read_FSM/strt
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.045    26.964 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    26.964    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X37Y6          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.832     8.242    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism             -0.197     8.045    
                         clock uncertainty            0.205     8.250    
    SLICE_X37Y6          FDPE (Hold_fdpe_C_D)         0.092     8.342    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.342    
                         arrival time                          26.964    
  -------------------------------------------------------------------
                         slack                                 18.623    

Slack (MET) :             18.624ns  (arrival time - required time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@25.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.922%)  route 0.278ns (57.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 8.242 - 6.250 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 26.477 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    25.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    25.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551    26.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    25.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489    25.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=465, routed)         0.562    26.477    ALPIDE_reader/DCLK
    SLICE_X34Y4          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164    26.641 r  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.278    26.919    ALPIDE_reader/Read_FSM/strt
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.045    26.964 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000    26.964    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.832     8.242    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X37Y6          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism             -0.197     8.045    
                         clock uncertainty            0.205     8.250    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.091     8.341    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.341    
                         arrival time                          26.964    
  -------------------------------------------------------------------
                         slack                                 18.624    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        5.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.456ns (11.872%)  route 3.385ns (88.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X3Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           3.385     7.083    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X2Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.520    12.895    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/clk
    SLICE_X2Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.895    
                         clock uncertainty           -0.247    12.647    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)       -0.047    12.600    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  5.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.141ns (8.086%)  route 1.603ns (91.914%))
  Logic Levels:           0  
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X3Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     0.954 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           1.603     2.557    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X2Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.867     2.027    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/clk
    SLICE_X2Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.247     2.274    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.075     2.349    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        4.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.456ns (10.472%)  route 3.899ns (89.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.809     3.299    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     3.755 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           3.899     7.653    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/clk
    SLICE_X14Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.058    12.520    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.419ns (10.074%)  route 3.740ns (89.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419     3.715 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           3.740     7.455    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.254    12.324    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.548%)  route 3.867ns (89.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     3.752 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           3.867     7.619    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.081    12.497    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.419ns (10.133%)  route 3.716ns (89.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.419     3.715 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           3.716     7.431    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.230    12.348    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.456ns (10.821%)  route 3.758ns (89.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     3.752 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           3.758     7.510    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)       -0.028    12.550    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.456ns (10.932%)  route 3.715ns (89.068%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.456     3.752 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           3.715     7.467    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.067    12.511    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.456ns (10.843%)  route 3.750ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.456     3.752 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           3.750     7.501    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)       -0.031    12.547    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.456ns (11.133%)  route 3.640ns (88.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     3.752 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           3.640     7.391    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.067    12.511    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.511    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.456ns (10.951%)  route 3.708ns (89.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           3.708     7.404    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X7Y47          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.518    12.893    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/clk
    SLICE_X7Y47          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.893    
                         clock uncertainty           -0.247    12.645    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)       -0.103    12.542    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.456ns (11.367%)  route 3.555ns (88.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     3.752 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           3.555     7.307    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)       -0.045    12.533    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.141ns (8.260%)  route 1.566ns (91.740%))
  Logic Levels:           0  
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X7Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.952 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           1.566     2.518    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X7Y47          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.865     2.025    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/clk
    SLICE_X7Y47          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000     2.025    
                         clock uncertainty            0.247     2.272    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.063     2.335    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.486%)  route 1.520ns (91.514%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           1.520     2.496    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X14Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X14Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.059     2.303    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.141ns (8.433%)  route 1.531ns (91.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           1.531     2.507    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.066     2.310    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.141ns (8.461%)  route 1.526ns (91.539%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           1.526     2.501    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.059     2.303    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.141ns (8.424%)  route 1.533ns (91.576%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/Q
                         net (fo=1, routed)           1.533     2.509    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[3]
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.063     2.307    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.128ns (7.857%)  route 1.501ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     0.963 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/Q
                         net (fo=1, routed)           1.501     2.464    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[6]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.016     2.260    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.141ns (8.412%)  route 1.535ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           1.535     2.511    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.063     2.307    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.141ns (8.371%)  route 1.543ns (91.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X15Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           1.543     2.519    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.070     2.314    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.141ns (8.369%)  route 1.544ns (91.631%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           1.544     2.520    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.070     2.314    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.128ns (7.739%)  route 1.526ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X13Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     0.963 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           1.526     2.489    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X13Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.019     2.263    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  s_sysclk_x2_in

Setup :            1  Failing Endpoint ,  Worst Slack       -0.226ns,  Total Violation       -0.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.796ns  (logic 0.456ns (25.384%)  route 1.340ns (74.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 36.809 - 32.000 ) 
    Source Clock Delay      (SCD):    5.104ns = ( 35.104 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552    35.104    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.456    35.560 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.340    36.900    Inst_system_clocks/rst
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.434    36.809    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism              0.180    36.989    
                         clock uncertainty           -0.247    36.742    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)       -0.067    36.675    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                         -36.900    
  -------------------------------------------------------------------
                         slack                                 -0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.543%)  route 0.619ns (81.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/sysclk_p
    SLICE_X47Y27         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.619     2.230    Inst_system_clocks/rst
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.821     1.981    Inst_system_clocks/sysclk_x2_o
    SLICE_X45Y27         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism             -0.245     1.736    
                         clock uncertainty            0.247     1.984    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.070     2.054    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 0.952ns (17.688%)  route 4.430ns (82.312%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.559     5.113    ipbus/trans/sm/clk
    SLICE_X44Y16         FDRE                                         r  ipbus/trans/sm/hdr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  ipbus/trans/sm/hdr_reg[7]/Q
                         net (fo=49, routed)          1.028     6.597    ipbus/trans/sm/trans_type[3]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  ipbus/trans/sm/ipb_out[ipb_strobe]_INST_0/O
                         net (fo=12, routed)          0.989     7.709    fabric/ipb_in[ipb_strobe]
    SLICE_X40Y17         LUT4 (Prop_lut4_I2_O)        0.124     7.833 r  fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=8, routed)           0.346     8.179    ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X40Y18         LUT5 (Prop_lut5_I2_O)        0.124     8.303 r  ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.466     8.769    ipbus/trans/iface/tx_we
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.893 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          1.601    10.495    ipbus/udp_if/clock_crossing_if/we
    SLICE_X34Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.438    12.813    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X34Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.094    12.907    
                         clock uncertainty           -0.221    12.685    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)       -0.056    12.629    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.693%)  route 4.248ns (90.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 12.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.553     5.107    Inst_system_clocks/clko_ipb
    SLICE_X47Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=223, routed)         4.248     9.811    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X28Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.442    12.817    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.094    12.911    
                         clock uncertainty           -0.221    12.689    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.067    12.622    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.510%)  route 1.767ns (79.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 12.808 - 8.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.550     5.104    ipbus/trans/cfg/clk
    SLICE_X45Y22         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456     5.560 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.767     7.327    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X45Y23         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.433    12.808    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X45Y23         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.094    12.902    
                         clock uncertainty           -0.221    12.680    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)       -0.067    12.613    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.518ns (23.534%)  route 1.683ns (76.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 12.813 - 8.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.555     5.109    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.683     7.310    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X15Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.438    12.813    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X15Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.094    12.907    
                         clock uncertainty           -0.221    12.685    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)       -0.047    12.638    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.478ns (25.927%)  route 1.366ns (74.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 12.810 - 8.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         1.555     5.109    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.366     6.952    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.810    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.094    12.904    
                         clock uncertainty           -0.221    12.682    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)       -0.208    12.474    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  5.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.148ns (20.944%)  route 0.559ns (79.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.556     1.471    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.559     2.178    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.821     1.981    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.198     1.783    
                         clock uncertainty            0.221     2.005    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.005     2.010    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.246%)  route 0.646ns (79.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.556     1.471    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.646     2.281    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X15Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.824     1.984    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X15Y21         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.198     1.786    
                         clock uncertainty            0.221     2.008    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.075     2.083    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.333%)  route 0.722ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.554     1.469    ipbus/trans/cfg/clk
    SLICE_X45Y22         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.722     2.333    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X45Y23         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.819     1.979    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X45Y23         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism             -0.198     1.781    
                         clock uncertainty            0.221     2.003    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.070     2.073    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.186ns (17.701%)  route 0.865ns (82.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.557     1.472    ipbus/trans/iface/clk
    SLICE_X47Y18         FDRE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.247     1.861    ipbus/trans/iface/first
    SLICE_X46Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.906 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.617     2.523    ipbus/udp_if/clock_crossing_if/we
    SLICE_X34Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.825     1.985    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X34Y34         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.198     1.787    
                         clock uncertainty            0.221     2.009    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.090     2.099    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.141ns (6.656%)  route 1.977ns (93.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=647, routed)         0.554     1.469    Inst_system_clocks/clko_ipb
    SLICE_X47Y28         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=223, routed)         1.977     3.588    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X28Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.828     1.988    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y35         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.221     2.012    
    SLICE_X28Y35         FDRE (Hold_fdre_C_D)         0.070     2.082    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  1.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       37.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             38.266ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.858%)  route 0.816ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 43.053 - 40.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.731     3.224    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     3.680 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.816     4.496    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.697    43.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.202    
                         clock uncertainty           -0.035    43.167    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405    42.762    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.762    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 38.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.744%)  route 0.407ns (74.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.407     1.349    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.814    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.092     0.722    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       37.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             38.266ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.858%)  route 0.816ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 43.053 - 40.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.731     3.224    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     3.680 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.816     4.496    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.697    43.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.202    
                         clock uncertainty           -0.035    43.167    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405    42.762    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.762    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 38.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.744%)  route 0.407ns (74.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.407     1.349    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.814    
                         clock uncertainty            0.035     0.850    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.092     0.758    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       38.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       38.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       37.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             38.266ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.858%)  route 0.816ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 43.053 - 40.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.731     3.224    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     3.680 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.816     4.496    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.697    43.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.202    
                         clock uncertainty           -0.035    43.167    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405    42.762    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.762    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 38.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.744%)  route 0.407ns (74.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.407     1.349    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.814    
                         clock uncertainty            0.035     0.850    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.092     0.758    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.794    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       37.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.361    42.821    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             37.771ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.671%)  route 1.392ns (75.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.750     3.243    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     3.699 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         1.392     5.091    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X2Y54          FDPE (Recov_fdpe_C_PRE)     -0.319    42.863    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.863    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 37.771    

Slack (MET) :             38.266ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.858%)  route 0.816ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 43.053 - 40.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.731     3.224    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     3.680 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.816     4.496    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.697    43.053    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.202    
                         clock uncertainty           -0.035    43.167    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405    42.762    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.762    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 38.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.744%)  route 0.407ns (74.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.407     1.349    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y76          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y76          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.814    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.092     0.722    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.266     0.814    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     0.955 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.626     1.582    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X2Y54          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X2Y54          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
    SLICE_X2Y54          FDPE (Remov_fdpe_C_PRE)     -0.071     0.758    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.831    
                         clock uncertainty            0.035     0.866    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.771    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    

Slack (MET) :             38.491ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.066ns = ( 43.066 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.634     4.329    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.713    43.066    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.215    
                         clock uncertainty           -0.035    43.179    
    SLICE_X5Y52          FDPE (Recov_fdpe_C_PRE)     -0.359    42.820    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.820    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                 38.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y51          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         0.236     1.187    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X5Y52          FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.299     1.299    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X5Y52          FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.831    
    SLICE_X5Y52          FDPE (Remov_fdpe_C_PRE)     -0.095     0.736    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.752ns (54.307%)  route 1.474ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          1.061     8.330    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y25         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.809    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.752ns (54.307%)  route 1.474ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          1.061     8.330    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y25         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.809    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.752ns (54.307%)  route 1.474ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          1.061     8.330    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y25         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.809    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.752ns (54.307%)  route 1.474ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          1.061     8.330    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y25         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.437    14.809    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.627    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 1.752ns (57.720%)  route 1.283ns (42.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.870     8.139    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y29         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.443    14.815    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y29         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X48Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.633    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.752ns (60.477%)  route 1.145ns (39.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.731     8.001    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y28         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X48Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.752ns (60.477%)  route 1.145ns (39.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.731     8.001    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y28         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X48Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.752ns (60.477%)  route 1.145ns (39.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.731     8.001    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y28         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X48Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.752ns (60.477%)  route 1.145ns (39.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.731     8.001    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y28         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.442    14.814    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X48Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 1.752ns (60.632%)  route 1.138ns (39.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.552     5.104    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.732 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.414     7.145    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     7.269 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.724     7.993    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y26         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.439    14.811    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X48Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.629    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.336%)  route 0.415ns (43.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.269     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y27         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.336%)  route 0.415ns (43.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.269     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y27         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.336%)  route 0.415ns (43.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.269     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y27         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.336%)  route 0.415ns (43.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.269     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y27         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.825     1.983    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y27         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X48Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.535ns (53.309%)  route 0.469ns (46.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.323     2.473    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y26         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X48Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.535ns (53.309%)  route 0.469ns (46.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.323     2.473    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y26         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X48Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Inst_system_clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.535ns (53.309%)  route 0.469ns (46.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.323     2.473    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y26         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X48Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.535ns (53.309%)  route 0.469ns (46.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.323     2.473    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y26         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y26         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X48Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Inst_system_clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.535ns (52.816%)  route 0.478ns (47.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.332     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y28         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.826     1.984    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X48Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.535ns (52.816%)  route 0.478ns (47.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X46Y27         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.146     2.105    Inst_system_clocks/clkdiv/rst_b
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.332     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X48Y28         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.826     1.984    Inst_system_clocks/clkdiv/clk
    SLICE_X48Y28         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X48Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.069    





