#并发模型
![](.z_0_jvm_并发模型_images/1863a261.png)
[cpu缓存_cacheline_一致性_volatile_synchronized_final内存屏障模型.md]
