{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1665941021820 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1665941021820 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1665941021820 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1665941021881 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1665941021881 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1665941021881 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1665941021943 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1665941021943 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1665941021943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665941022439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665941022445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 19:23:42 2022 " "Processing started: Sun Oct 16 19:23:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665941022445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941022445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941022445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665941023154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665941023154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032852 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032856 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032860 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032864 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032868 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032872 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032876 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032880 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032884 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032887 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032895 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032902 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032906 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032910 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032917 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032921 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941032921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941032921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665941032999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033009 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom_down decoder.vhd(16) " "VHDL Signal Declaration warning at decoder.vhd(16): used explicit default value for signal \"rom_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033010 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom_up decoder.vhd(17) " "VHDL Signal Declaration warning at decoder.vhd(17): used explicit default value for signal \"rom_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033010 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_down decoder.vhd(18) " "VHDL Signal Declaration warning at decoder.vhd(18): used explicit default value for signal \"ram_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033011 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_up decoder.vhd(19) " "VHDL Signal Declaration warning at decoder.vhd(19): used explicit default value for signal \"ram_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033011 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "led_down decoder.vhd(20) " "VHDL Signal Declaration warning at decoder.vhd(20): used explicit default value for signal \"led_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033011 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "led_up decoder.vhd(21) " "VHDL Signal Declaration warning at decoder.vhd(21): used explicit default value for signal \"led_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033011 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buttons_down decoder.vhd(22) " "VHDL Signal Declaration warning at decoder.vhd(22): used explicit default value for signal \"buttons_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033011 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buttons_up decoder.vhd(23) " "VHDL Signal Declaration warning at decoder.vhd(23): used explicit default value for signal \"buttons_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665941033011 "|GECKO|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033029 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch_op controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"branch_op\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033031 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_signed controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"imm_signed\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033031 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_en controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"ir_en\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033031 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_add_imm controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_add_imm\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_en controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_en\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_a controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_sel_a\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_imm controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_sel_imm\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_wren controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"rf_wren\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_addr controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_addr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_b controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_b\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mem controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_mem\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_pc controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_pc\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ra controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_ra\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_rC controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_rC\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"write\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033032 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"read\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033033 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_alu controller.vhd(162) " "VHDL Process Statement warning at controller.vhd(162): inferring latch(es) for signal or variable \"op_alu\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033034 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] controller.vhd(162) " "Inferred latch for \"op_alu\[0\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033035 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] controller.vhd(162) " "Inferred latch for \"op_alu\[1\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033036 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] controller.vhd(162) " "Inferred latch for \"op_alu\[2\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033036 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] controller.vhd(162) " "Inferred latch for \"op_alu\[3\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033037 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read controller.vhd(72) " "Inferred latch for \"read\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write controller.vhd(72) " "Inferred latch for \"write\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_rC controller.vhd(72) " "Inferred latch for \"sel_rC\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ra controller.vhd(72) " "Inferred latch for \"sel_ra\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_pc controller.vhd(72) " "Inferred latch for \"sel_pc\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mem controller.vhd(72) " "Inferred latch for \"sel_mem\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_b controller.vhd(72) " "Inferred latch for \"sel_b\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_addr controller.vhd(72) " "Inferred latch for \"sel_addr\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_wren controller.vhd(72) " "Inferred latch for \"rf_wren\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_imm controller.vhd(72) " "Inferred latch for \"pc_sel_imm\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_a controller.vhd(72) " "Inferred latch for \"pc_sel_a\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_en controller.vhd(72) " "Inferred latch for \"pc_en\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_add_imm controller.vhd(72) " "Inferred latch for \"pc_add_imm\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_en controller.vhd(72) " "Inferred latch for \"ir_en\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_signed controller.vhd(72) " "Inferred latch for \"imm_signed\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_op controller.vhd(72) " "Inferred latch for \"branch_op\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033038 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033069 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr PC.vhd(27) " "VHDL Process Statement warning at PC.vhd(27): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] PC.vhd(27) " "Inferred latch for \"addr\[16\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] PC.vhd(27) " "Inferred latch for \"addr\[17\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] PC.vhd(27) " "Inferred latch for \"addr\[18\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] PC.vhd(27) " "Inferred latch for \"addr\[19\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] PC.vhd(27) " "Inferred latch for \"addr\[20\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] PC.vhd(27) " "Inferred latch for \"addr\[21\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] PC.vhd(27) " "Inferred latch for \"addr\[22\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] PC.vhd(27) " "Inferred latch for \"addr\[23\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] PC.vhd(27) " "Inferred latch for \"addr\[24\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] PC.vhd(27) " "Inferred latch for \"addr\[25\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] PC.vhd(27) " "Inferred latch for \"addr\[26\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] PC.vhd(27) " "Inferred latch for \"addr\[27\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] PC.vhd(27) " "Inferred latch for \"addr\[28\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] PC.vhd(27) " "Inferred latch for \"addr\[29\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] PC.vhd(27) " "Inferred latch for \"addr\[30\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] PC.vhd(27) " "Inferred latch for \"addr\[31\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033070 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033092 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg register_file.vhd(28) " "VHDL Process Statement warning at register_file.vhd(28): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665941033093 "|GECKO|CPU:inst|register_file:register_file_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg register_file.vhd(33) " "VHDL Process Statement warning at register_file.vhd(33): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665941033093 "|GECKO|CPU:inst|register_file:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_aw " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_aw\"" {  } { { "CPU.bdf" "mux_aw" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 152 440 496 248 "mux_aw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 144 1136 1192 240 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:rom_block " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block\"" {  } { { "../vhdl/ROM.vhd" "rom_block" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941033175 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665941033175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/altsyncram_rna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941033230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941033230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrdata RAM.vhd(38) " "VHDL Process Statement warning at RAM.vhd(38): signal \"wrdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665941033261 "|GECKO|RAM:RAM_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg RAM.vhd(47) " "VHDL Process Statement warning at RAM.vhd(47): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665941033261 "|GECKO|RAM:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941033263 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|controller:controller_0\|op_alu\[0\] " "Converted tri-state buffer \"CPU:inst\|controller:controller_0\|op_alu\[0\]\" feeding internal logic into a wire" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|controller:controller_0\|op_alu\[1\] " "Converted tri-state buffer \"CPU:inst\|controller:controller_0\|op_alu\[1\]\" feeding internal logic into a wire" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|controller:controller_0\|op_alu\[2\] " "Converted tri-state buffer \"CPU:inst\|controller:controller_0\|op_alu\[2\]\" feeding internal logic into a wire" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|controller:controller_0\|op_alu\[3\] " "Converted tri-state buffer \"CPU:inst\|controller:controller_0\|op_alu\[3\]\" feeding internal logic into a wire" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|controller:controller_0\|op_alu\[4\] " "Converted tri-state buffer \"CPU:inst\|controller:controller_0\|op_alu\[4\]\" feeding internal logic into a wire" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665941033522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|controller:controller_0\|op_alu\[5\] " "Converted tri-state buffer \"CPU:inst\|controller:controller_0\|op_alu\[5\]\" feeding internal logic into a wire" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665941033522 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665941033522 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1665941033637 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1665941033637 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1665941033639 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1665941033639 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1665941038427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1665941038427 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1665941038427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941038469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/GECKO.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941038469 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665941038469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usi1 " "Found entity 1: altsyncram_usi1" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/altsyncram_usi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665941038524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941038524 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:inst\|controller:controller_0\|pc_en CPU:inst\|controller:controller_0\|ir_en " "Duplicate LATCH primitive \"CPU:inst\|controller:controller_0\|pc_en\" merged with LATCH primitive \"CPU:inst\|controller:controller_0\|ir_en\"" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1665941046687 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1665941046687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|write " "Latch CPU:inst\|controller:controller_0\|write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.STORE " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.STORE" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046750 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|sel_b " "Latch CPU:inst\|controller:controller_0\|sel_b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.R_OP " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.R_OP" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046750 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|sel_addr " "Latch CPU:inst\|controller:controller_0\|sel_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.STORE " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.STORE" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046751 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|imm_signed " "Latch CPU:inst\|controller:controller_0\|imm_signed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.STORE " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.STORE" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046751 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|rf_wren " "Latch CPU:inst\|controller:controller_0\|rf_wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.R_OP " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.R_OP" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046751 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|sel_rC " "Latch CPU:inst\|controller:controller_0\|sel_rC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.R_OP " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.R_OP" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046751 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|ir_en " "Latch CPU:inst\|controller:controller_0\|ir_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.FETCH2 " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.FETCH2" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941046751 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941046751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|read " "Latch CPU:inst\|controller:controller_0\|read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.FETCH2 " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.FETCH2" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665941047265 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665941047265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 90 -1 0 } } { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665941047455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665941047455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665941062139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665941101657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665941104164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665941104164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57260 " "Implemented 57260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665941106093 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665941106093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57062 " "Implemented 57062 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665941106093 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665941106093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665941106093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5014 " "Peak virtual memory: 5014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665941106160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 19:25:06 2022 " "Processing ended: Sun Oct 16 19:25:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665941106160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665941106160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665941106160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665941106160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665941107476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665941107482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 19:25:07 2022 " "Processing started: Sun Oct 16 19:25:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665941107482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665941107482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665941107482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665941107614 ""}
{ "Info" "0" "" "Project  = GECKO" {  } {  } 0 0 "Project  = GECKO" 0 0 "Fitter" 0 0 1665941107614 ""}
{ "Info" "0" "" "Revision = GECKO" {  } {  } 0 0 "Revision = GECKO" 0 0 "Fitter" 0 0 1665941107614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665941108103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665941108104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GECKO EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"GECKO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665941108376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665941108426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665941108426 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665941108846 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665941108860 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665941109487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665941109487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665941109487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665941109487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665941109487 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665941109487 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665941109625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665941109625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665941109625 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665941109625 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665941109625 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665941109651 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665941112268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665941113630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32778 " "The Timing Analyzer is analyzing 32778 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665941118191 ""}
{ "Info" "ISTA_SDC_FOUND" "GECKO.sdc " "Reading SDC File: 'GECKO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665941118260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:inst\|IR:IR_0\|Q\[10\] " "Node: CPU:inst\|IR:IR_0\|Q\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_0\|reg~13526 CPU:inst\|IR:IR_0\|Q\[10\] " "Latch RAM:RAM_0\|reg~13526 is being clocked by CPU:inst\|IR:IR_0\|Q\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665941118515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665941118515 "|GECKO|CPU:inst|IR:IR_0|Q[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:inst\|controller:controller_0\|state.FETCH1 " "Node: CPU:inst\|controller:controller_0\|state.FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:inst\|controller:controller_0\|sel_b CPU:inst\|controller:controller_0\|state.FETCH1 " "Latch CPU:inst\|controller:controller_0\|sel_b is being clocked by CPU:inst\|controller:controller_0\|state.FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665941118515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665941118515 "|GECKO|CPU:inst|controller:controller_0|state.FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:inst\|IR:IR_0\|Q\[0\] " "Node: CPU:inst\|IR:IR_0\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:inst\|controller:controller_0\|op_alu\[0\]\$latch CPU:inst\|IR:IR_0\|Q\[0\] " "Latch CPU:inst\|controller:controller_0\|op_alu\[0\]\$latch is being clocked by CPU:inst\|IR:IR_0\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665941118515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665941118515 "|GECKO|CPU:inst|IR:IR_0|Q[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665941119041 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1665941119041 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665941119043 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665941119043 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665941119043 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665941119043 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665941119043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[0\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[0\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[1\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[1\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[2\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[2\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[3\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[3\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[4\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[4\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[5\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[5\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[6\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[6\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[7\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[7\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[8\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[8\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[9\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[9\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665941129659 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1665941129659 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665941129659 ""}  } { { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129660 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129660 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129660 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129660 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1000  " "Automatically promoted node rtl~1000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129660 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1001  " "Automatically promoted node rtl~1001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129660 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1002  " "Automatically promoted node rtl~1002 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1003  " "Automatically promoted node rtl~1003 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1004  " "Automatically promoted node rtl~1004 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1005  " "Automatically promoted node rtl~1005 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1006  " "Automatically promoted node rtl~1006 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1007  " "Automatically promoted node rtl~1007 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1008  " "Automatically promoted node rtl~1008 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1009  " "Automatically promoted node rtl~1009 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~101  " "Automatically promoted node rtl~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1010  " "Automatically promoted node rtl~1010 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1011  " "Automatically promoted node rtl~1011 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129661 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1012  " "Automatically promoted node rtl~1012 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129662 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1013  " "Automatically promoted node rtl~1013 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665941129662 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665941129662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665941133683 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665941133691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665941133694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665941133714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665941133722 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665941133731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665941133731 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665941133737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665941135154 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665941135192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665941135192 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 5 96 0 " "Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 5 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1665941135259 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1665941135259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665941135259 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 37 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1665941135260 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1665941135260 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665941135260 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665941138565 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665941138634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665941143508 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "56763 28848 combinational node " "Design contains 56763 blocks of type combinational node.  However, the device contains only 28848 blocks." {  } { { "c:/intelfpga_lite/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1665941153185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665941153188 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665941153188 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1665941168612 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G1 " "Pin clk uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665941168624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL E4 " "Pin reset_n uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 368 -24 144 384 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665941168624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[3\] 3.3-V LVTTL E3 " "Pin in_buttons\[3\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[3] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665941168624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[0\] 3.3-V LVTTL H6 " "Pin in_buttons\[0\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[0] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665941168624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[1\] 3.3-V LVTTL J6 " "Pin in_buttons\[1\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[1] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665941168624 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[2\] 3.3-V LVTTL E1 " "Pin in_buttons\[2\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[2] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1665941168624 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1665941168624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.fit.smsg " "Generated suppressed messages file C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665941170346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 11 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5695 " "Peak virtual memory: 5695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665941170831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 16 19:26:10 2022 " "Processing ended: Sun Oct 16 19:26:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665941170831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665941170831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665941170831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665941170831 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 101 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 101 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665941171593 ""}
