{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695223742802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695223742802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 12:29:02 2023 " "Processing started: Wed Sep 20 12:29:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695223742802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223742802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testQ -c testQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off testQ -c testQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223742802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695223742949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695223742949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sillyfunction_tb.sv(52) " "Verilog HDL warning at sillyfunction_tb.sv(52): extended using \"x\" or \"z\"" {  } { { "sillyfunction_tb.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/sillyfunction_tb.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695223749033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction_tb " "Found entity 1: sillyfunction_tb" {  } { { "sillyfunction_tb.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/sillyfunction_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction.sv 1 1 " "Found 1 design units, including 1 entities, in source file sillyfunction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "sillyfunction.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/sillyfunction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_8 " "Found entity 1: mux2_8" {  } { { "mux2_8.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/mux2_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regPS.sv 1 1 " "Found 1 design units, including 1 entities, in source file regPS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regPS " "Found entity 1: regPS" {  } { { "regPS.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/regPS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ej14.sv(4) " "Verilog HDL information at ej14.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "ej14.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/ej14.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695223749036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej14.sv 1 1 " "Found 1 design units, including 1 entities, in source file ej14.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ej14 " "Found entity 1: ej14" {  } { { "ej14.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/ej14.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695223749036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ej14 " "Elaborating entity \"ej14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695223749071 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "z3 ej14.sv(2) " "Output port \"z3\" at ej14.sv(2) has no driver" {  } { { "ej14.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/ej14.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695223749072 "|ej14"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "z3 GND " "Pin \"z3\" is stuck at GND" {  } { { "ej14.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/ej14.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695223749444 "|ej14|z3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695223749444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695223749520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695223749918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695223749918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x3 " "No output dependent on input pin \"x3\"" {  } { { "ej14.sv" "" { Text "/home/adolfo/Documentos/Famaf/3ro/Arqui/QuartusTEST/ej14.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695223749940 "|ej14|x3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695223749940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695223749940 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695223749940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695223749940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695223749940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695223749945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 12:29:09 2023 " "Processing ended: Wed Sep 20 12:29:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695223749945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695223749945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695223749945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695223749945 ""}
