module pulse_generator(
    input clk,
    input rst,
    input [3:0] i_data,
    input i_generate,
    output reg [5:0] pulses
);

reg [5:0] int_pulses;

always @(posedge clk ) begin

    if (~i_generate) begin  

        if (i_data == 4'b0000 || i_data == 4'b0001 || i_data == 4'b0010 || i_data == 4'b0011) begin
            int_pulses <= 6'b000001;
        end else if (i_data == 4'b0100 || i_data == 4'b0101 || i_data == 4'b0110 || i_data == 4'b0111) begin
            int_pulses <= 6'b000010;
        end else if (i_data == 4'b1000 || i_data == 4'b1001 || i_data == 4'b1010 || i_data == 4'b1011) begin
            int_pulses <= 6'b000100;        
        end else if (i_data == 4'b1100) begin
            int_pulses <= 6'b001000;
		  end else if (i_data == 4'b1101) begin
            int_pulses <= 6'b010000;
		  end else if (i_data == 4'b1110) begin
            int_pulses <= 6'b100000;
		  end else if (i_data == 4'b1111) begin
            int_pulses <= 6'b000000;
        end 

    end 
	 
	 else
		int_pulses <= 6'b000000;

    pulses <= int_pulses;
end

endmodule // pulse_generator