;redcode
;assert 1
	SPL 0, <402
	SPL 0, <806
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <0
	CMP 0, <200
	JMZ 0, #-404
	JMZ 110, 4
	JMZ 110, 4
	SPL 3, 22
	DJN @300, 91
	ADD @3, 0
	SPL <412, #600
	JMZ 110, 4
	SUB -207, <-120
	SPL 0, <402
	MOV 270, 10
	SPL 0, <402
	SLT 7, <470
	SPL -207, @-920
	SPL -207, @-920
	ADD 1, 20
	SUB <0, @2
	SPL 0, <402
	JMZ 0, #-404
	JMZ 0, #-404
	ADD 30, 9
	CMP @1, 2
	JMN <1, 2
	ADD 30, 9
	CMP @412, @600
	ADD 30, 9
	SUB @1, 2
	SUB 12, @20
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	DAT #12, <10
	SPL 0, <402
	CMP #12, @200
	ADD 30, 9
	ADD <300, 91
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP #12, @200
	CMP #12, @200
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, @12
	SUB #12, @200
	SPL -100, -600
	SLT -3, 60
	SLT -3, 60
	SUB @3, 507
	MOV -2, 100
	MOV @9, 703
	SLT 20, @12
	SLT 210, 60
	SLT 210, 60
	CMP -207, <-120
	DJN -39, 26
	SUB 12, @10
	ADD 1, 20
	DJN -39, 26
	SLT 20, @12
	DJN -39, 26
	SUB -207, <-120
	SUB 0, 7
	SLT 20, @12
	MOV @9, 703
	SUB #12, @200
	SUB @0, -70
	ADD -30, 26
	MOV @0, 702
	SUB <300, 260
	SUB @0, -70
	SLT 20, @12
	SLT -30, 26
	SLT 20, @12
	CMP @103, 30
	SUB @0, -70
	SUB @121, 106
	ADD -30, 26
	MOV @0, 700
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @200
	MOV @0, 702
	SUB <300, 260
	CMP <300, 260
	MOV -2, 100
	MOV -7, <-20
	MOV -7, <-20
