system.mem_ctrls.bytes_read::total          610581504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     123468160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::total       213716416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::total             9540336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::total            3339319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::total                 25680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 8989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks            8989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.dtb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.itb.walker            7                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst             197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data            7178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.dtb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst              87                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data             196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.dtb.walker            5                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.itb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst             163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data             666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.dtb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst             116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data             250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.dtb.walker            4                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst             138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data             130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.dtb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.itb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst              32                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data              44                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.dtb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst              60                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data             128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.dtb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst              56                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data             118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.dtb.walker          178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.itb.walker            6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst             580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data            7570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.dtb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst              54                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data              87                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.dtb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.itb.walker            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst              21                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data              22                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.dtb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst              56                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data             119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.dtb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst              58                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data             120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.dtb.walker            8                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.itb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst             253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data             220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.dtb.walker          226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.itb.walker          164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst            3235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data            2872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.dtb.walker            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.itb.walker            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst              87                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data              81                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                34669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls_0.totalEnergy           3880282655528366.500000                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.totalEnergy           3880282655528366.500000                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_2.totalEnergy           3880282655528366.500000                       # Total energy per rank (pJ)
system.mem_ctrls_2.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_3.totalEnergy           3880282655528366.500000                       # Total energy per rank (pJ)
system.mem_ctrls_3.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkWaitTime::total      1008878                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walksPending::total     15751648                       # Table walker pending requests distribution
system.cpu00.dtb.walker.walkPageSizes::total      1002719                       # Table walker page sizes translated
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total      1008878                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total      1002719                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total      2011597                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkWaitTime::total       110834                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walksPending::total     15775648                       # Table walker pending requests distribution
system.cpu00.itb.walker.walkPageSizes::total       110775                       # Table walker page sizes translated
system.cpu00.itb.walker.walkRequestOrigin_Requested::total       110834                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total       110775                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total       221609                       # Table walker requests started/completed, data/inst
system.cpu00.pwrStateClkGateDist::total          6204                       # Distribution of time spent in the clock gated state
system.cpu00.op_class::total              13067589836                       # Class of executed instruction
system.cpu00.dcache.tags.total_refs        1359838044                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.occ_percent::total     0.839123                       # Average percentage of cache occupancy
system.cpu00.dcache.ReadReq_hits::total     637976959                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::total    709278124                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::total       158478                       # number of SoftPFReq hits
system.cpu00.dcache.WriteLineReq_hits::total         2329                       # number of WriteLineReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       802393                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::total       795378                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::total     1347257412                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::total    1347415890                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::total      9246578                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::total      1144099                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::total        18711                       # number of SoftPFReq misses
system.cpu00.dcache.WriteLineReq_misses::total       395539                       # number of WriteLineReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         7927                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::total        11529                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::total     10786216                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::total     10804927                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::total    647223537                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total    710422223                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total       177189                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.WriteLineReq_accesses::total       397868                       # number of WriteLineReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       810320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       806907                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::total   1358043628                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::total   1358220817                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.014287                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.001610                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.105599                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.WriteLineReq_miss_rate::total     0.994146                       # miss rate for WriteLineReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.009783                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.014288                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::total     0.007942                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::total     0.007955                       # miss rate for overall accesses
system.cpu00.dcache.writebacks::total         2236216                       # number of writebacks
system.cpu00.icache.tags.total_refs       11730894228                       # Total number of references to valid blocks.
system.cpu00.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu00.icache.ReadReq_hits::total   11724529063                       # number of ReadReq hits
system.cpu00.icache.demand_hits::total    11724529063                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::total   11724529063                       # number of overall hits
system.cpu00.icache.ReadReq_misses::total      6365165                       # number of ReadReq misses
system.cpu00.icache.demand_misses::total      6365165                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::total      6365165                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::total  11730894228                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::total  11730894228                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::total  11730894228                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000543                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::total     0.000543                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::total     0.000543                       # miss rate for overall accesses
system.cpu00.icache.writebacks::total         6364653                       # number of writebacks
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkWaitTime::total        14999                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walksPending::total     15753148                       # Table walker pending requests distribution
system.cpu01.dtb.walker.walkPageSizes::total        13957                       # Table walker page sizes translated
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total        14999                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total        13957                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total        28956                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkWaitTime::total        19214                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walksPending::total     15777148                       # Table walker pending requests distribution
system.cpu01.itb.walker.walkPageSizes::total        18999                       # Table walker page sizes translated
system.cpu01.itb.walker.walkRequestOrigin_Requested::total        19214                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total        18999                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total        38213                       # Table walker requests started/completed, data/inst
system.cpu01.pwrStateClkGateDist::total           307                       # Distribution of time spent in the clock gated state
system.cpu01.op_class::total                 28532867                       # Class of executed instruction
system.cpu01.dcache.tags.total_refs           9097854                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.occ_percent::total     0.824214                       # Average percentage of cache occupancy
system.cpu01.dcache.ReadReq_hits::total       5304423                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::total      3245235                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::total        74377                       # number of SoftPFReq hits
system.cpu01.dcache.WriteLineReq_hits::total         1748                       # number of WriteLineReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       101440                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::total        95297                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::total        8551406                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::total       8625783                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::total       197940                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::total        45003                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::total         4767                       # number of SoftPFReq misses
system.cpu01.dcache.WriteLineReq_misses::total        19743                       # number of WriteLineReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          944                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::total         6937                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::total       262686                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::total       267453                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::total      5502363                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      3290238                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total        79144                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.WriteLineReq_accesses::total        21491                       # number of WriteLineReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       102384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       102234                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::total      8814092                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::total      8893236                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.035974                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.013678                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.060232                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.WriteLineReq_miss_rate::total     0.918664                       # miss rate for WriteLineReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.009220                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.067854                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::total     0.029803                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::total     0.030074                       # miss rate for overall accesses
system.cpu01.dcache.writebacks::total          135864                       # number of writebacks
system.cpu01.icache.tags.total_refs          24525046                       # Total number of references to valid blocks.
system.cpu01.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu01.icache.ReadReq_hits::total      24297857                       # number of ReadReq hits
system.cpu01.icache.demand_hits::total       24297857                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::total      24297857                       # number of overall hits
system.cpu01.icache.ReadReq_misses::total       227189                       # number of ReadReq misses
system.cpu01.icache.demand_misses::total       227189                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::total       227189                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::total     24525046                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::total     24525046                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::total     24525046                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.009264                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::total     0.009264                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::total     0.009264                       # miss rate for overall accesses
system.cpu01.icache.writebacks::total          226677                       # number of writebacks
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkWaitTime::total        72331                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walksPending::total  -1421662028                       # Table walker pending requests distribution
system.cpu02.dtb.walker.walkPageSizes::total        68407                       # Table walker page sizes translated
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total        72331                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total        68407                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total       140738                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkWaitTime::total       185507                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walksPending::total  -1421356028                       # Table walker pending requests distribution
system.cpu02.itb.walker.walkPageSizes::total       185148                       # Table walker page sizes translated
system.cpu02.itb.walker.walkRequestOrigin_Requested::total       185507                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total       185148                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total       370655                       # Table walker requests started/completed, data/inst
system.cpu02.pwrStateClkGateDist::total           417                       # Distribution of time spent in the clock gated state
system.cpu02.op_class::total               2208961519                       # Class of executed instruction
system.cpu02.dcache.tags.total_refs         438903469                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.occ_percent::total     0.801587                       # Average percentage of cache occupancy
system.cpu02.dcache.ReadReq_hits::total     240245655                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::total    195779127                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::total       148837                       # number of SoftPFReq hits
system.cpu02.dcache.WriteLineReq_hits::total         4219                       # number of WriteLineReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       687073                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::total       674577                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::total      436029001                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::total     436177838                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::total       897754                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::total       236037                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::total        15363                       # number of SoftPFReq misses
system.cpu02.dcache.WriteLineReq_misses::total       199248                       # number of WriteLineReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1626                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::total        13896                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::total      1333039                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::total      1348402                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::total    241143409                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    196015164                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total       164200                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.WriteLineReq_accesses::total       203467                       # number of WriteLineReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       688699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       688473                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::total    437362040                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::total    437526240                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.003723                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001204                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.093563                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.WriteLineReq_miss_rate::total     0.979264                       # miss rate for WriteLineReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.002361                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.020184                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::total     0.003048                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::total     0.003082                       # miss rate for overall accesses
system.cpu02.dcache.writebacks::total          933514                       # number of writebacks
system.cpu02.icache.tags.total_refs        1968431704                       # Total number of references to valid blocks.
system.cpu02.icache.tags.occ_percent::total     0.995636                       # Average percentage of cache occupancy
system.cpu02.icache.ReadReq_hits::total    1962755046                       # number of ReadReq hits
system.cpu02.icache.demand_hits::total     1962755046                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::total    1962755046                       # number of overall hits
system.cpu02.icache.ReadReq_misses::total      5676658                       # number of ReadReq misses
system.cpu02.icache.demand_misses::total      5676658                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::total      5676658                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::total   1968431704                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::total   1968431704                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::total   1968431704                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002884                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::total     0.002884                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::total     0.002884                       # miss rate for overall accesses
system.cpu02.icache.writebacks::total         5676145                       # number of writebacks
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkWaitTime::total        17407                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walksPending::total    785789972                       # Table walker pending requests distribution
system.cpu03.dtb.walker.walkPageSizes::total        16218                       # Table walker page sizes translated
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total        17407                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total        16218                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total        33625                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkWaitTime::total        25601                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walksPending::total    738482972                       # Table walker pending requests distribution
system.cpu03.itb.walker.walkPageSizes::total        25352                       # Table walker page sizes translated
system.cpu03.itb.walker.walkRequestOrigin_Requested::total        25601                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total        25352                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total        50953                       # Table walker requests started/completed, data/inst
system.cpu03.pwrStateClkGateDist::total           339                       # Distribution of time spent in the clock gated state
system.cpu03.op_class::total                 39399260                       # Class of executed instruction
system.cpu03.dcache.tags.total_refs          12599411                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.occ_percent::total     0.793550                       # Average percentage of cache occupancy
system.cpu03.dcache.ReadReq_hits::total       6983242                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::total      4952588                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::total        87265                       # number of SoftPFReq hits
system.cpu03.dcache.WriteLineReq_hits::total         3435                       # number of WriteLineReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       119141                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::total       112176                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::total       11939265                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::total      12026530                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::total       241928                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::total        59251                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::total         5641                       # number of SoftPFReq misses
system.cpu03.dcache.WriteLineReq_misses::total        25943                       # number of WriteLineReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          996                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::total         7805                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::total       327122                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::total       332763                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::total      7225170                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      5011839                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total        92906                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.WriteLineReq_accesses::total        29378                       # number of WriteLineReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       120137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       119981                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::total     12266387                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::total     12359293                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.033484                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.011822                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.060717                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.WriteLineReq_miss_rate::total     0.883076                       # miss rate for WriteLineReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.008291                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.065052                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::total     0.026668                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::total     0.026924                       # miss rate for overall accesses
system.cpu03.dcache.writebacks::total          171307                       # number of writebacks
system.cpu03.icache.tags.total_refs          33681361                       # Total number of references to valid blocks.
system.cpu03.icache.tags.occ_percent::total     0.997273                       # Average percentage of cache occupancy
system.cpu03.icache.ReadReq_hits::total      33366368                       # number of ReadReq hits
system.cpu03.icache.demand_hits::total       33366368                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::total      33366368                       # number of overall hits
system.cpu03.icache.ReadReq_misses::total       314993                       # number of ReadReq misses
system.cpu03.icache.demand_misses::total       314993                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::total       314993                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::total     33681361                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::total     33681361                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::total     33681361                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009352                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::total     0.009352                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::total     0.009352                       # miss rate for overall accesses
system.cpu03.icache.writebacks::total          314481                       # number of writebacks
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkWaitTime::total       147417                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walksPending::total     15751648                       # Table walker pending requests distribution
system.cpu04.dtb.walker.walkPageSizes::total       147373                       # Table walker page sizes translated
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total       147417                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total       147373                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total       294790                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkWaitTime::total       263495                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walksPending::total     15759148                       # Table walker pending requests distribution
system.cpu04.itb.walker.walkPageSizes::total       263479                       # Table walker page sizes translated
system.cpu04.itb.walker.walkRequestOrigin_Requested::total       263495                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total       263479                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total       526974                       # Table walker requests started/completed, data/inst
system.cpu04.pwrStateClkGateDist::total          2507                       # Distribution of time spent in the clock gated state
system.cpu04.op_class::total                 77081745                       # Class of executed instruction
system.cpu04.dcache.tags.total_refs          24115689                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.occ_percent::total     0.806089                       # Average percentage of cache occupancy
system.cpu04.dcache.ReadReq_hits::total      12035382                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::total     10599130                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::total       118839                       # number of SoftPFReq hits
system.cpu04.dcache.WriteLineReq_hits::total        10472                       # number of WriteLineReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       218274                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::total       201289                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::total       22644984                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::total      22763823                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::total       660659                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::total       156193                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::total        31418                       # number of SoftPFReq misses
system.cpu04.dcache.WriteLineReq_misses::total        55701                       # number of WriteLineReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         5897                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::total        22435                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::total       872553                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::total       903971                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::total     12696041                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     10755323                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total       150257                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.WriteLineReq_accesses::total        66173                       # number of WriteLineReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       224171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       223724                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::total     23517537                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::total     23667794                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.052037                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.014522                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.209095                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.WriteLineReq_miss_rate::total     0.841748                       # miss rate for WriteLineReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.026306                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.100280                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::total     0.037102                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::total     0.038194                       # miss rate for overall accesses
system.cpu04.dcache.writebacks::total          365442                       # number of writebacks
system.cpu04.icache.tags.total_refs          64161344                       # Total number of references to valid blocks.
system.cpu04.icache.tags.occ_percent::total     0.999816                       # Average percentage of cache occupancy
system.cpu04.icache.ReadReq_hits::total      61680169                       # number of ReadReq hits
system.cpu04.icache.demand_hits::total       61680169                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::total      61680169                       # number of overall hits
system.cpu04.icache.ReadReq_misses::total      2481175                       # number of ReadReq misses
system.cpu04.icache.demand_misses::total      2481175                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::total      2481175                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::total     64161344                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::total     64161344                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::total     64161344                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.038671                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::total     0.038671                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::total     0.038671                       # miss rate for overall accesses
system.cpu04.icache.writebacks::total         2480663                       # number of writebacks
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkWaitTime::total         1441                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walksPending::total   -822985416                       # Table walker pending requests distribution
system.cpu05.dtb.walker.walkPageSizes::total         1271                       # Table walker page sizes translated
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total         1441                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total         1271                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total         2712                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkWaitTime::total         4506                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walksPending::total   -822990416                       # Table walker pending requests distribution
system.cpu05.itb.walker.walkPageSizes::total         4438                       # Table walker page sizes translated
system.cpu05.itb.walker.walkRequestOrigin_Requested::total         4506                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total         4438                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total         8944                       # Table walker requests started/completed, data/inst
system.cpu05.pwrStateClkGateDist::total           199                       # Distribution of time spent in the clock gated state
system.cpu05.op_class::total                  4986710                       # Class of executed instruction
system.cpu05.dcache.tags.total_refs           1652770                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.occ_percent::total     0.700705                       # Average percentage of cache occupancy
system.cpu05.dcache.ReadReq_hits::total        865236                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::total       661251                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::total        20262                       # number of SoftPFReq hits
system.cpu05.dcache.WriteLineReq_hits::total          372                       # number of WriteLineReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        22472                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::total        20230                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::total        1526859                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::total       1547121                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::total        42117                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::total        12947                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::total         1336                       # number of SoftPFReq misses
system.cpu05.dcache.WriteLineReq_misses::total         3889                       # number of WriteLineReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::total         2399                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::total        58953                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::total        60289                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::total       907353                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       674198                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total        21598                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.WriteLineReq_accesses::total         4261                       # number of WriteLineReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        22731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        22629                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::total      1585812                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1607410                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.046417                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.019204                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.061858                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.WriteLineReq_miss_rate::total     0.912697                       # miss rate for WriteLineReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.011394                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.106014                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::total     0.037175                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::total     0.037507                       # miss rate for overall accesses
system.cpu05.dcache.writebacks::total           31304                       # number of writebacks
system.cpu05.icache.tags.total_refs           4204762                       # Total number of references to valid blocks.
system.cpu05.icache.tags.occ_percent::total     0.995636                       # Average percentage of cache occupancy
system.cpu05.icache.ReadReq_hits::total       4145783                       # number of ReadReq hits
system.cpu05.icache.demand_hits::total        4145783                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::total       4145783                       # number of overall hits
system.cpu05.icache.ReadReq_misses::total        58979                       # number of ReadReq misses
system.cpu05.icache.demand_misses::total        58979                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::total        58979                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::total      4204762                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::total      4204762                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::total      4204762                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.014027                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::total     0.014027                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::total     0.014027                       # miss rate for overall accesses
system.cpu05.icache.writebacks::total           58467                       # number of writebacks
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkWaitTime::total        10031                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walksPending::total   1698748972                       # Table walker pending requests distribution
system.cpu06.dtb.walker.walkPageSizes::total         8561                       # Table walker page sizes translated
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total        10031                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total         8561                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total        18592                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkWaitTime::total        12555                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walksPending::total   1649660472                       # Table walker pending requests distribution
system.cpu06.itb.walker.walkPageSizes::total        12364                       # Table walker page sizes translated
system.cpu06.itb.walker.walkRequestOrigin_Requested::total        12555                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total        12364                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total        24919                       # Table walker requests started/completed, data/inst
system.cpu06.pwrStateClkGateDist::total           199                       # Distribution of time spent in the clock gated state
system.cpu06.op_class::total                 20069991                       # Class of executed instruction
system.cpu06.dcache.tags.total_refs           6191459                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.occ_percent::total     0.752777                       # Average percentage of cache occupancy
system.cpu06.dcache.ReadReq_hits::total       3658344                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::total      2140816                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::total        59199                       # number of SoftPFReq hits
system.cpu06.dcache.WriteLineReq_hits::total         1233                       # number of WriteLineReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        76354                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::total        71138                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::total        5800393                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::total       5859592                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::total       130988                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::total        31427                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::total         2974                       # number of SoftPFReq misses
system.cpu06.dcache.WriteLineReq_misses::total        12754                       # number of WriteLineReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          588                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::total         5644                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::total       175169                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::total       178143                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::total      3789332                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2172243                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total        62173                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.WriteLineReq_accesses::total        13987                       # number of WriteLineReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        76942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        76782                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::total      5975562                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::total      6037735                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.034568                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.014468                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.047834                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.WriteLineReq_miss_rate::total     0.911847                       # miss rate for WriteLineReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.007642                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.073507                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::total     0.029314                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::total     0.029505                       # miss rate for overall accesses
system.cpu06.dcache.writebacks::total           90446                       # number of writebacks
system.cpu06.icache.tags.total_refs          17473555                       # Total number of references to valid blocks.
system.cpu06.icache.tags.occ_percent::total     0.997273                       # Average percentage of cache occupancy
system.cpu06.icache.ReadReq_hits::total      17332794                       # number of ReadReq hits
system.cpu06.icache.demand_hits::total       17332794                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::total      17332794                       # number of overall hits
system.cpu06.icache.ReadReq_misses::total       140761                       # number of ReadReq misses
system.cpu06.icache.demand_misses::total       140761                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::total       140761                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::total     17473555                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::total     17473555                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::total     17473555                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.008056                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu06.icache.writebacks::total          140249                       # number of writebacks
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkWaitTime::total         9872                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walksPending::total  -1668106824                       # Table walker pending requests distribution
system.cpu07.dtb.walker.walkPageSizes::total         8439                       # Table walker page sizes translated
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total         9872                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total         8439                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total        18311                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkWaitTime::total        18079                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walksPending::total     15775648                       # Table walker pending requests distribution
system.cpu07.itb.walker.walkPageSizes::total        17907                       # Table walker page sizes translated
system.cpu07.itb.walker.walkRequestOrigin_Requested::total        18079                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total        17907                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total        35986                       # Table walker requests started/completed, data/inst
system.cpu07.pwrStateClkGateDist::total           611                       # Distribution of time spent in the clock gated state
system.cpu07.op_class::total                 27861704                       # Class of executed instruction
system.cpu07.dcache.tags.total_refs           8733609                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.occ_percent::total     0.839622                       # Average percentage of cache occupancy
system.cpu07.dcache.ReadReq_hits::total       4958947                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::total      3317135                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::total        63621                       # number of SoftPFReq hits
system.cpu07.dcache.WriteLineReq_hits::total         1445                       # number of WriteLineReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        81234                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::total        75728                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::total        8277527                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::total       8341148                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::total       171942                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::total        39963                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::total         3839                       # number of SoftPFReq misses
system.cpu07.dcache.WriteLineReq_misses::total        12362                       # number of WriteLineReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         1030                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::total         6363                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::total       224267                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::total       228106                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::total      5130889                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      3357098                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total        67460                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.WriteLineReq_accesses::total        13807                       # number of WriteLineReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        82264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        82091                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::total      8501794                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::total      8569254                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.033511                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.011904                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.056908                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.WriteLineReq_miss_rate::total     0.895343                       # miss rate for WriteLineReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.012521                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.077512                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::total     0.026379                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::total     0.026619                       # miss rate for overall accesses
system.cpu07.dcache.writebacks::total           98732                       # number of writebacks
system.cpu07.icache.tags.total_refs          24040573                       # Total number of references to valid blocks.
system.cpu07.icache.tags.occ_percent::total     0.998506                       # Average percentage of cache occupancy
system.cpu07.icache.ReadReq_hits::total      23775239                       # number of ReadReq hits
system.cpu07.icache.demand_hits::total       23775239                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::total      23775239                       # number of overall hits
system.cpu07.icache.ReadReq_misses::total       265334                       # number of ReadReq misses
system.cpu07.icache.demand_misses::total       265334                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::total       265334                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::total     24040573                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::total     24040573                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::total     24040573                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.011037                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::total     0.011037                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::total     0.011037                       # miss rate for overall accesses
system.cpu07.icache.writebacks::total          264822                       # number of writebacks
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkWaitTime::total      3102253                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walksPending::total   -398499324                       # Table walker pending requests distribution
system.cpu08.dtb.walker.walkPageSizes::total      3097650                       # Table walker page sizes translated
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total      3102253                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total      3097650                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total      6199903                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkWaitTime::total      1225821                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walksPending::total   -441623824                       # Table walker pending requests distribution
system.cpu08.itb.walker.walkPageSizes::total      1225625                       # Table walker page sizes translated
system.cpu08.itb.walker.walkRequestOrigin_Requested::total      1225821                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total      1225625                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total      2451446                       # Table walker requests started/completed, data/inst
system.cpu08.pwrStateClkGateDist::total         11774                       # Distribution of time spent in the clock gated state
system.cpu08.op_class::total               1069227295                       # Class of executed instruction
system.cpu08.dcache.tags.total_refs         324394357                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.occ_percent::total     0.889106                       # Average percentage of cache occupancy
system.cpu08.dcache.ReadReq_hits::total     195382224                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::total    116632574                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::total       749681                       # number of SoftPFReq hits
system.cpu08.dcache.WriteLineReq_hits::total       170086                       # number of WriteLineReq hits
system.cpu08.dcache.LoadLockedReq_hits::total      1317091                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::total      1253556                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::total      312184884                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::total     312934565                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::total      7075838                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::total      1147142                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::total       148348                       # number of SoftPFReq misses
system.cpu08.dcache.WriteLineReq_misses::total       370896                       # number of WriteLineReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        42836                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::total       104085                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::total      8593876                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::total      8742224                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::total    202458062                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total    117779716                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total       898029                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.WriteLineReq_accesses::total       540982                       # number of WriteLineReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total      1359927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total      1357641                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::total    320778760                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::total    321676789                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.034950                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.009740                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.165193                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.WriteLineReq_miss_rate::total     0.685598                       # miss rate for WriteLineReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.031499                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.076666                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::total     0.026791                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::total     0.027177                       # miss rate for overall accesses
system.cpu08.dcache.writebacks::total         2512763                       # number of writebacks
system.cpu08.icache.tags.total_refs         922485151                       # Total number of references to valid blocks.
system.cpu08.icache.tags.occ_percent::total     0.997273                       # Average percentage of cache occupancy
system.cpu08.icache.ReadReq_hits::total     910755573                       # number of ReadReq hits
system.cpu08.icache.demand_hits::total      910755573                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::total     910755573                       # number of overall hits
system.cpu08.icache.ReadReq_misses::total     11729578                       # number of ReadReq misses
system.cpu08.icache.demand_misses::total     11729578                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::total     11729578                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::total    922485151                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::total    922485151                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::total    922485151                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.012715                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::total     0.012715                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::total     0.012715                       # miss rate for overall accesses
system.cpu08.icache.writebacks::total        11729066                       # number of writebacks
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkWaitTime::total         8349                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walksPending::total   -121111620                       # Table walker pending requests distribution
system.cpu09.dtb.walker.walkPageSizes::total         8143                       # Table walker page sizes translated
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total         8349                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total         8143                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total        16492                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkWaitTime::total        10937                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walksPending::total   -164124120                       # Table walker pending requests distribution
system.cpu09.itb.walker.walkPageSizes::total        10857                       # Table walker page sizes translated
system.cpu09.itb.walker.walkRequestOrigin_Requested::total        10937                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total        10857                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total        21794                       # Table walker requests started/completed, data/inst
system.cpu09.pwrStateClkGateDist::total           299                       # Distribution of time spent in the clock gated state
system.cpu09.op_class::total                 14967265                       # Class of executed instruction
system.cpu09.dcache.tags.total_refs           4719293                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.occ_percent::total     0.799367                       # Average percentage of cache occupancy
system.cpu09.dcache.ReadReq_hits::total       2620078                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::total      1816580                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::total        39910                       # number of SoftPFReq hits
system.cpu09.dcache.WriteLineReq_hits::total          951                       # number of WriteLineReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        52936                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::total        50876                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::total        4437609                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::total       4477519                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::total       100801                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::total        25452                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::total         3320                       # number of SoftPFReq misses
system.cpu09.dcache.WriteLineReq_misses::total         5350                       # number of WriteLineReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          479                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::total         2498                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::total       131603                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::total       134923                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::total      2720879                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      1842032                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total        43230                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.WriteLineReq_accesses::total         6301                       # number of WriteLineReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        53415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        53374                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::total      4569212                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::total      4612442                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037047                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.013817                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.076799                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.WriteLineReq_miss_rate::total     0.849072                       # miss rate for WriteLineReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.008968                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.046802                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::total     0.028802                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::total     0.029252                       # miss rate for overall accesses
system.cpu09.dcache.writebacks::total           69548                       # number of writebacks
system.cpu09.icache.tags.total_refs          12761243                       # Total number of references to valid blocks.
system.cpu09.icache.tags.occ_percent::total     0.997273                       # Average percentage of cache occupancy
system.cpu09.icache.ReadReq_hits::total      12586859                       # number of ReadReq hits
system.cpu09.icache.demand_hits::total       12586859                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::total      12586859                       # number of overall hits
system.cpu09.icache.ReadReq_misses::total       174384                       # number of ReadReq misses
system.cpu09.icache.demand_misses::total       174384                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::total       174384                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::total     12761243                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::total     12761243                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::total     12761243                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.013665                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::total     0.013665                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::total     0.013665                       # miss rate for overall accesses
system.cpu09.icache.writebacks::total          173872                       # number of writebacks
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkWaitTime::total         2081                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walksPending::total    755168268                       # Table walker pending requests distribution
system.cpu10.dtb.walker.walkPageSizes::total         1496                       # Table walker page sizes translated
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total         2081                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total         1496                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total         3577                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkWaitTime::total         2811                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walksPending::total    755474268                       # Table walker pending requests distribution
system.cpu10.itb.walker.walkPageSizes::total         2779                       # Table walker page sizes translated
system.cpu10.itb.walker.walkRequestOrigin_Requested::total         2811                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total         2779                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total         5590                       # Table walker requests started/completed, data/inst
system.cpu10.pwrStateClkGateDist::total            70                       # Distribution of time spent in the clock gated state
system.cpu10.op_class::total                  4425402                       # Class of executed instruction
system.cpu10.dcache.tags.total_refs           1276908                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.occ_percent::total     0.574319                       # Average percentage of cache occupancy
system.cpu10.dcache.ReadReq_hits::total        773519                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::total       430140                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::total        12926                       # number of SoftPFReq hits
system.cpu10.dcache.WriteLineReq_hits::total          287                       # number of WriteLineReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        14565                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::total        14000                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::total        1203946                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::total       1216872                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::total        22253                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::total         5453                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::total          679                       # number of SoftPFReq misses
system.cpu10.dcache.WriteLineReq_misses::total         2187                       # number of WriteLineReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::total          713                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::total        29893                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::total        30572                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::total       795772                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       435593                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total        13605                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_accesses::total         2474                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        14751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        14713                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::total      1233839                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1247444                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.027964                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.012519                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.049908                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.WriteLineReq_miss_rate::total     0.883994                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.012609                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.048461                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::total     0.024228                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::total     0.024508                       # miss rate for overall accesses
system.cpu10.dcache.writebacks::total           16341                       # number of writebacks
system.cpu10.icache.tags.total_refs           3957502                       # Total number of references to valid blocks.
system.cpu10.icache.tags.occ_percent::total     0.825698                       # Average percentage of cache occupancy
system.cpu10.icache.ReadReq_hits::total       3919236                       # number of ReadReq hits
system.cpu10.icache.demand_hits::total        3919236                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::total       3919236                       # number of overall hits
system.cpu10.icache.ReadReq_misses::total        38266                       # number of ReadReq misses
system.cpu10.icache.demand_misses::total        38266                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::total        38266                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::total      3957502                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::total      3957502                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::total      3957502                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.009669                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::total     0.009669                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::total     0.009669                       # miss rate for overall accesses
system.cpu10.icache.writebacks::total           37754                       # number of writebacks
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkWaitTime::total        10960                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walksPending::total    172491880                       # Table walker pending requests distribution
system.cpu11.dtb.walker.walkPageSizes::total         9018                       # Table walker page sizes translated
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total        10960                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total         9018                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total        19978                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkWaitTime::total        11713                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walksPending::total    171861880                       # Table walker pending requests distribution
system.cpu11.itb.walker.walkPageSizes::total        11544                       # Table walker page sizes translated
system.cpu11.itb.walker.walkRequestOrigin_Requested::total        11713                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total        11544                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total        23257                       # Table walker requests started/completed, data/inst
system.cpu11.pwrStateClkGateDist::total           217                       # Distribution of time spent in the clock gated state
system.cpu11.op_class::total                 21746253                       # Class of executed instruction
system.cpu11.dcache.tags.total_refs           6619905                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.occ_percent::total     0.720270                       # Average percentage of cache occupancy
system.cpu11.dcache.ReadReq_hits::total       4043056                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::total      2202178                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::total        57900                       # number of SoftPFReq hits
system.cpu11.dcache.WriteLineReq_hits::total         1224                       # number of WriteLineReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        73362                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::total        69280                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::total        6246458                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::total       6304358                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::total       122464                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::total        28611                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::total         2931                       # number of SoftPFReq misses
system.cpu11.dcache.WriteLineReq_misses::total        12895                       # number of WriteLineReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         1040                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::total         4964                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::total       163970                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::total       166901                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::total      4165520                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2230789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total        60831                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_accesses::total        14119                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        74402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        74244                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::total      6410428                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::total      6471259                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.029399                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012826                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.048183                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.WriteLineReq_miss_rate::total     0.913308                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.013978                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.066861                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::total     0.025579                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::total     0.025791                       # miss rate for overall accesses
system.cpu11.dcache.writebacks::total           86209                       # number of writebacks
system.cpu11.icache.tags.total_refs          19112363                       # Total number of references to valid blocks.
system.cpu11.icache.tags.occ_percent::total     0.995636                       # Average percentage of cache occupancy
system.cpu11.icache.ReadReq_hits::total      18979448                       # number of ReadReq hits
system.cpu11.icache.demand_hits::total       18979448                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::total      18979448                       # number of overall hits
system.cpu11.icache.ReadReq_misses::total       132915                       # number of ReadReq misses
system.cpu11.icache.demand_misses::total       132915                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::total       132915                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::total     19112363                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::total     19112363                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::total     19112363                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006954                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::total     0.006954                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::total     0.006954                       # miss rate for overall accesses
system.cpu11.icache.writebacks::total          132403                       # number of writebacks
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkWaitTime::total        11163                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walksPending::total    777910880                       # Table walker pending requests distribution
system.cpu12.dtb.walker.walkPageSizes::total         9158                       # Table walker page sizes translated
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total        11163                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total         9158                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total        20321                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkWaitTime::total        12350                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walksPending::total    730119880                       # Table walker pending requests distribution
system.cpu12.itb.walker.walkPageSizes::total        12151                       # Table walker page sizes translated
system.cpu12.itb.walker.walkRequestOrigin_Requested::total        12350                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total        12151                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total        24501                       # Table walker requests started/completed, data/inst
system.cpu12.pwrStateClkGateDist::total           186                       # Distribution of time spent in the clock gated state
system.cpu12.op_class::total                 21946782                       # Class of executed instruction
system.cpu12.dcache.tags.total_refs           6651150                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.occ_percent::total     0.804254                       # Average percentage of cache occupancy
system.cpu12.dcache.ReadReq_hits::total       4035367                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::total      2204613                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::total        62850                       # number of SoftPFReq hits
system.cpu12.dcache.WriteLineReq_hits::total         1355                       # number of WriteLineReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        79350                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::total        74417                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::total        6241335                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::total       6304185                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::total       139394                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::total        30466                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::total         3830                       # number of SoftPFReq misses
system.cpu12.dcache.WriteLineReq_misses::total        13583                       # number of WriteLineReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          567                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::total         5358                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::total       183443                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::total       187273                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::total      4174761                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      2235079                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total        66680                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_accesses::total        14938                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        79917                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        79775                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::total      6424778                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::total      6491458                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.033390                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.013631                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.057439                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.WriteLineReq_miss_rate::total     0.909292                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.007095                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.067164                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::total     0.028552                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::total     0.028849                       # miss rate for overall accesses
system.cpu12.dcache.writebacks::total           97107                       # number of writebacks
system.cpu12.icache.tags.total_refs          19273810                       # Total number of references to valid blocks.
system.cpu12.icache.tags.occ_percent::total     0.995636                       # Average percentage of cache occupancy
system.cpu12.icache.ReadReq_hits::total      19131750                       # number of ReadReq hits
system.cpu12.icache.demand_hits::total       19131750                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::total      19131750                       # number of overall hits
system.cpu12.icache.ReadReq_misses::total       142060                       # number of ReadReq misses
system.cpu12.icache.demand_misses::total       142060                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::total       142060                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::total     19273810                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::total     19273810                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::total     19273810                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007371                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::total     0.007371                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::total     0.007371                       # miss rate for overall accesses
system.cpu12.icache.writebacks::total          141548                       # number of writebacks
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkWaitTime::total       308689                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walksPending::total    824096972                       # Table walker pending requests distribution
system.cpu13.dtb.walker.walkPageSizes::total       308664                       # Table walker page sizes translated
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total       308689                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total       308664                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total       617353                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkWaitTime::total       572881                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walksPending::total  -1661801528                       # Table walker pending requests distribution
system.cpu13.itb.walker.walkPageSizes::total       572867                       # Table walker page sizes translated
system.cpu13.itb.walker.walkRequestOrigin_Requested::total       572881                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total       572867                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total      1145748                       # Table walker requests started/completed, data/inst
system.cpu13.pwrStateClkGateDist::total          7389                       # Distribution of time spent in the clock gated state
system.cpu13.op_class::total                172764705                       # Class of executed instruction
system.cpu13.dcache.tags.total_refs          53788060                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.occ_percent::total     0.841145                       # Average percentage of cache occupancy
system.cpu13.dcache.ReadReq_hits::total      26761534                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::total     23757760                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::total       262003                       # number of SoftPFReq hits
system.cpu13.dcache.WriteLineReq_hits::total        46058                       # number of WriteLineReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       469147                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::total       436947                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::total       50565352                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::total      50827355                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::total      1464542                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::total       353236                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::total        66025                       # number of SoftPFReq misses
system.cpu13.dcache.WriteLineReq_misses::total        96336                       # number of WriteLineReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        22391                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::total        52081                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::total      1914114                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::total      1980139                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::total     28226076                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     24110996                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total       328028                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_accesses::total       142394                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       491538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       489028                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::total     52479466                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::total     52807494                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.051886                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.014650                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.201279                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.WriteLineReq_miss_rate::total     0.676545                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.045553                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.106499                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::total     0.036474                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::total     0.037497                       # miss rate for overall accesses
system.cpu13.dcache.writebacks::total          829155                       # number of writebacks
system.cpu13.icache.tags.total_refs         143803297                       # Total number of references to valid blocks.
system.cpu13.icache.tags.occ_percent::total     0.997291                       # Average percentage of cache occupancy
system.cpu13.icache.ReadReq_hits::total     138412119                       # number of ReadReq hits
system.cpu13.icache.demand_hits::total      138412119                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::total     138412119                       # number of overall hits
system.cpu13.icache.ReadReq_misses::total      5391178                       # number of ReadReq misses
system.cpu13.icache.demand_misses::total      5391178                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::total      5391178                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::total    143803297                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::total    143803297                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::total    143803297                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.037490                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::total     0.037490                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::total     0.037490                       # miss rate for overall accesses
system.cpu13.icache.writebacks::total         5390666                       # number of writebacks
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkWaitTime::total       938302                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walksPending::total     15759648                       # Table walker pending requests distribution
system.cpu14.dtb.walker.walkPageSizes::total       936433                       # Table walker page sizes translated
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total       938302                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total       936433                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total      1874735                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkWaitTime::total      5577221                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walksPending::total     15759148                       # Table walker pending requests distribution
system.cpu14.itb.walker.walkPageSizes::total      5576877                       # Table walker page sizes translated
system.cpu14.itb.walker.walkRequestOrigin_Requested::total      5577221                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total      5576877                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total     11154098                       # Table walker requests started/completed, data/inst
system.cpu14.pwrStateClkGateDist::total        116944                       # Distribution of time spent in the clock gated state
system.cpu14.op_class::total               1801993749                       # Class of executed instruction
system.cpu14.dcache.tags.total_refs         613632452                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.occ_percent::total     0.974356                       # Average percentage of cache occupancy
system.cpu14.dcache.ReadReq_hits::total     303068413                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::total    276161464                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::total      4553535                       # number of SoftPFReq hits
system.cpu14.dcache.WriteLineReq_hits::total       204156                       # number of WriteLineReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      6704382                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::total      6820864                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::total      579434033                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::total     583987568                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::total     11287906                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::total      2848199                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::total       793105                       # number of SoftPFReq misses
system.cpu14.dcache.WriteLineReq_misses::total       836847                       # number of WriteLineReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       235580                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::total       118001                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::total     14972952                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::total     15766057                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::total    314356319                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    279009663                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total      5346640                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_accesses::total      1041003                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      6939962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      6938865                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::total    594406985                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::total    599753625                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.035908                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.010208                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.148337                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.WriteLineReq_miss_rate::total     0.803885                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.033945                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.017006                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::total     0.025190                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::total     0.026288                       # miss rate for overall accesses
system.cpu14.dcache.writebacks::total         8359162                       # number of writebacks
system.cpu14.icache.tags.total_refs        1501840297                       # Total number of references to valid blocks.
system.cpu14.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu14.icache.ReadReq_hits::total    1446808427                       # number of ReadReq hits
system.cpu14.icache.demand_hits::total     1446808427                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::total    1446808427                       # number of overall hits
system.cpu14.icache.ReadReq_misses::total     55031870                       # number of ReadReq misses
system.cpu14.icache.demand_misses::total     55031870                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::total     55031870                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::total   1501840297                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::total   1501840297                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::total   1501840297                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.036643                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::total     0.036643                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::total     0.036643                       # miss rate for overall accesses
system.cpu14.icache.writebacks::total        55031358                       # number of writebacks
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkWaitTime::total        73023                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walksPending::total   -315558908                       # Table walker pending requests distribution
system.cpu15.dtb.walker.walkPageSizes::total        72885                       # Table walker page sizes translated
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total        73023                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total        72885                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total       145908                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkWaitTime::total       165284                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walksPending::total     16101648                       # Table walker pending requests distribution
system.cpu15.itb.walker.walkPageSizes::total       165229                       # Table walker page sizes translated
system.cpu15.itb.walker.walkRequestOrigin_Requested::total       165284                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total       165229                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total       330513                       # Table walker requests started/completed, data/inst
system.cpu15.pwrStateClkGateDist::total          4428                       # Distribution of time spent in the clock gated state
system.cpu15.op_class::total                 57236165                       # Class of executed instruction
system.cpu15.dcache.tags.total_refs          18234875                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.occ_percent::total     0.843863                       # Average percentage of cache occupancy
system.cpu15.dcache.ReadReq_hits::total       9124146                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::total      8073356                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::total        98351                       # number of SoftPFReq hits
system.cpu15.dcache.WriteLineReq_hits::total        10891                       # number of WriteLineReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       154131                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::total       138325                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::total       17208393                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::total      17306744                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::total       453798                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::total       106789                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::total        22798                       # number of SoftPFReq misses
system.cpu15.dcache.WriteLineReq_misses::total        27118                       # number of WriteLineReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         5801                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::total        19371                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::total       587705                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::total       610503                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::total      9577944                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      8180145                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total       121149                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_accesses::total        38009                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       159932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       157696                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::total     17796098                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::total     17917247                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.047379                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.013055                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.188181                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.WriteLineReq_miss_rate::total     0.713463                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.036272                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.122838                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::total     0.033024                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::total     0.034073                       # miss rate for overall accesses
system.cpu15.dcache.writebacks::total          237740                       # number of writebacks
system.cpu15.icache.tags.total_refs          47455290                       # Total number of references to valid blocks.
system.cpu15.icache.tags.occ_percent::total     0.998811                       # Average percentage of cache occupancy
system.cpu15.icache.ReadReq_hits::total      45788683                       # number of ReadReq hits
system.cpu15.icache.demand_hits::total       45788683                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::total      45788683                       # number of overall hits
system.cpu15.icache.ReadReq_misses::total      1666607                       # number of ReadReq misses
system.cpu15.icache.demand_misses::total      1666607                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::total      1666607                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::total     47455290                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::total     47455290                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::total     47455290                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.035120                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::total     0.035120                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::total     0.035120                       # miss rate for overall accesses
system.cpu15.icache.writebacks::total         1666095                       # number of writebacks
system.iobus.pkt_count_system.bridge.master::total        54472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total      1072378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1126850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        42760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     34241000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 34283760                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.total_refs                 536189                       # Total number of references to valid blocks.
system.iocache.tags.occ_percent::total       0.995636                       # Average percentage of cache occupancy
system.iocache.ReadReq_misses::total             3389                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::total       532800                       # number of WriteLineReq misses
system.iocache.demand_misses::total            536189                       # number of demand (read+write) misses
system.iocache.overall_misses::total           536189                       # number of overall misses
system.iocache.ReadReq_accesses::total           3389                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       532800                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::total          536189                       # number of demand (read+write) accesses
system.iocache.overall_accesses::total         536189                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.writebacks::total               532784                       # number of writebacks
system.l200.tags.total_refs                  37016797                       # Total number of references to valid blocks.
system.l200.tags.occ_percent::total          0.953245                       # Average percentage of cache occupancy
system.l200.ReadReq_hits::total               3294936                       # number of ReadReq hits
system.l200.WritebackDirty_hits::total        2236216                       # number of WritebackDirty hits
system.l200.WritebackClean_hits::total        6250342                       # number of WritebackClean hits
system.l200.UpgradeReq_hits::total               2949                       # number of UpgradeReq hits
system.l200.SCUpgradeReq_hits::total              140                       # number of SCUpgradeReq hits
system.l200.ReadExReq_hits::total              541224                       # number of ReadExReq hits
system.l200.ReadCleanReq_hits::total          6292115                       # number of ReadCleanReq hits
system.l200.ReadSharedReq_hits::total         7021251                       # number of ReadSharedReq hits
system.l200.InvalidateReq_hits::total            1700                       # number of InvalidateReq hits
system.l200.demand_hits::total               17149526                       # number of demand (read+write) hits
system.l200.overall_hits::total              17149526                       # number of overall hits
system.l200.ReadReq_misses::total               27299                       # number of ReadReq misses
system.l200.UpgradeReq_misses::total            30658                       # number of UpgradeReq misses
system.l200.SCUpgradeReq_misses::total          11389                       # number of SCUpgradeReq misses
system.l200.ReadExReq_misses::total            569268                       # number of ReadExReq misses
system.l200.ReadCleanReq_misses::total          73049                       # number of ReadCleanReq misses
system.l200.ReadSharedReq_misses::total       2251965                       # number of ReadSharedReq misses
system.l200.InvalidateReq_misses::total        393839                       # number of InvalidateReq misses
system.l200.demand_misses::total              2921581                       # number of demand (read+write) misses
system.l200.overall_misses::total             2921581                       # number of overall misses
system.l200.ReadReq_accesses::total           3322235                       # number of ReadReq accesses(hits+misses)
system.l200.WritebackDirty_accesses::total      2236216                       # number of WritebackDirty accesses(hits+misses)
system.l200.WritebackClean_accesses::total      6250342                       # number of WritebackClean accesses(hits+misses)
system.l200.UpgradeReq_accesses::total          33607                       # number of UpgradeReq accesses(hits+misses)
system.l200.SCUpgradeReq_accesses::total        11529                       # number of SCUpgradeReq accesses(hits+misses)
system.l200.ReadExReq_accesses::total         1110492                       # number of ReadExReq accesses(hits+misses)
system.l200.ReadCleanReq_accesses::total      6365164                       # number of ReadCleanReq accesses(hits+misses)
system.l200.ReadSharedReq_accesses::total      9273216                       # number of ReadSharedReq accesses(hits+misses)
system.l200.InvalidateReq_accesses::total       395539                       # number of InvalidateReq accesses(hits+misses)
system.l200.demand_accesses::total           20071107                       # number of demand (read+write) accesses
system.l200.overall_accesses::total          20071107                       # number of overall (read+write) accesses
system.l200.ReadReq_miss_rate::total         0.008217                       # miss rate for ReadReq accesses
system.l200.UpgradeReq_miss_rate::total      0.912250                       # miss rate for UpgradeReq accesses
system.l200.SCUpgradeReq_miss_rate::total     0.987857                       # miss rate for SCUpgradeReq accesses
system.l200.ReadExReq_miss_rate::total       0.512627                       # miss rate for ReadExReq accesses
system.l200.ReadCleanReq_miss_rate::total     0.011476                       # miss rate for ReadCleanReq accesses
system.l200.ReadSharedReq_miss_rate::total     0.242846                       # miss rate for ReadSharedReq accesses
system.l200.InvalidateReq_miss_rate::total     0.995702                       # miss rate for InvalidateReq accesses
system.l200.demand_miss_rate::total          0.145562                       # miss rate for demand accesses
system.l200.overall_miss_rate::total         0.145562                       # miss rate for overall accesses
system.l200.writebacks::total                  973959                       # number of writebacks
system.l201.tags.total_refs                   1055288                       # Total number of references to valid blocks.
system.l201.tags.occ_percent::total          0.805744                       # Average percentage of cache occupancy
system.l201.ReadReq_hits::total                 83612                       # number of ReadReq hits
system.l201.WritebackDirty_hits::total         135864                       # number of WritebackDirty hits
system.l201.WritebackClean_hits::total         226661                       # number of WritebackClean hits
system.l201.UpgradeReq_hits::total                566                       # number of UpgradeReq hits
system.l201.SCUpgradeReq_hits::total              224                       # number of SCUpgradeReq hits
system.l201.ReadExReq_hits::total               22183                       # number of ReadExReq hits
system.l201.ReadCleanReq_hits::total           194546                       # number of ReadCleanReq hits
system.l201.ReadSharedReq_hits::total          129923                       # number of ReadSharedReq hits
system.l201.InvalidateReq_hits::total            3832                       # number of InvalidateReq hits
system.l201.demand_hits::total                 430264                       # number of demand (read+write) hits
system.l201.overall_hits::total                430264                       # number of overall hits
system.l201.ReadReq_misses::total                1166                       # number of ReadReq misses
system.l201.UpgradeReq_misses::total             4631                       # number of UpgradeReq misses
system.l201.SCUpgradeReq_misses::total           6713                       # number of SCUpgradeReq misses
system.l201.ReadExReq_misses::total             17623                       # number of ReadExReq misses
system.l201.ReadCleanReq_misses::total          32643                       # number of ReadCleanReq misses
system.l201.ReadSharedReq_misses::total         73728                       # number of ReadSharedReq misses
system.l201.InvalidateReq_misses::total         15911                       # number of InvalidateReq misses
system.l201.demand_misses::total               125160                       # number of demand (read+write) misses
system.l201.overall_misses::total              125160                       # number of overall misses
system.l201.ReadReq_accesses::total             84778                       # number of ReadReq accesses(hits+misses)
system.l201.WritebackDirty_accesses::total       135864                       # number of WritebackDirty accesses(hits+misses)
system.l201.WritebackClean_accesses::total       226661                       # number of WritebackClean accesses(hits+misses)
system.l201.UpgradeReq_accesses::total           5197                       # number of UpgradeReq accesses(hits+misses)
system.l201.SCUpgradeReq_accesses::total         6937                       # number of SCUpgradeReq accesses(hits+misses)
system.l201.ReadExReq_accesses::total           39806                       # number of ReadExReq accesses(hits+misses)
system.l201.ReadCleanReq_accesses::total       227189                       # number of ReadCleanReq accesses(hits+misses)
system.l201.ReadSharedReq_accesses::total       203651                       # number of ReadSharedReq accesses(hits+misses)
system.l201.InvalidateReq_accesses::total        19743                       # number of InvalidateReq accesses(hits+misses)
system.l201.demand_accesses::total             555424                       # number of demand (read+write) accesses
system.l201.overall_accesses::total            555424                       # number of overall (read+write) accesses
system.l201.ReadReq_miss_rate::total         0.013754                       # miss rate for ReadReq accesses
system.l201.UpgradeReq_miss_rate::total      0.891091                       # miss rate for UpgradeReq accesses
system.l201.SCUpgradeReq_miss_rate::total     0.967709                       # miss rate for SCUpgradeReq accesses
system.l201.ReadExReq_miss_rate::total       0.442722                       # miss rate for ReadExReq accesses
system.l201.ReadCleanReq_miss_rate::total     0.143682                       # miss rate for ReadCleanReq accesses
system.l201.ReadSharedReq_miss_rate::total     0.362031                       # miss rate for ReadSharedReq accesses
system.l201.InvalidateReq_miss_rate::total     0.805906                       # miss rate for InvalidateReq accesses
system.l201.demand_miss_rate::total          0.225341                       # miss rate for demand accesses
system.l201.overall_miss_rate::total         0.225341                       # miss rate for overall accesses
system.l201.writebacks::total                   30548                       # number of writebacks
system.l202.tags.total_refs                  14493748                       # Total number of references to valid blocks.
system.l202.tags.occ_percent::total          0.884887                       # Average percentage of cache occupancy
system.l202.ReadReq_hits::total                727213                       # number of ReadReq hits
system.l202.WritebackDirty_hits::total         933514                       # number of WritebackDirty hits
system.l202.WritebackClean_hits::total        5624898                       # number of WritebackClean hits
system.l202.UpgradeReq_hits::total               1868                       # number of UpgradeReq hits
system.l202.SCUpgradeReq_hits::total              330                       # number of SCUpgradeReq hits
system.l202.ReadExReq_hits::total              183104                       # number of ReadExReq hits
system.l202.ReadCleanReq_hits::total          5615088                       # number of ReadCleanReq hits
system.l202.ReadSharedReq_hits::total          654692                       # number of ReadSharedReq hits
system.l202.InvalidateReq_hits::total           10459                       # number of InvalidateReq hits
system.l202.demand_hits::total                7180097                       # number of demand (read+write) hits
system.l202.overall_hits::total               7180097                       # number of overall hits
system.l202.ReadReq_misses::total                2862                       # number of ReadReq misses
system.l202.UpgradeReq_misses::total            21388                       # number of UpgradeReq misses
system.l202.SCUpgradeReq_misses::total          13566                       # number of SCUpgradeReq misses
system.l202.ReadExReq_misses::total             29677                       # number of ReadExReq misses
system.l202.ReadCleanReq_misses::total          61104                       # number of ReadCleanReq misses
system.l202.ReadSharedReq_misses::total        260051                       # number of ReadSharedReq misses
system.l202.InvalidateReq_misses::total        188789                       # number of InvalidateReq misses
system.l202.demand_misses::total               353694                       # number of demand (read+write) misses
system.l202.overall_misses::total              353694                       # number of overall misses
system.l202.ReadReq_accesses::total            730075                       # number of ReadReq accesses(hits+misses)
system.l202.WritebackDirty_accesses::total       933514                       # number of WritebackDirty accesses(hits+misses)
system.l202.WritebackClean_accesses::total      5624898                       # number of WritebackClean accesses(hits+misses)
system.l202.UpgradeReq_accesses::total          23256                       # number of UpgradeReq accesses(hits+misses)
system.l202.SCUpgradeReq_accesses::total        13896                       # number of SCUpgradeReq accesses(hits+misses)
system.l202.ReadExReq_accesses::total          212781                       # number of ReadExReq accesses(hits+misses)
system.l202.ReadCleanReq_accesses::total      5676192                       # number of ReadCleanReq accesses(hits+misses)
system.l202.ReadSharedReq_accesses::total       914743                       # number of ReadSharedReq accesses(hits+misses)
system.l202.InvalidateReq_accesses::total       199248                       # number of InvalidateReq accesses(hits+misses)
system.l202.demand_accesses::total            7533791                       # number of demand (read+write) accesses
system.l202.overall_accesses::total           7533791                       # number of overall (read+write) accesses
system.l202.ReadReq_miss_rate::total         0.003920                       # miss rate for ReadReq accesses
system.l202.UpgradeReq_miss_rate::total      0.919677                       # miss rate for UpgradeReq accesses
system.l202.SCUpgradeReq_miss_rate::total     0.976252                       # miss rate for SCUpgradeReq accesses
system.l202.ReadExReq_miss_rate::total       0.139472                       # miss rate for ReadExReq accesses
system.l202.ReadCleanReq_miss_rate::total     0.010765                       # miss rate for ReadCleanReq accesses
system.l202.ReadSharedReq_miss_rate::total     0.284289                       # miss rate for ReadSharedReq accesses
system.l202.InvalidateReq_miss_rate::total     0.947508                       # miss rate for InvalidateReq accesses
system.l202.demand_miss_rate::total          0.046948                       # miss rate for demand accesses
system.l202.overall_miss_rate::total         0.046948                       # miss rate for overall accesses
system.l202.writebacks::total                  341797                       # number of writebacks
system.l203.tags.total_refs                   1380693                       # Total number of references to valid blocks.
system.l203.tags.occ_percent::total          0.912217                       # Average percentage of cache occupancy
system.l203.ReadReq_hits::total                109546                       # number of ReadReq hits
system.l203.WritebackDirty_hits::total         171307                       # number of WritebackDirty hits
system.l203.WritebackClean_hits::total         314468                       # number of WritebackClean hits
system.l203.UpgradeReq_hits::total                617                       # number of UpgradeReq hits
system.l203.SCUpgradeReq_hits::total              282                       # number of SCUpgradeReq hits
system.l203.ReadExReq_hits::total               29331                       # number of ReadExReq hits
system.l203.ReadCleanReq_hits::total           271820                       # number of ReadCleanReq hits
system.l203.ReadSharedReq_hits::total          157806                       # number of ReadSharedReq hits
system.l203.InvalidateReq_hits::total            4463                       # number of InvalidateReq hits
system.l203.demand_hits::total                 568503                       # number of demand (read+write) hits
system.l203.overall_hits::total                568503                       # number of overall hits
system.l203.ReadReq_misses::total                1335                       # number of ReadReq misses
system.l203.UpgradeReq_misses::total             6054                       # number of UpgradeReq misses
system.l203.SCUpgradeReq_misses::total           7523                       # number of SCUpgradeReq misses
system.l203.ReadExReq_misses::total             23249                       # number of ReadExReq misses
system.l203.ReadCleanReq_misses::total          43173                       # number of ReadCleanReq misses
system.l203.ReadSharedReq_misses::total         90759                       # number of ReadSharedReq misses
system.l203.InvalidateReq_misses::total         21480                       # number of InvalidateReq misses
system.l203.demand_misses::total               158516                       # number of demand (read+write) misses
system.l203.overall_misses::total              158516                       # number of overall misses
system.l203.ReadReq_accesses::total            110881                       # number of ReadReq accesses(hits+misses)
system.l203.WritebackDirty_accesses::total       171307                       # number of WritebackDirty accesses(hits+misses)
system.l203.WritebackClean_accesses::total       314468                       # number of WritebackClean accesses(hits+misses)
system.l203.UpgradeReq_accesses::total           6671                       # number of UpgradeReq accesses(hits+misses)
system.l203.SCUpgradeReq_accesses::total         7805                       # number of SCUpgradeReq accesses(hits+misses)
system.l203.ReadExReq_accesses::total           52580                       # number of ReadExReq accesses(hits+misses)
system.l203.ReadCleanReq_accesses::total       314993                       # number of ReadCleanReq accesses(hits+misses)
system.l203.ReadSharedReq_accesses::total       248565                       # number of ReadSharedReq accesses(hits+misses)
system.l203.InvalidateReq_accesses::total        25943                       # number of InvalidateReq accesses(hits+misses)
system.l203.demand_accesses::total             727019                       # number of demand (read+write) accesses
system.l203.overall_accesses::total            727019                       # number of overall (read+write) accesses
system.l203.ReadReq_miss_rate::total         0.012040                       # miss rate for ReadReq accesses
system.l203.UpgradeReq_miss_rate::total      0.907510                       # miss rate for UpgradeReq accesses
system.l203.SCUpgradeReq_miss_rate::total     0.963869                       # miss rate for SCUpgradeReq accesses
system.l203.ReadExReq_miss_rate::total       0.442164                       # miss rate for ReadExReq accesses
system.l203.ReadCleanReq_miss_rate::total     0.137060                       # miss rate for ReadCleanReq accesses
system.l203.ReadSharedReq_miss_rate::total     0.365132                       # miss rate for ReadSharedReq accesses
system.l203.InvalidateReq_miss_rate::total     0.827969                       # miss rate for InvalidateReq accesses
system.l203.demand_miss_rate::total          0.218036                       # miss rate for demand accesses
system.l203.overall_miss_rate::total         0.218036                       # miss rate for overall accesses
system.l203.writebacks::total                   41612                       # number of writebacks
system.l204.tags.total_refs                   7966691                       # Total number of references to valid blocks.
system.l204.tags.occ_percent::total          0.765038                       # Average percentage of cache occupancy
system.l204.ReadReq_hits::total               1225196                       # number of ReadReq hits
system.l204.WritebackDirty_hits::total         365442                       # number of WritebackDirty hits
system.l204.WritebackClean_hits::total        2480661                       # number of WritebackClean hits
system.l204.UpgradeReq_hits::total                 13                       # number of UpgradeReq hits
system.l204.SCUpgradeReq_hits::total               12                       # number of SCUpgradeReq hits
system.l204.ReadExReq_hits::total              123195                       # number of ReadExReq hits
system.l204.ReadCleanReq_hits::total          2429925                       # number of ReadCleanReq hits
system.l204.ReadSharedReq_hits::total          598710                       # number of ReadSharedReq hits
system.l204.InvalidateReq_hits::total           52964                       # number of InvalidateReq hits
system.l204.demand_hits::total                4377026                       # number of demand (read+write) hits
system.l204.overall_hits::total               4377026                       # number of overall hits
system.l204.ReadReq_misses::total                1667                       # number of ReadReq misses
system.l204.UpgradeReq_misses::total            20470                       # number of UpgradeReq misses
system.l204.SCUpgradeReq_misses::total          22423                       # number of SCUpgradeReq misses
system.l204.ReadExReq_misses::total             12515                       # number of ReadExReq misses
system.l204.ReadCleanReq_misses::total          51250                       # number of ReadCleanReq misses
system.l204.ReadSharedReq_misses::total         99264                       # number of ReadSharedReq misses
system.l204.InvalidateReq_misses::total          2737                       # number of InvalidateReq misses
system.l204.demand_misses::total               164696                       # number of demand (read+write) misses
system.l204.overall_misses::total              164696                       # number of overall misses
system.l204.ReadReq_accesses::total           1226863                       # number of ReadReq accesses(hits+misses)
system.l204.WritebackDirty_accesses::total       365442                       # number of WritebackDirty accesses(hits+misses)
system.l204.WritebackClean_accesses::total      2480661                       # number of WritebackClean accesses(hits+misses)
system.l204.UpgradeReq_accesses::total          20483                       # number of UpgradeReq accesses(hits+misses)
system.l204.SCUpgradeReq_accesses::total        22435                       # number of SCUpgradeReq accesses(hits+misses)
system.l204.ReadExReq_accesses::total          135710                       # number of ReadExReq accesses(hits+misses)
system.l204.ReadCleanReq_accesses::total      2481175                       # number of ReadCleanReq accesses(hits+misses)
system.l204.ReadSharedReq_accesses::total       697974                       # number of ReadSharedReq accesses(hits+misses)
system.l204.InvalidateReq_accesses::total        55701                       # number of InvalidateReq accesses(hits+misses)
system.l204.demand_accesses::total            4541722                       # number of demand (read+write) accesses
system.l204.overall_accesses::total           4541722                       # number of overall (read+write) accesses
system.l204.ReadReq_miss_rate::total         0.001359                       # miss rate for ReadReq accesses
system.l204.UpgradeReq_miss_rate::total      0.999365                       # miss rate for UpgradeReq accesses
system.l204.SCUpgradeReq_miss_rate::total     0.999465                       # miss rate for SCUpgradeReq accesses
system.l204.ReadExReq_miss_rate::total       0.092219                       # miss rate for ReadExReq accesses
system.l204.ReadCleanReq_miss_rate::total     0.020656                       # miss rate for ReadCleanReq accesses
system.l204.ReadSharedReq_miss_rate::total     0.142217                       # miss rate for ReadSharedReq accesses
system.l204.InvalidateReq_miss_rate::total     0.049137                       # miss rate for InvalidateReq accesses
system.l204.demand_miss_rate::total          0.036263                       # miss rate for demand accesses
system.l204.overall_miss_rate::total         0.036263                       # miss rate for overall accesses
system.l204.writebacks::total                   17429                       # number of writebacks
system.l205.tags.total_refs                    248539                       # Total number of references to valid blocks.
system.l205.tags.occ_percent::total          0.748483                       # Average percentage of cache occupancy
system.l205.ReadReq_hits::total                 15371                       # number of ReadReq hits
system.l205.WritebackDirty_hits::total          31304                       # number of WritebackDirty hits
system.l205.WritebackClean_hits::total          58463                       # number of WritebackClean hits
system.l205.UpgradeReq_hits::total                 25                       # number of UpgradeReq hits
system.l205.SCUpgradeReq_hits::total               96                       # number of SCUpgradeReq hits
system.l205.ReadExReq_hits::total                4921                       # number of ReadExReq hits
system.l205.ReadCleanReq_hits::total            47062                       # number of ReadCleanReq hits
system.l205.ReadSharedReq_hits::total           24199                       # number of ReadSharedReq hits
system.l205.InvalidateReq_hits::total            1256                       # number of InvalidateReq hits
system.l205.demand_hits::total                  91553                       # number of demand (read+write) hits
system.l205.overall_hits::total                 91553                       # number of overall hits
system.l205.ReadReq_misses::total                 368                       # number of ReadReq misses
system.l205.UpgradeReq_misses::total             2175                       # number of UpgradeReq misses
system.l205.SCUpgradeReq_misses::total           2303                       # number of SCUpgradeReq misses
system.l205.ReadExReq_misses::total              5826                       # number of ReadExReq misses
system.l205.ReadCleanReq_misses::total          11917                       # number of ReadCleanReq misses
system.l205.ReadSharedReq_misses::total         19513                       # number of ReadSharedReq misses
system.l205.InvalidateReq_misses::total          2633                       # number of InvalidateReq misses
system.l205.demand_misses::total                37624                       # number of demand (read+write) misses
system.l205.overall_misses::total               37624                       # number of overall misses
system.l205.ReadReq_accesses::total             15739                       # number of ReadReq accesses(hits+misses)
system.l205.WritebackDirty_accesses::total        31304                       # number of WritebackDirty accesses(hits+misses)
system.l205.WritebackClean_accesses::total        58463                       # number of WritebackClean accesses(hits+misses)
system.l205.UpgradeReq_accesses::total           2200                       # number of UpgradeReq accesses(hits+misses)
system.l205.SCUpgradeReq_accesses::total         2399                       # number of SCUpgradeReq accesses(hits+misses)
system.l205.ReadExReq_accesses::total           10747                       # number of ReadExReq accesses(hits+misses)
system.l205.ReadCleanReq_accesses::total        58979                       # number of ReadCleanReq accesses(hits+misses)
system.l205.ReadSharedReq_accesses::total        43712                       # number of ReadSharedReq accesses(hits+misses)
system.l205.InvalidateReq_accesses::total         3889                       # number of InvalidateReq accesses(hits+misses)
system.l205.demand_accesses::total             129177                       # number of demand (read+write) accesses
system.l205.overall_accesses::total            129177                       # number of overall (read+write) accesses
system.l205.ReadReq_miss_rate::total         0.023381                       # miss rate for ReadReq accesses
system.l205.UpgradeReq_miss_rate::total      0.988636                       # miss rate for UpgradeReq accesses
system.l205.SCUpgradeReq_miss_rate::total     0.959983                       # miss rate for SCUpgradeReq accesses
system.l205.ReadExReq_miss_rate::total       0.542105                       # miss rate for ReadExReq accesses
system.l205.ReadCleanReq_miss_rate::total     0.202055                       # miss rate for ReadCleanReq accesses
system.l205.ReadSharedReq_miss_rate::total     0.446399                       # miss rate for ReadSharedReq accesses
system.l205.InvalidateReq_miss_rate::total     0.677038                       # miss rate for InvalidateReq accesses
system.l205.demand_miss_rate::total          0.291259                       # miss rate for demand accesses
system.l205.overall_miss_rate::total         0.291259                       # miss rate for overall accesses
system.l205.writebacks::total                    4313                       # number of writebacks
system.l206.tags.total_refs                    681645                       # Total number of references to valid blocks.
system.l206.tags.occ_percent::total          0.794619                       # Average percentage of cache occupancy
system.l206.ReadReq_hits::total                 53494                       # number of ReadReq hits
system.l206.WritebackDirty_hits::total          90446                       # number of WritebackDirty hits
system.l206.WritebackClean_hits::total         140237                       # number of WritebackClean hits
system.l206.UpgradeReq_hits::total                982                       # number of UpgradeReq hits
system.l206.SCUpgradeReq_hits::total              215                       # number of SCUpgradeReq hits
system.l206.ReadExReq_hits::total               16351                       # number of ReadExReq hits
system.l206.ReadCleanReq_hits::total           118353                       # number of ReadCleanReq hits
system.l206.ReadSharedReq_hits::total           82792                       # number of ReadSharedReq hits
system.l206.InvalidateReq_hits::total            3557                       # number of InvalidateReq hits
system.l206.demand_hits::total                 270990                       # number of demand (read+write) hits
system.l206.overall_hits::total                270990                       # number of overall hits
system.l206.ReadReq_misses::total                 752                       # number of ReadReq misses
system.l206.UpgradeReq_misses::total             2869                       # number of UpgradeReq misses
system.l206.SCUpgradeReq_misses::total           5429                       # number of SCUpgradeReq misses
system.l206.ReadExReq_misses::total             11225                       # number of ReadExReq misses
system.l206.ReadCleanReq_misses::total          22408                       # number of ReadCleanReq misses
system.l206.ReadSharedReq_misses::total         51758                       # number of ReadSharedReq misses
system.l206.InvalidateReq_misses::total          9197                       # number of InvalidateReq misses
system.l206.demand_misses::total                86143                       # number of demand (read+write) misses
system.l206.overall_misses::total               86143                       # number of overall misses
system.l206.ReadReq_accesses::total             54246                       # number of ReadReq accesses(hits+misses)
system.l206.WritebackDirty_accesses::total        90446                       # number of WritebackDirty accesses(hits+misses)
system.l206.WritebackClean_accesses::total       140237                       # number of WritebackClean accesses(hits+misses)
system.l206.UpgradeReq_accesses::total           3851                       # number of UpgradeReq accesses(hits+misses)
system.l206.SCUpgradeReq_accesses::total         5644                       # number of SCUpgradeReq accesses(hits+misses)
system.l206.ReadExReq_accesses::total           27576                       # number of ReadExReq accesses(hits+misses)
system.l206.ReadCleanReq_accesses::total       140761                       # number of ReadCleanReq accesses(hits+misses)
system.l206.ReadSharedReq_accesses::total       134550                       # number of ReadSharedReq accesses(hits+misses)
system.l206.InvalidateReq_accesses::total        12754                       # number of InvalidateReq accesses(hits+misses)
system.l206.demand_accesses::total             357133                       # number of demand (read+write) accesses
system.l206.overall_accesses::total            357133                       # number of overall (read+write) accesses
system.l206.ReadReq_miss_rate::total         0.013863                       # miss rate for ReadReq accesses
system.l206.UpgradeReq_miss_rate::total      0.745001                       # miss rate for UpgradeReq accesses
system.l206.SCUpgradeReq_miss_rate::total     0.961906                       # miss rate for SCUpgradeReq accesses
system.l206.ReadExReq_miss_rate::total       0.407057                       # miss rate for ReadExReq accesses
system.l206.ReadCleanReq_miss_rate::total     0.159192                       # miss rate for ReadCleanReq accesses
system.l206.ReadSharedReq_miss_rate::total     0.384675                       # miss rate for ReadSharedReq accesses
system.l206.InvalidateReq_miss_rate::total     0.721107                       # miss rate for InvalidateReq accesses
system.l206.demand_miss_rate::total          0.241207                       # miss rate for demand accesses
system.l206.overall_miss_rate::total         0.241207                       # miss rate for overall accesses
system.l206.writebacks::total                   19157                       # number of writebacks
system.l207.tags.total_refs                   1030902                       # Total number of references to valid blocks.
system.l207.tags.occ_percent::total          0.857933                       # Average percentage of cache occupancy
system.l207.ReadReq_hits::total                 69903                       # number of ReadReq hits
system.l207.WritebackDirty_hits::total          98732                       # number of WritebackDirty hits
system.l207.WritebackClean_hits::total         264807                       # number of WritebackClean hits
system.l207.UpgradeReq_hits::total                981                       # number of UpgradeReq hits
system.l207.SCUpgradeReq_hits::total              179                       # number of SCUpgradeReq hits
system.l207.ReadExReq_hits::total               18387                       # number of ReadExReq hits
system.l207.ReadCleanReq_hits::total           244499                       # number of ReadCleanReq hits
system.l207.ReadSharedReq_hits::total          112345                       # number of ReadSharedReq hits
system.l207.InvalidateReq_hits::total            3495                       # number of InvalidateReq hits
system.l207.demand_hits::total                 445134                       # number of demand (read+write) hits
system.l207.overall_hits::total                445134                       # number of overall hits
system.l207.ReadReq_misses::total                 792                       # number of ReadReq misses
system.l207.UpgradeReq_misses::total            10224                       # number of UpgradeReq misses
system.l207.SCUpgradeReq_misses::total           6184                       # number of SCUpgradeReq misses
system.l207.ReadExReq_misses::total             10371                       # number of ReadExReq misses
system.l207.ReadCleanReq_misses::total          20835                       # number of ReadCleanReq misses
system.l207.ReadSharedReq_misses::total         64466                       # number of ReadSharedReq misses
system.l207.InvalidateReq_misses::total          8867                       # number of InvalidateReq misses
system.l207.demand_misses::total                96464                       # number of demand (read+write) misses
system.l207.overall_misses::total               96464                       # number of overall misses
system.l207.ReadReq_accesses::total             70695                       # number of ReadReq accesses(hits+misses)
system.l207.WritebackDirty_accesses::total        98732                       # number of WritebackDirty accesses(hits+misses)
system.l207.WritebackClean_accesses::total       264807                       # number of WritebackClean accesses(hits+misses)
system.l207.UpgradeReq_accesses::total          11205                       # number of UpgradeReq accesses(hits+misses)
system.l207.SCUpgradeReq_accesses::total         6363                       # number of SCUpgradeReq accesses(hits+misses)
system.l207.ReadExReq_accesses::total           28758                       # number of ReadExReq accesses(hits+misses)
system.l207.ReadCleanReq_accesses::total       265334                       # number of ReadCleanReq accesses(hits+misses)
system.l207.ReadSharedReq_accesses::total       176811                       # number of ReadSharedReq accesses(hits+misses)
system.l207.InvalidateReq_accesses::total        12362                       # number of InvalidateReq accesses(hits+misses)
system.l207.demand_accesses::total             541598                       # number of demand (read+write) accesses
system.l207.overall_accesses::total            541598                       # number of overall (read+write) accesses
system.l207.ReadReq_miss_rate::total         0.011203                       # miss rate for ReadReq accesses
system.l207.UpgradeReq_miss_rate::total      0.912450                       # miss rate for UpgradeReq accesses
system.l207.SCUpgradeReq_miss_rate::total     0.971869                       # miss rate for SCUpgradeReq accesses
system.l207.ReadExReq_miss_rate::total       0.360630                       # miss rate for ReadExReq accesses
system.l207.ReadCleanReq_miss_rate::total     0.078524                       # miss rate for ReadCleanReq accesses
system.l207.ReadSharedReq_miss_rate::total     0.364604                       # miss rate for ReadSharedReq accesses
system.l207.InvalidateReq_miss_rate::total     0.717279                       # miss rate for InvalidateReq accesses
system.l207.demand_miss_rate::total          0.178110                       # miss rate for demand accesses
system.l207.overall_miss_rate::total         0.178110                       # miss rate for overall accesses
system.l207.writebacks::total                   16018                       # number of writebacks
system.l208.tags.total_refs                  53591429                       # Total number of references to valid blocks.
system.l208.tags.occ_percent::total          0.845273                       # Average percentage of cache occupancy
system.l208.ReadReq_hits::total              12854747                       # number of ReadReq hits
system.l208.WritebackDirty_hits::total        2512763                       # number of WritebackDirty hits
system.l208.WritebackClean_hits::total       11729055                       # number of WritebackClean hits
system.l208.UpgradeReq_hits::total               2985                       # number of UpgradeReq hits
system.l208.SCUpgradeReq_hits::total              190                       # number of SCUpgradeReq hits
system.l208.ReadExReq_hits::total              642998                       # number of ReadExReq hits
system.l208.ReadCleanReq_hits::total         11513725                       # number of ReadCleanReq hits
system.l208.ReadSharedReq_hits::total         4106159                       # number of ReadSharedReq hits
system.l208.InvalidateReq_hits::total          193121                       # number of InvalidateReq hits
system.l208.demand_hits::total               29117629                       # number of demand (read+write) hits
system.l208.overall_hits::total              29117629                       # number of overall hits
system.l208.ReadReq_misses::total               68545                       # number of ReadReq misses
system.l208.UpgradeReq_misses::total            90914                       # number of UpgradeReq misses
system.l208.SCUpgradeReq_misses::total         103895                       # number of SCUpgradeReq misses
system.l208.ReadExReq_misses::total            410245                       # number of ReadExReq misses
system.l208.ReadCleanReq_misses::total         215853                       # number of ReadCleanReq misses
system.l208.ReadSharedReq_misses::total       3160863                       # number of ReadSharedReq misses
system.l208.InvalidateReq_misses::total        177775                       # number of InvalidateReq misses
system.l208.demand_misses::total              3855506                       # number of demand (read+write) misses
system.l208.overall_misses::total             3855506                       # number of overall misses
system.l208.ReadReq_accesses::total          12923292                       # number of ReadReq accesses(hits+misses)
system.l208.WritebackDirty_accesses::total      2512763                       # number of WritebackDirty accesses(hits+misses)
system.l208.WritebackClean_accesses::total     11729055                       # number of WritebackClean accesses(hits+misses)
system.l208.UpgradeReq_accesses::total          93899                       # number of UpgradeReq accesses(hits+misses)
system.l208.SCUpgradeReq_accesses::total       104085                       # number of SCUpgradeReq accesses(hits+misses)
system.l208.ReadExReq_accesses::total         1053243                       # number of ReadExReq accesses(hits+misses)
system.l208.ReadCleanReq_accesses::total     11729578                       # number of ReadCleanReq accesses(hits+misses)
system.l208.ReadSharedReq_accesses::total      7267022                       # number of ReadSharedReq accesses(hits+misses)
system.l208.InvalidateReq_accesses::total       370896                       # number of InvalidateReq accesses(hits+misses)
system.l208.demand_accesses::total           32973135                       # number of demand (read+write) accesses
system.l208.overall_accesses::total          32973135                       # number of overall (read+write) accesses
system.l208.ReadReq_miss_rate::total         0.005304                       # miss rate for ReadReq accesses
system.l208.UpgradeReq_miss_rate::total      0.968211                       # miss rate for UpgradeReq accesses
system.l208.SCUpgradeReq_miss_rate::total     0.998175                       # miss rate for SCUpgradeReq accesses
system.l208.ReadExReq_miss_rate::total       0.389507                       # miss rate for ReadExReq accesses
system.l208.ReadCleanReq_miss_rate::total     0.018402                       # miss rate for ReadCleanReq accesses
system.l208.ReadSharedReq_miss_rate::total     0.434960                       # miss rate for ReadSharedReq accesses
system.l208.InvalidateReq_miss_rate::total     0.479312                       # miss rate for InvalidateReq accesses
system.l208.demand_miss_rate::total          0.116929                       # miss rate for demand accesses
system.l208.overall_miss_rate::total         0.116929                       # miss rate for overall accesses
system.l208.writebacks::total                  673953                       # number of writebacks
system.l209.tags.total_refs                    662633                       # Total number of references to valid blocks.
system.l209.tags.occ_percent::total          0.770374                       # Average percentage of cache occupancy
system.l209.ReadReq_hits::total                 50563                       # number of ReadReq hits
system.l209.WritebackDirty_hits::total          69548                       # number of WritebackDirty hits
system.l209.WritebackClean_hits::total         173871                       # number of WritebackClean hits
system.l209.UpgradeReq_hits::total                 34                       # number of UpgradeReq hits
system.l209.SCUpgradeReq_hits::total              104                       # number of SCUpgradeReq hits
system.l209.ReadExReq_hits::total               12111                       # number of ReadExReq hits
system.l209.ReadCleanReq_hits::total           154180                       # number of ReadCleanReq hits
system.l209.ReadSharedReq_hits::total           70487                       # number of ReadSharedReq hits
system.l209.InvalidateReq_hits::total             932                       # number of InvalidateReq hits
system.l209.demand_hits::total                 287341                       # number of demand (read+write) hits
system.l209.overall_hits::total                287341                       # number of overall hits
system.l209.ReadReq_misses::total                 579                       # number of ReadReq misses
system.l209.UpgradeReq_misses::total             2233                       # number of UpgradeReq misses
system.l209.SCUpgradeReq_misses::total           2394                       # number of SCUpgradeReq misses
system.l209.ReadExReq_misses::total             11074                       # number of ReadExReq misses
system.l209.ReadCleanReq_misses::total          20204                       # number of ReadCleanReq misses
system.l209.ReadSharedReq_misses::total         34113                       # number of ReadSharedReq misses
system.l209.InvalidateReq_misses::total          4418                       # number of InvalidateReq misses
system.l209.demand_misses::total                65970                       # number of demand (read+write) misses
system.l209.overall_misses::total               65970                       # number of overall misses
system.l209.ReadReq_accesses::total             51142                       # number of ReadReq accesses(hits+misses)
system.l209.WritebackDirty_accesses::total        69548                       # number of WritebackDirty accesses(hits+misses)
system.l209.WritebackClean_accesses::total       173871                       # number of WritebackClean accesses(hits+misses)
system.l209.UpgradeReq_accesses::total           2267                       # number of UpgradeReq accesses(hits+misses)
system.l209.SCUpgradeReq_accesses::total         2498                       # number of SCUpgradeReq accesses(hits+misses)
system.l209.ReadExReq_accesses::total           23185                       # number of ReadExReq accesses(hits+misses)
system.l209.ReadCleanReq_accesses::total       174384                       # number of ReadCleanReq accesses(hits+misses)
system.l209.ReadSharedReq_accesses::total       104600                       # number of ReadSharedReq accesses(hits+misses)
system.l209.InvalidateReq_accesses::total         5350                       # number of InvalidateReq accesses(hits+misses)
system.l209.demand_accesses::total             353311                       # number of demand (read+write) accesses
system.l209.overall_accesses::total            353311                       # number of overall (read+write) accesses
system.l209.ReadReq_miss_rate::total         0.011321                       # miss rate for ReadReq accesses
system.l209.UpgradeReq_miss_rate::total      0.985002                       # miss rate for UpgradeReq accesses
system.l209.SCUpgradeReq_miss_rate::total     0.958367                       # miss rate for SCUpgradeReq accesses
system.l209.ReadExReq_miss_rate::total       0.477636                       # miss rate for ReadExReq accesses
system.l209.ReadCleanReq_miss_rate::total     0.115859                       # miss rate for ReadCleanReq accesses
system.l209.ReadSharedReq_miss_rate::total     0.326128                       # miss rate for ReadSharedReq accesses
system.l209.InvalidateReq_miss_rate::total     0.825794                       # miss rate for InvalidateReq accesses
system.l209.demand_miss_rate::total          0.186719                       # miss rate for demand accesses
system.l209.overall_miss_rate::total         0.186719                       # miss rate for overall accesses
system.l209.writebacks::total                   10357                       # number of writebacks
system.l210.tags.total_refs                    144604                       # Total number of references to valid blocks.
system.l210.tags.occ_percent::total          0.578258                       # Average percentage of cache occupancy
system.l210.ReadReq_hits::total                 10470                       # number of ReadReq hits
system.l210.WritebackDirty_hits::total          16341                       # number of WritebackDirty hits
system.l210.WritebackClean_hits::total          37753                       # number of WritebackClean hits
system.l210.UpgradeReq_hits::total                458                       # number of UpgradeReq hits
system.l210.SCUpgradeReq_hits::total               41                       # number of SCUpgradeReq hits
system.l210.ReadExReq_hits::total                2098                       # number of ReadExReq hits
system.l210.ReadCleanReq_hits::total            30303                       # number of ReadCleanReq hits
system.l210.ReadSharedReq_hits::total           13698                       # number of ReadSharedReq hits
system.l210.InvalidateReq_hits::total             184                       # number of InvalidateReq hits
system.l210.demand_hits::total                  56569                       # number of demand (read+write) hits
system.l210.overall_hits::total                 56569                       # number of overall hits
system.l210.ReadReq_misses::total                 207                       # number of ReadReq misses
system.l210.UpgradeReq_misses::total              718                       # number of UpgradeReq misses
system.l210.SCUpgradeReq_misses::total            672                       # number of SCUpgradeReq misses
system.l210.ReadExReq_misses::total              2179                       # number of ReadExReq misses
system.l210.ReadCleanReq_misses::total           7963                       # number of ReadCleanReq misses
system.l210.ReadSharedReq_misses::total          9420                       # number of ReadSharedReq misses
system.l210.InvalidateReq_misses::total          2003                       # number of InvalidateReq misses
system.l210.demand_misses::total                19769                       # number of demand (read+write) misses
system.l210.overall_misses::total               19769                       # number of overall misses
system.l210.ReadReq_accesses::total             10677                       # number of ReadReq accesses(hits+misses)
system.l210.WritebackDirty_accesses::total        16341                       # number of WritebackDirty accesses(hits+misses)
system.l210.WritebackClean_accesses::total        37753                       # number of WritebackClean accesses(hits+misses)
system.l210.UpgradeReq_accesses::total           1176                       # number of UpgradeReq accesses(hits+misses)
system.l210.SCUpgradeReq_accesses::total          713                       # number of SCUpgradeReq accesses(hits+misses)
system.l210.ReadExReq_accesses::total            4277                       # number of ReadExReq accesses(hits+misses)
system.l210.ReadCleanReq_accesses::total        38266                       # number of ReadCleanReq accesses(hits+misses)
system.l210.ReadSharedReq_accesses::total        23118                       # number of ReadSharedReq accesses(hits+misses)
system.l210.InvalidateReq_accesses::total         2187                       # number of InvalidateReq accesses(hits+misses)
system.l210.demand_accesses::total              76338                       # number of demand (read+write) accesses
system.l210.overall_accesses::total             76338                       # number of overall (read+write) accesses
system.l210.ReadReq_miss_rate::total         0.019387                       # miss rate for ReadReq accesses
system.l210.UpgradeReq_miss_rate::total      0.610544                       # miss rate for UpgradeReq accesses
system.l210.SCUpgradeReq_miss_rate::total     0.942496                       # miss rate for SCUpgradeReq accesses
system.l210.ReadExReq_miss_rate::total       0.509469                       # miss rate for ReadExReq accesses
system.l210.ReadCleanReq_miss_rate::total     0.208096                       # miss rate for ReadCleanReq accesses
system.l210.ReadSharedReq_miss_rate::total     0.407475                       # miss rate for ReadSharedReq accesses
system.l210.InvalidateReq_miss_rate::total     0.915866                       # miss rate for InvalidateReq accesses
system.l210.demand_miss_rate::total          0.258967                       # miss rate for demand accesses
system.l210.overall_miss_rate::total         0.258967                       # miss rate for overall accesses
system.l210.writebacks::total                    2440                       # number of writebacks
system.l211.tags.total_refs                    639559                       # Total number of references to valid blocks.
system.l211.tags.occ_percent::total          0.831765                       # Average percentage of cache occupancy
system.l211.ReadReq_hits::total                 50400                       # number of ReadReq hits
system.l211.WritebackDirty_hits::total          86209                       # number of WritebackDirty hits
system.l211.WritebackClean_hits::total         132393                       # number of WritebackClean hits
system.l211.UpgradeReq_hits::total               1302                       # number of UpgradeReq hits
system.l211.SCUpgradeReq_hits::total              179                       # number of SCUpgradeReq hits
system.l211.ReadExReq_hits::total               14397                       # number of ReadExReq hits
system.l211.ReadCleanReq_hits::total           111940                       # number of ReadCleanReq hits
system.l211.ReadSharedReq_hits::total           77501                       # number of ReadSharedReq hits
system.l211.InvalidateReq_hits::total            2745                       # number of InvalidateReq hits
system.l211.demand_hits::total                 254238                       # number of demand (read+write) hits
system.l211.overall_hits::total                254238                       # number of overall hits
system.l211.ReadReq_misses::total                 667                       # number of ReadReq misses
system.l211.UpgradeReq_misses::total             2982                       # number of UpgradeReq misses
system.l211.SCUpgradeReq_misses::total           4785                       # number of SCUpgradeReq misses
system.l211.ReadExReq_misses::total              9930                       # number of ReadExReq misses
system.l211.ReadCleanReq_misses::total          20975                       # number of ReadCleanReq misses
system.l211.ReadSharedReq_misses::total         48934                       # number of ReadSharedReq misses
system.l211.InvalidateReq_misses::total         10150                       # number of InvalidateReq misses
system.l211.demand_misses::total                80506                       # number of demand (read+write) misses
system.l211.overall_misses::total               80506                       # number of overall misses
system.l211.ReadReq_accesses::total             51067                       # number of ReadReq accesses(hits+misses)
system.l211.WritebackDirty_accesses::total        86209                       # number of WritebackDirty accesses(hits+misses)
system.l211.WritebackClean_accesses::total       132393                       # number of WritebackClean accesses(hits+misses)
system.l211.UpgradeReq_accesses::total           4284                       # number of UpgradeReq accesses(hits+misses)
system.l211.SCUpgradeReq_accesses::total         4964                       # number of SCUpgradeReq accesses(hits+misses)
system.l211.ReadExReq_accesses::total           24327                       # number of ReadExReq accesses(hits+misses)
system.l211.ReadCleanReq_accesses::total       132915                       # number of ReadCleanReq accesses(hits+misses)
system.l211.ReadSharedReq_accesses::total       126435                       # number of ReadSharedReq accesses(hits+misses)
system.l211.InvalidateReq_accesses::total        12895                       # number of InvalidateReq accesses(hits+misses)
system.l211.demand_accesses::total             334744                       # number of demand (read+write) accesses
system.l211.overall_accesses::total            334744                       # number of overall (read+write) accesses
system.l211.ReadReq_miss_rate::total         0.013061                       # miss rate for ReadReq accesses
system.l211.UpgradeReq_miss_rate::total      0.696078                       # miss rate for UpgradeReq accesses
system.l211.SCUpgradeReq_miss_rate::total     0.963940                       # miss rate for SCUpgradeReq accesses
system.l211.ReadExReq_miss_rate::total       0.408188                       # miss rate for ReadExReq accesses
system.l211.ReadCleanReq_miss_rate::total     0.157808                       # miss rate for ReadCleanReq accesses
system.l211.ReadSharedReq_miss_rate::total     0.387029                       # miss rate for ReadSharedReq accesses
system.l211.InvalidateReq_miss_rate::total     0.787127                       # miss rate for InvalidateReq accesses
system.l211.demand_miss_rate::total          0.240500                       # miss rate for demand accesses
system.l211.overall_miss_rate::total         0.240500                       # miss rate for overall accesses
system.l211.writebacks::total                   17585                       # number of writebacks
system.l212.tags.total_refs                    700152                       # Total number of references to valid blocks.
system.l212.tags.occ_percent::total          0.793773                       # Average percentage of cache occupancy
system.l212.ReadReq_hits::total                 52434                       # number of ReadReq hits
system.l212.WritebackDirty_hits::total          97107                       # number of WritebackDirty hits
system.l212.WritebackClean_hits::total         141528                       # number of WritebackClean hits
system.l212.UpgradeReq_hits::total               1279                       # number of UpgradeReq hits
system.l212.SCUpgradeReq_hits::total              197                       # number of SCUpgradeReq hits
system.l212.ReadExReq_hits::total               16549                       # number of ReadExReq hits
system.l212.ReadCleanReq_hits::total           120571                       # number of ReadCleanReq hits
system.l212.ReadSharedReq_hits::total           94183                       # number of ReadSharedReq hits
system.l212.InvalidateReq_hits::total            3612                       # number of InvalidateReq hits
system.l212.demand_hits::total                 283737                       # number of demand (read+write) hits
system.l212.overall_hits::total                283737                       # number of overall hits
system.l212.ReadReq_misses::total                 684                       # number of ReadReq misses
system.l212.UpgradeReq_misses::total             2951                       # number of UpgradeReq misses
system.l212.SCUpgradeReq_misses::total           5161                       # number of SCUpgradeReq misses
system.l212.ReadExReq_misses::total              9687                       # number of ReadExReq misses
system.l212.ReadCleanReq_misses::total          21489                       # number of ReadCleanReq misses
system.l212.ReadSharedReq_misses::total         49608                       # number of ReadSharedReq misses
system.l212.InvalidateReq_misses::total          9971                       # number of InvalidateReq misses
system.l212.demand_misses::total                81468                       # number of demand (read+write) misses
system.l212.overall_misses::total               81468                       # number of overall misses
system.l212.ReadReq_accesses::total             53118                       # number of ReadReq accesses(hits+misses)
system.l212.WritebackDirty_accesses::total        97107                       # number of WritebackDirty accesses(hits+misses)
system.l212.WritebackClean_accesses::total       141528                       # number of WritebackClean accesses(hits+misses)
system.l212.UpgradeReq_accesses::total           4230                       # number of UpgradeReq accesses(hits+misses)
system.l212.SCUpgradeReq_accesses::total         5358                       # number of SCUpgradeReq accesses(hits+misses)
system.l212.ReadExReq_accesses::total           26236                       # number of ReadExReq accesses(hits+misses)
system.l212.ReadCleanReq_accesses::total       142060                       # number of ReadCleanReq accesses(hits+misses)
system.l212.ReadSharedReq_accesses::total       143791                       # number of ReadSharedReq accesses(hits+misses)
system.l212.InvalidateReq_accesses::total        13583                       # number of InvalidateReq accesses(hits+misses)
system.l212.demand_accesses::total             365205                       # number of demand (read+write) accesses
system.l212.overall_accesses::total            365205                       # number of overall (read+write) accesses
system.l212.ReadReq_miss_rate::total         0.012877                       # miss rate for ReadReq accesses
system.l212.UpgradeReq_miss_rate::total      0.697636                       # miss rate for UpgradeReq accesses
system.l212.SCUpgradeReq_miss_rate::total     0.963233                       # miss rate for SCUpgradeReq accesses
system.l212.ReadExReq_miss_rate::total       0.369225                       # miss rate for ReadExReq accesses
system.l212.ReadCleanReq_miss_rate::total     0.151267                       # miss rate for ReadCleanReq accesses
system.l212.ReadSharedReq_miss_rate::total     0.345001                       # miss rate for ReadSharedReq accesses
system.l212.InvalidateReq_miss_rate::total     0.734079                       # miss rate for InvalidateReq accesses
system.l212.demand_miss_rate::total          0.223075                       # miss rate for demand accesses
system.l212.overall_miss_rate::total         0.223075                       # miss rate for overall accesses
system.l212.writebacks::total                   19745                       # number of writebacks
system.l213.tags.total_refs                  17319427                       # Total number of references to valid blocks.
system.l213.tags.occ_percent::total          0.818856                       # Average percentage of cache occupancy
system.l213.ReadReq_hits::total               2630077                       # number of ReadReq hits
system.l213.WritebackDirty_hits::total         829155                       # number of WritebackDirty hits
system.l213.WritebackClean_hits::total        5390666                       # number of WritebackClean hits
system.l213.UpgradeReq_hits::total                  3                       # number of UpgradeReq hits
system.l213.SCUpgradeReq_hits::total               39                       # number of SCUpgradeReq hits
system.l213.ReadExReq_hits::total              275648                       # number of ReadExReq hits
system.l213.ReadCleanReq_hits::total          5297173                       # number of ReadCleanReq hits
system.l213.ReadSharedReq_hits::total         1335057                       # number of ReadSharedReq hits
system.l213.InvalidateReq_hits::total           88916                       # number of InvalidateReq hits
system.l213.demand_hits::total                9537955                       # number of demand (read+write) hits
system.l213.overall_hits::total               9537955                       # number of overall hits
system.l213.ReadReq_misses::total                3750                       # number of ReadReq misses
system.l213.UpgradeReq_misses::total            51898                       # number of UpgradeReq misses
system.l213.SCUpgradeReq_misses::total          52042                       # number of SCUpgradeReq misses
system.l213.ReadExReq_misses::total             25687                       # number of ReadExReq misses
system.l213.ReadCleanReq_misses::total          94005                       # number of ReadCleanReq misses
system.l213.ReadSharedReq_misses::total        217901                       # number of ReadSharedReq misses
system.l213.InvalidateReq_misses::total          7420                       # number of InvalidateReq misses
system.l213.demand_misses::total               341343                       # number of demand (read+write) misses
system.l213.overall_misses::total              341343                       # number of overall misses
system.l213.ReadReq_accesses::total           2633827                       # number of ReadReq accesses(hits+misses)
system.l213.WritebackDirty_accesses::total       829155                       # number of WritebackDirty accesses(hits+misses)
system.l213.WritebackClean_accesses::total      5390666                       # number of WritebackClean accesses(hits+misses)
system.l213.UpgradeReq_accesses::total          51901                       # number of UpgradeReq accesses(hits+misses)
system.l213.SCUpgradeReq_accesses::total        52081                       # number of SCUpgradeReq accesses(hits+misses)
system.l213.ReadExReq_accesses::total          301335                       # number of ReadExReq accesses(hits+misses)
system.l213.ReadCleanReq_accesses::total      5391178                       # number of ReadCleanReq accesses(hits+misses)
system.l213.ReadSharedReq_accesses::total      1552958                       # number of ReadSharedReq accesses(hits+misses)
system.l213.InvalidateReq_accesses::total        96336                       # number of InvalidateReq accesses(hits+misses)
system.l213.demand_accesses::total            9879298                       # number of demand (read+write) accesses
system.l213.overall_accesses::total           9879298                       # number of overall (read+write) accesses
system.l213.ReadReq_miss_rate::total         0.001424                       # miss rate for ReadReq accesses
system.l213.UpgradeReq_miss_rate::total      0.999942                       # miss rate for UpgradeReq accesses
system.l213.SCUpgradeReq_miss_rate::total     0.999251                       # miss rate for SCUpgradeReq accesses
system.l213.ReadExReq_miss_rate::total       0.085244                       # miss rate for ReadExReq accesses
system.l213.ReadCleanReq_miss_rate::total     0.017437                       # miss rate for ReadCleanReq accesses
system.l213.ReadSharedReq_miss_rate::total     0.140314                       # miss rate for ReadSharedReq accesses
system.l213.InvalidateReq_miss_rate::total     0.077022                       # miss rate for InvalidateReq accesses
system.l213.demand_miss_rate::total          0.034551                       # miss rate for demand accesses
system.l213.overall_miss_rate::total         0.034551                       # miss rate for overall accesses
system.l213.writebacks::total                   28475                       # number of writebacks
system.l214.tags.total_refs                 161054967                       # Total number of references to valid blocks.
system.l214.tags.occ_percent::total          0.864944                       # Average percentage of cache occupancy
system.l214.ReadReq_hits::total              19353769                       # number of ReadReq hits
system.l214.WritebackDirty_hits::total        8359162                       # number of WritebackDirty hits
system.l214.WritebackClean_hits::total       55031348                       # number of WritebackClean hits
system.l214.UpgradeReq_hits::total               1118                       # number of UpgradeReq hits
system.l214.SCUpgradeReq_hits::total              480                       # number of SCUpgradeReq hits
system.l214.ReadExReq_hits::total             2457885                       # number of ReadExReq hits
system.l214.ReadCleanReq_hits::total         53829870                       # number of ReadCleanReq hits
system.l214.ReadSharedReq_hits::total        11131349                       # number of ReadSharedReq hits
system.l214.InvalidateReq_hits::total          649652                       # number of InvalidateReq hits
system.l214.demand_hits::total               86772873                       # number of demand (read+write) hits
system.l214.overall_hits::total              86772873                       # number of overall hits
system.l214.ReadReq_misses::total              144964                       # number of ReadReq misses
system.l214.UpgradeReq_misses::total           147856                       # number of UpgradeReq misses
system.l214.SCUpgradeReq_misses::total         117521                       # number of SCUpgradeReq misses
system.l214.ReadExReq_misses::total            241340                       # number of ReadExReq misses
system.l214.ReadCleanReq_misses::total        1202000                       # number of ReadCleanReq misses
system.l214.ReadSharedReq_misses::total       1185242                       # number of ReadSharedReq misses
system.l214.InvalidateReq_misses::total        187195                       # number of InvalidateReq misses
system.l214.demand_misses::total              2773546                       # number of demand (read+write) misses
system.l214.overall_misses::total             2773546                       # number of overall misses
system.l214.ReadReq_accesses::total          19498733                       # number of ReadReq accesses(hits+misses)
system.l214.WritebackDirty_accesses::total      8359162                       # number of WritebackDirty accesses(hits+misses)
system.l214.WritebackClean_accesses::total     55031348                       # number of WritebackClean accesses(hits+misses)
system.l214.UpgradeReq_accesses::total         148974                       # number of UpgradeReq accesses(hits+misses)
system.l214.SCUpgradeReq_accesses::total       118001                       # number of SCUpgradeReq accesses(hits+misses)
system.l214.ReadExReq_accesses::total         2699225                       # number of ReadExReq accesses(hits+misses)
system.l214.ReadCleanReq_accesses::total     55031870                       # number of ReadCleanReq accesses(hits+misses)
system.l214.ReadSharedReq_accesses::total     12316591                       # number of ReadSharedReq accesses(hits+misses)
system.l214.InvalidateReq_accesses::total       836847                       # number of InvalidateReq accesses(hits+misses)
system.l214.demand_accesses::total           89546419                       # number of demand (read+write) accesses
system.l214.overall_accesses::total          89546419                       # number of overall (read+write) accesses
system.l214.ReadReq_miss_rate::total         0.007435                       # miss rate for ReadReq accesses
system.l214.UpgradeReq_miss_rate::total      0.992495                       # miss rate for UpgradeReq accesses
system.l214.SCUpgradeReq_miss_rate::total     0.995932                       # miss rate for SCUpgradeReq accesses
system.l214.ReadExReq_miss_rate::total       0.089411                       # miss rate for ReadExReq accesses
system.l214.ReadCleanReq_miss_rate::total     0.021842                       # miss rate for ReadCleanReq accesses
system.l214.ReadSharedReq_miss_rate::total     0.096231                       # miss rate for ReadSharedReq accesses
system.l214.InvalidateReq_miss_rate::total     0.223691                       # miss rate for InvalidateReq accesses
system.l214.demand_miss_rate::total          0.030973                       # miss rate for demand accesses
system.l214.overall_miss_rate::total         0.030973                       # miss rate for overall accesses
system.l214.writebacks::total                  601153                       # number of writebacks
system.l215.tags.total_refs                   5218361                       # Total number of references to valid blocks.
system.l215.tags.occ_percent::total          0.768441                       # Average percentage of cache occupancy
system.l215.ReadReq_hits::total                710071                       # number of ReadReq hits
system.l215.WritebackDirty_hits::total         237740                       # number of WritebackDirty hits
system.l215.WritebackClean_hits::total        1666091                       # number of WritebackClean hits
system.l215.UpgradeReq_hits::total                 15                       # number of UpgradeReq hits
system.l215.SCUpgradeReq_hits::total               65                       # number of SCUpgradeReq hits
system.l215.ReadExReq_hits::total               70994                       # number of ReadExReq hits
system.l215.ReadCleanReq_hits::total          1634422                       # number of ReadCleanReq hits
system.l215.ReadSharedReq_hits::total          391326                       # number of ReadSharedReq hits
system.l215.InvalidateReq_hits::total           22110                       # number of InvalidateReq hits
system.l215.demand_hits::total                2806813                       # number of demand (read+write) hits
system.l215.overall_hits::total               2806813                       # number of overall hits
system.l215.ReadReq_misses::total                1241                       # number of ReadReq misses
system.l215.UpgradeReq_misses::total            24765                       # number of UpgradeReq misses
system.l215.SCUpgradeReq_misses::total          19306                       # number of SCUpgradeReq misses
system.l215.ReadExReq_misses::total             11015                       # number of ReadExReq misses
system.l215.ReadCleanReq_misses::total          32185                       # number of ReadCleanReq misses
system.l215.ReadSharedReq_misses::total         91071                       # number of ReadSharedReq misses
system.l215.InvalidateReq_misses::total          5008                       # number of InvalidateReq misses
system.l215.demand_misses::total               135512                       # number of demand (read+write) misses
system.l215.overall_misses::total              135512                       # number of overall misses
system.l215.ReadReq_accesses::total            711312                       # number of ReadReq accesses(hits+misses)
system.l215.WritebackDirty_accesses::total       237740                       # number of WritebackDirty accesses(hits+misses)
system.l215.WritebackClean_accesses::total      1666091                       # number of WritebackClean accesses(hits+misses)
system.l215.UpgradeReq_accesses::total          24780                       # number of UpgradeReq accesses(hits+misses)
system.l215.SCUpgradeReq_accesses::total        19371                       # number of SCUpgradeReq accesses(hits+misses)
system.l215.ReadExReq_accesses::total           82009                       # number of ReadExReq accesses(hits+misses)
system.l215.ReadCleanReq_accesses::total      1666607                       # number of ReadCleanReq accesses(hits+misses)
system.l215.ReadSharedReq_accesses::total       482397                       # number of ReadSharedReq accesses(hits+misses)
system.l215.InvalidateReq_accesses::total        27118                       # number of InvalidateReq accesses(hits+misses)
system.l215.demand_accesses::total            2942325                       # number of demand (read+write) accesses
system.l215.overall_accesses::total           2942325                       # number of overall (read+write) accesses
system.l215.ReadReq_miss_rate::total         0.001745                       # miss rate for ReadReq accesses
system.l215.UpgradeReq_miss_rate::total      0.999395                       # miss rate for UpgradeReq accesses
system.l215.SCUpgradeReq_miss_rate::total     0.996644                       # miss rate for SCUpgradeReq accesses
system.l215.ReadExReq_miss_rate::total       0.134315                       # miss rate for ReadExReq accesses
system.l215.ReadCleanReq_miss_rate::total     0.019312                       # miss rate for ReadCleanReq accesses
system.l215.ReadSharedReq_miss_rate::total     0.188788                       # miss rate for ReadSharedReq accesses
system.l215.InvalidateReq_miss_rate::total     0.184674                       # miss rate for InvalidateReq accesses
system.l215.demand_miss_rate::total          0.046056                       # miss rate for demand accesses
system.l215.overall_miss_rate::total         0.046056                       # miss rate for overall accesses
system.l215.writebacks::total                    7994                       # number of writebacks
system.membus.pkt_count_system.iocache.mem_side::total      1608551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l200.mem_side::total      9986643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l201.mem_side::total       412413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l202.mem_side::total      1663620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l203.mem_side::total       532910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l204.mem_side::total       529010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l205.mem_side::total       109280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l206.mem_side::total       275672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l207.mem_side::total       309512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l208.mem_side::total     12274898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l209.mem_side::total       199001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l210.mem_side::total        55219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l211.mem_side::total       261293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l212.mem_side::total       266290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l213.mem_side::total      1117213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l214.mem_side::total      9024145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l215.mem_side::total       440525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39066195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     34315072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l200.mem_side::total    249304815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l201.mem_side::total      9913608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l202.mem_side::total     44501258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l203.mem_side::total     12737691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l204.mem_side::total     11668624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l205.mem_side::total      2669385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l206.mem_side::total      6716356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l207.mem_side::total      7182988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l208.mem_side::total    289811172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l209.mem_side::total      4855097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l210.mem_side::total      1415861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l211.mem_side::total      6253700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l212.mem_side::total      6456336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l213.mem_side::total     23622643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l214.mem_side::total    215002168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l215.mem_side::total      9147362                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               935574136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoop_fanout::total            13817572                       # Request fanout histogram
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.tol2bus00.pkt_count::total            58237074                       # Packet count per connected master and slave (bytes)
system.tol2bus00.pkt_size::total           1649285039                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus00.snoop_fanout::total         25043671                       # Request fanout histogram
system.tol2bus01.pkt_count::total             1699732                       # Packet count per connected master and slave (bytes)
system.tol2bus01.pkt_size::total             54145384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus01.snoop_fanout::total          1800114                       # Request fanout histogram
system.tol2bus02.pkt_count::total            22643111                       # Packet count per connected master and slave (bytes)
system.tol2bus02.pkt_size::total            864684482                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus02.snoop_fanout::total          9594653                       # Request fanout histogram
system.tol2bus03.pkt_count::total             2208612                       # Packet count per connected master and slave (bytes)
system.tol2bus03.pkt_size::total             71555611                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus03.snoop_fanout::total          2188068                       # Request fanout histogram
system.tol2bus04.pkt_count::total            12634208                       # Packet count per connected master and slave (bytes)
system.tol2bus04.pkt_size::total            404149672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus04.snoop_fanout::total          6077479                       # Request fanout histogram
system.tol2bus05.pkt_count::total              397288                       # Packet count per connected master and slave (bytes)
system.tol2bus05.pkt_size::total             13149049                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus05.snoop_fanout::total          1147575                       # Request fanout histogram
system.tol2bus06.pkt_count::total             1098032                       # Packet count per connected master and slave (bytes)
system.tol2bus06.pkt_size::total             34691036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus06.snoop_fanout::total          1509119                       # Request fanout histogram
system.tol2bus07.pkt_count::total             1640791                       # Packet count per connected master and slave (bytes)
system.tol2bus07.pkt_size::total             54080516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus07.snoop_fanout::total          1936756                       # Request fanout histogram
system.tol2bus08.pkt_count::total            87536962                       # Packet count per connected master and slave (bytes)
system.tol2bus08.pkt_size::total           2298471276                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus08.snoop_fanout::total         38973592                       # Request fanout histogram
system.tol2bus09.pkt_count::total             1137856                       # Packet count per connected master and slave (bytes)
system.tol2bus09.pkt_size::total             35381273                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus09.snoop_fanout::total          1370670                       # Request fanout histogram
system.tol2bus10.pkt_count::total              243178                       # Packet count per connected master and slave (bytes)
system.tol2bus10.pkt_size::total              7782165                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus10.snoop_fanout::total           853800                       # Request fanout histogram
system.tol2bus11.pkt_count::total             1040841                       # Packet count per connected master and slave (bytes)
system.tol2bus11.pkt_size::total             32690476                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus11.snoop_fanout::total          1585914                       # Request fanout histogram
system.tol2bus12.pkt_count::total             1134020                       # Packet count per connected master and slave (bytes)
system.tol2bus12.pkt_size::total             35811376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus12.snoop_fanout::total          1489028                       # Request fanout histogram
system.tol2bus13.pkt_count::total            27458619                       # Packet count per connected master and slave (bytes)
system.tol2bus13.pkt_size::total            882912755                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus13.snoop_fanout::total         11935921                       # Request fanout histogram
system.tol2bus14.pkt_count::total           252066605                       # Packet count per connected master and slave (bytes)
system.tol2bus14.pkt_size::total           8696374040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus14.snoop_fanout::total         94954283                       # Request fanout histogram
system.tol2bus15.pkt_count::total             8260043                       # Packet count per connected master and slave (bytes)
system.tol2bus15.pkt_size::total            270356098                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus15.snoop_fanout::total          4843201                       # Request fanout histogram
