// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 5 bit val == const(1b) equality comparator.  Latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_eqc5h1bt1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [4:0] din,
    output dout
);

wire dout_w;

alt_ehipc3_fm_lut6 t0 (.din(6'h0 | din),.dout(dout_w));
defparam t0 .MASK = 64'h0000000008000000;
defparam t0 .SIM_EMULATE = SIM_EMULATE;

reg dout_r0 = 1'b0;
always @(posedge clk) dout_r0 <= dout_w;

assign dout = dout_r0;
endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7ty4ryLYCYafukRD2/mZSInf9NiE4Rr8bKMVgX4lJDDsgOpQARH1ijg/Fp6NT8B7QNwY0soLjOucP5DTCTBNX5Hb3qYgLX+1gArVTkOjkiA1fd9cL6grBYIWEg8hUBWDD3PAvd+9s6JAlo5kUDeiofjpXBgE8n6EoeTfcehl4AUuBBL6+g3E9jbkeSqDU7Ju1zBIVekfsDiaYYXVJaGTRFMfBMfyoIcUztU2wT/t0DuZpQUw0w5cJhxQLOCDCSs2A11UWoR5b5x1VBinNO6L0jzOB8X/aVAS7E9ySyI2bDj/te4ohKdUsZAKb13y7y+xwLJS3mQLy1S8c0/JTzZM6b2FXsfi1Zza7NHePO0PYW6c7GwH+jVShIRI/BoUt66gOOXpayT9MCs7CxjQUrZXUNffDf12K/3lIbt50c5pDbk2IEhHNi1gwEJYAQlF9yrSeClXKq38HR/gAFcnK8lec/3tktSNhIfbNQrLSyRrJNRoITLKvuj+2oS5TMO3lOyDIdjriPt8zLDe4Q6gHFd0HQnazhbI//SYOBOrVdolquv66yuS+rP6xvshVCJ1xGiggUue1Mxbnh/iCmUQcZQKDMwZ1xotntRAbr3gRIojGVIeKJeV5PyK7w4Toaa75n/OhKmSlU58xIgEo0zwXHill/FZwXx2Ks1MaIm7MRiPg1jpaAE2otZbdWk4Xlhq/oAz5qIRrn/Xekki9ge/oyfxFUkMQXQUEAE53wteqju5jkk2sAqp5pTxImGT7zECqUrAM8XYHF0Jy4KdqJOycWCPEPy"
`endif