<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='279' type='llvm::SDValue llvm::AMDGPUTargetLowering::CreateLiveInRegister(llvm::SelectionDAG &amp; DAG, const llvm::TargetRegisterClass * RC, llvm::Register Reg, llvm::EVT VT, const llvm::SDLoc &amp; SL, bool RawReg = false) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='287' u='c' c='_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='294' u='c' c='_ZNK4llvm20AMDGPUTargetLowering23CreateLiveInRegisterRawERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='274'>/// Helper function that adds Reg to the LiveIn list of the DAG&apos;s
  /// MachineFunction.
  ///
  /// \returns a RegisterSDNode representing Reg if \p RawReg is true, otherwise
  /// a copy from the register.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4103' ll='4123' type='llvm::SDValue llvm::AMDGPUTargetLowering::CreateLiveInRegister(llvm::SelectionDAG &amp; DAG, const llvm::TargetRegisterClass * RC, llvm::Register Reg, llvm::EVT VT, const llvm::SDLoc &amp; SL, bool RawReg = false) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4176' u='c' c='_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4099'>//===----------------------------------------------------------------------===//
// Helper functions
//===----------------------------------------------------------------------===//</doc>
