# MIPSPipeline
 
Work assignment, divided in parts, for the class of Computer Architecture I, that has the objective of implementing a full supported Pipeline architecture in a Multicycle architecture of a MIPS processor (VHDL-made). The specs of the assignmment are avaliable in the folder Documentation, such as its reports (Portuguese only).
