# AXI4 Stream Protocol Implementaion Example (Verilog)
This repository contains a simple Verilog-based implementation of the AXI4-Stream protocol. The design demonstrates how to model streaming data transfer between modules using AXI4-Stream handshaking signals (TVALID, TREADY, TDATA).