TimeQuest Timing Analyzer report for historia2
Mon Apr 23 11:52:26 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_1hz'
 13. Slow 1200mV 85C Model Hold: 'clk_1hz'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1hz'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk_1hz'
 29. Slow 1200mV 0C Model Hold: 'clk_1hz'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk_1hz'
 44. Fast 1200mV 0C Model Hold: 'clk_1hz'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; historia2                                          ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX15BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_1hz    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_1hz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 229.04 MHz ; 229.04 MHz      ; clk_1hz    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clk_1hz ; -3.366 ; -25.280          ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_1hz ; 0.557 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk_1hz ; -3.000 ; -11.000                        ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_1hz'                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.366 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.296      ;
; -3.366 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.296      ;
; -3.366 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.296      ;
; -3.366 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.296      ;
; -3.283 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.213      ;
; -3.283 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.213      ;
; -3.283 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.213      ;
; -3.283 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.213      ;
; -3.247 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.177      ;
; -3.247 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.177      ;
; -3.247 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.177      ;
; -3.247 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.177      ;
; -3.168 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.098      ;
; -3.168 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.098      ;
; -3.168 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.098      ;
; -3.168 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 4.098      ;
; -2.954 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.204      ;
; -2.954 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.204      ;
; -2.954 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.204      ;
; -2.954 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.204      ;
; -2.871 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.121      ;
; -2.871 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.121      ;
; -2.871 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.121      ;
; -2.871 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.121      ;
; -2.835 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.085      ;
; -2.835 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.085      ;
; -2.835 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.085      ;
; -2.835 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.085      ;
; -2.756 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.006      ;
; -2.756 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.006      ;
; -2.756 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.006      ;
; -2.756 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.255      ; 4.006      ;
; -2.207 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.804      ;
; -2.207 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.804      ;
; -2.207 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.804      ;
; -2.207 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.804      ;
; -2.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.732      ;
; -2.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.732      ;
; -2.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.732      ;
; -2.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.732      ;
; -2.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.692      ;
; -2.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.692      ;
; -2.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.692      ;
; -2.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.692      ;
; -2.018 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.615      ;
; -2.018 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.615      ;
; -2.018 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.615      ;
; -2.018 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.398     ; 2.615      ;
; -1.795 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.712      ;
; -1.795 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.712      ;
; -1.795 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.712      ;
; -1.795 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.712      ;
; -1.716 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.633      ;
; -1.716 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.633      ;
; -1.716 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.633      ;
; -1.716 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.633      ;
; -1.683 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.600      ;
; -1.683 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.600      ;
; -1.683 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.600      ;
; -1.683 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.600      ;
; -1.602 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.519      ;
; -1.602 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.519      ;
; -1.602 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.519      ;
; -1.602 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.078     ; 2.519      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_1hz'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.557 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 0.792      ;
; 0.558 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 0.793      ;
; 0.558 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 0.793      ;
; 0.560 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 0.795      ;
; 0.570 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.792      ;
; 0.571 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.793      ;
; 0.571 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.793      ;
; 0.573 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.795      ;
; 0.832 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 1.067      ;
; 0.845 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.067      ;
; 0.846 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 1.081      ;
; 0.847 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 1.082      ;
; 0.849 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 1.084      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.081      ;
; 0.860 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.082      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.084      ;
; 0.942 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 1.177      ;
; 0.955 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.177      ;
; 0.959 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 1.194      ;
; 0.972 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.194      ;
; 1.455 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.010      ;
; 1.471 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.026      ;
; 1.565 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.120      ;
; 1.567 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.122      ;
; 1.567 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.122      ;
; 1.581 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.136      ;
; 1.583 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.138      ;
; 1.584 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.139      ;
; 1.677 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.232      ;
; 1.677 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.232      ;
; 1.679 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.234      ;
; 1.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.248      ;
; 1.694 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.249      ;
; 1.696 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.251      ;
; 1.789 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.344      ;
; 1.806 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.398      ; 2.361      ;
; 1.903 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 2.138      ;
; 1.903 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 2.138      ;
; 1.903 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 2.138      ;
; 1.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.130      ;
; 1.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.130      ;
; 1.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.130      ;
; 1.919 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 2.154      ;
; 1.919 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 2.154      ;
; 1.924 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.146      ;
; 1.924 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.146      ;
; 2.015 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.078      ; 2.250      ;
; 2.020 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.242      ;
; 2.494 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.396      ;
; 2.494 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.396      ;
; 2.494 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.396      ;
; 2.494 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.396      ;
; 2.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.412      ;
; 2.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.412      ;
; 2.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.412      ;
; 2.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.412      ;
; 2.606 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.508      ;
; 2.606 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.508      ;
; 2.606 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.508      ;
; 2.606 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.508      ;
; 2.623 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.525      ;
; 2.623 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.525      ;
; 2.623 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.525      ;
; 2.623 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.255     ; 2.525      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1hz'                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_1hz ; Rise       ; clk_1hz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; cin       ; clk_1hz    ; 3.316  ; 3.222 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 2.349  ; 2.787 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 1.928  ; 2.362 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 1.940  ; 2.374 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 2.236  ; 2.687 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 2.349  ; 2.787 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 2.383  ; 2.811 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 2.383  ; 2.811 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 1.915  ; 2.345 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 1.899  ; 2.330 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; -0.001 ; 0.214 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 3.087  ; 3.499 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 2.711  ; 3.132 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 2.529  ; 2.968 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.177  ; 0.015  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -1.539 ; -1.963 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -1.539 ; -1.963 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -1.551 ; -1.974 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -1.836 ; -2.273 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -1.943 ; -2.370 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.330  ; 0.118  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -1.950 ; -2.368 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -1.501 ; -1.919 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -1.485 ; -1.906 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.330  ; 0.118  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -2.315 ; -2.741 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -1.299 ; -1.721 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -1.481 ; -1.938 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 6.941  ; 6.931  ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 6.941  ; 6.931  ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 6.839  ; 6.778  ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.911  ; 6.867  ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 6.124  ; 6.034  ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 7.234  ; 7.207  ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 7.234  ; 7.207  ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 6.607  ; 6.515  ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.948  ; 5.872  ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.800  ; 6.779  ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 10.409 ; 10.030 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 10.030 ; 10.409 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 5.923 ; 5.834 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 6.709 ; 6.697 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 6.606 ; 6.542 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.675 ; 6.628 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 5.923 ; 5.834 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 5.755 ; 5.678 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 7.024 ; 6.996 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 6.388 ; 6.296 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.755 ; 5.678 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.607 ; 6.585 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 8.568 ; 8.377 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 8.377 ; 8.568 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 9.353 ;       ;       ; 9.120 ;
; cin        ; onTE        ;       ; 9.353 ; 9.120 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 8.518 ;       ;       ; 8.614 ;
; cin        ; onTE        ;       ; 8.518 ; 8.614 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 256.21 MHz ; 250.0 MHz       ; clk_1hz    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_1hz ; -2.903 ; -21.724         ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_1hz ; 0.502 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_1hz ; -3.000 ; -11.000                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_1hz'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.903 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.841      ;
; -2.903 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.841      ;
; -2.903 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.841      ;
; -2.903 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.841      ;
; -2.832 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.770      ;
; -2.832 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.770      ;
; -2.832 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.770      ;
; -2.832 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.770      ;
; -2.799 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.737      ;
; -2.799 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.737      ;
; -2.799 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.737      ;
; -2.799 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.737      ;
; -2.733 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.671      ;
; -2.733 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.671      ;
; -2.733 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.671      ;
; -2.733 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 3.671      ;
; -2.528 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.757      ;
; -2.528 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.757      ;
; -2.528 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.757      ;
; -2.528 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.757      ;
; -2.457 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.686      ;
; -2.457 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.686      ;
; -2.457 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.686      ;
; -2.457 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.686      ;
; -2.424 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.653      ;
; -2.424 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.653      ;
; -2.424 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.653      ;
; -2.424 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.653      ;
; -2.358 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.587      ;
; -2.358 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.587      ;
; -2.358 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.587      ;
; -2.358 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.234      ; 3.587      ;
; -1.875 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.509      ;
; -1.875 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.509      ;
; -1.875 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.509      ;
; -1.875 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.509      ;
; -1.814 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.448      ;
; -1.814 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.448      ;
; -1.814 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.448      ;
; -1.814 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.448      ;
; -1.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.412      ;
; -1.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.412      ;
; -1.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.412      ;
; -1.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.412      ;
; -1.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.347      ;
; -1.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.347      ;
; -1.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.347      ;
; -1.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.361     ; 2.347      ;
; -1.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.425      ;
; -1.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.425      ;
; -1.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.425      ;
; -1.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.425      ;
; -1.433 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.358      ;
; -1.433 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.358      ;
; -1.433 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.358      ;
; -1.433 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.358      ;
; -1.403 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.328      ;
; -1.403 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.328      ;
; -1.403 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.328      ;
; -1.403 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.328      ;
; -1.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.262      ;
; -1.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.262      ;
; -1.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.262      ;
; -1.337 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.070     ; 2.262      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_1hz'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.502 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.716      ;
; 0.502 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.716      ;
; 0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.717      ;
; 0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.719      ;
; 0.515 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.716      ;
; 0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.717      ;
; 0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.717      ;
; 0.517 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.718      ;
; 0.746 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.960      ;
; 0.752 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.966      ;
; 0.753 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.967      ;
; 0.760 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.961      ;
; 0.760 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 0.974      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.967      ;
; 0.767 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.968      ;
; 0.774 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.975      ;
; 0.835 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.049      ;
; 0.849 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.050      ;
; 0.849 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.063      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.064      ;
; 1.287 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.792      ;
; 1.301 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.806      ;
; 1.376 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.881      ;
; 1.383 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.888      ;
; 1.384 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.889      ;
; 1.390 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.895      ;
; 1.397 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.902      ;
; 1.398 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.903      ;
; 1.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.977      ;
; 1.473 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.978      ;
; 1.480 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.985      ;
; 1.486 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.991      ;
; 1.487 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.992      ;
; 1.494 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 1.999      ;
; 1.569 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 2.074      ;
; 1.583 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.361      ; 2.088      ;
; 1.706 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.920      ;
; 1.706 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.920      ;
; 1.706 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.920      ;
; 1.708 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.909      ;
; 1.708 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.909      ;
; 1.708 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.909      ;
; 1.717 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.931      ;
; 1.717 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 1.931      ;
; 1.722 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.923      ;
; 1.722 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.923      ;
; 1.800 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.070      ; 2.014      ;
; 1.805 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 2.006      ;
; 2.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.163      ;
; 2.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.163      ;
; 2.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.163      ;
; 2.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.163      ;
; 2.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.174      ;
; 2.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.174      ;
; 2.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.174      ;
; 2.264 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.174      ;
; 2.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.257      ;
; 2.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.257      ;
; 2.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.257      ;
; 2.347 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.257      ;
; 2.361 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.271      ;
; 2.361 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.271      ;
; 2.361 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.271      ;
; 2.361 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.234     ; 2.271      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_1hz ; Rise       ; clk_1hz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.379  ; 0.595        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_1hz    ; 2.970 ; 2.897 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 2.045 ; 2.370 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 1.645 ; 1.990 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 1.656 ; 2.001 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 1.934 ; 2.284 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 2.045 ; 2.370 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 2.066 ; 2.392 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 2.066 ; 2.392 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 1.630 ; 1.972 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 1.617 ; 1.960 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.020 ; 0.217 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 2.711 ; 3.016 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 2.351 ; 2.687 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 2.202 ; 2.545 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.159  ; -0.020 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -1.301 ; -1.639 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -1.301 ; -1.639 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -1.311 ; -1.649 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -1.579 ; -1.921 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -1.684 ; -2.003 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.279  ; 0.084  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -1.681 ; -1.999 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -1.261 ; -1.596 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -1.249 ; -1.583 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.279  ; 0.084  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -2.007 ; -2.333 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -1.067 ; -1.421 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -1.246 ; -1.605 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 6.249 ; 6.174 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 6.249 ; 6.174 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 6.125 ; 6.060 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.199 ; 6.138 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 5.481 ; 5.384 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 6.457 ; 6.401 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 6.457 ; 6.401 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 5.926 ; 5.817 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.309 ; 5.240 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.046 ; 6.019 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 9.333 ; 8.928 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 8.928 ; 9.333 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 5.300 ; 5.204 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 6.043 ; 5.967 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 5.917 ; 5.852 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 5.988 ; 5.928 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 5.300 ; 5.204 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 5.133 ; 5.064 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 6.265 ; 6.211 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 5.727 ; 5.619 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.133 ; 5.064 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 5.871 ; 5.844 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 7.699 ; 7.495 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 7.495 ; 7.699 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 8.397 ;       ;       ; 8.152 ;
; cin        ; onTE        ;       ; 8.397 ; 8.152 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 7.660 ;       ;       ; 7.702 ;
; cin        ; onTE        ;       ; 7.660 ; 7.702 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_1hz ; -1.404 ; -10.324         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_1hz ; 0.299 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_1hz ; -3.000 ; -11.284                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_1hz'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.404 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.353      ;
; -1.404 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.353      ;
; -1.404 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.353      ;
; -1.404 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.353      ;
; -1.355 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.304      ;
; -1.355 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.304      ;
; -1.355 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.304      ;
; -1.355 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.304      ;
; -1.333 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.282      ;
; -1.333 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.282      ;
; -1.333 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.282      ;
; -1.333 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.282      ;
; -1.288 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.237      ;
; -1.288 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.237      ;
; -1.288 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.237      ;
; -1.288 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.038     ; 2.237      ;
; -1.177 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.302      ;
; -1.177 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.302      ;
; -1.177 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.302      ;
; -1.177 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.302      ;
; -1.128 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.253      ;
; -1.128 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.253      ;
; -1.128 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.253      ;
; -1.128 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.253      ;
; -1.106 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.231      ;
; -1.106 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.231      ;
; -1.106 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.231      ;
; -1.106 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.231      ;
; -1.061 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.186      ;
; -1.061 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.186      ;
; -1.061 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.186      ;
; -1.061 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.138      ; 2.186      ;
; -0.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.545      ;
; -0.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.545      ;
; -0.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.545      ;
; -0.778 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.545      ;
; -0.733 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.500      ;
; -0.733 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.500      ;
; -0.733 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.500      ;
; -0.733 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.500      ;
; -0.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.480      ;
; -0.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.480      ;
; -0.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.480      ;
; -0.713 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.480      ;
; -0.665 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.432      ;
; -0.665 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.432      ;
; -0.665 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.432      ;
; -0.665 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.220     ; 1.432      ;
; -0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.494      ;
; -0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.494      ;
; -0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.494      ;
; -0.551 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.494      ;
; -0.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.449      ;
; -0.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.449      ;
; -0.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.449      ;
; -0.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.449      ;
; -0.486 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.429      ;
; -0.486 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.429      ;
; -0.486 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.429      ;
; -0.486 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.429      ;
; -0.438 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.381      ;
; -0.438 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.381      ;
; -0.438 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.381      ;
; -0.438 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.381      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_1hz'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.429      ;
; 0.305 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.429      ;
; 0.449 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.577      ;
; 0.455 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.577      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.587      ;
; 0.462 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.590      ;
; 0.464 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.587      ;
; 0.467 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.589      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.640      ;
; 0.518 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.640      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.653      ;
; 0.530 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 0.652      ;
; 0.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.108      ;
; 0.818 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.122      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.163      ;
; 0.870 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.174      ;
; 0.871 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.175      ;
; 0.876 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.180      ;
; 0.883 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.187      ;
; 0.884 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.188      ;
; 0.925 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.229      ;
; 0.928 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.232      ;
; 0.937 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.241      ;
; 0.941 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.245      ;
; 0.942 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.246      ;
; 0.949 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.253      ;
; 0.994 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.298      ;
; 1.007 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.220      ; 1.311      ;
; 1.039 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 1.161      ;
; 1.039 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 1.161      ;
; 1.039 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 1.161      ;
; 1.039 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.167      ;
; 1.039 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.167      ;
; 1.039 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.167      ;
; 1.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.180      ;
; 1.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.180      ;
; 1.053 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 1.175      ;
; 1.053 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 1.175      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.234      ;
; 1.106 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.038      ; 1.228      ;
; 1.350 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.296      ;
; 1.350 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.296      ;
; 1.350 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.296      ;
; 1.350 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.296      ;
; 1.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.309      ;
; 1.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.309      ;
; 1.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.309      ;
; 1.363 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.309      ;
; 1.417 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.363      ;
; 1.417 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.363      ;
; 1.417 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.363      ;
; 1.417 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.363      ;
; 1.430 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.376      ;
; 1.430 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.376      ;
; 1.430 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.376      ;
; 1.430 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; -0.138     ; 1.376      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_1hz ; Rise       ; clk_1hz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.642  ; 0.858        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.642  ; 0.858        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.642  ; 0.858        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.642  ; 0.858        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; cin       ; clk_1hz    ; 1.807  ; 2.005 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 1.303  ; 1.895 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 1.067  ; 1.628 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 1.075  ; 1.636 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 1.250  ; 1.837 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 1.303  ; 1.895 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 1.309  ; 1.915 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 1.309  ; 1.915 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 1.051  ; 1.624 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 1.041  ; 1.616 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; -0.034 ; 0.330 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 1.714  ; 2.303 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 1.485  ; 2.065 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 1.397  ; 1.979 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.111  ; -0.202 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -0.846 ; -1.402 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -0.846 ; -1.402 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -0.854 ; -1.410 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -1.022 ; -1.601 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -1.072 ; -1.656 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.218  ; -0.145 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -1.066 ; -1.664 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -0.818 ; -1.383 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -0.809 ; -1.375 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.218  ; -0.145 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -1.291 ; -1.877 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -0.710 ; -1.261 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -0.814 ; -1.389 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 4.103 ; 4.178 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 4.103 ; 4.178 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 3.986 ; 4.086 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 4.037 ; 4.143 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 3.566 ; 3.600 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 4.333 ; 4.388 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 4.333 ; 4.388 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 3.818 ; 3.866 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 3.460 ; 3.471 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 4.095 ; 4.123 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 5.968 ; 5.986 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 5.986 ; 5.968 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 3.445 ; 3.477 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 3.965 ; 4.036 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 3.847 ; 3.943 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 3.896 ; 3.998 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 3.445 ; 3.477 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 3.345 ; 3.354 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 4.209 ; 4.261 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 3.689 ; 3.734 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 3.345 ; 3.354 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 3.980 ; 4.006 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 4.955 ; 5.030 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 5.030 ; 4.955 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 5.375 ;       ;       ; 5.706 ;
; cin        ; onTE        ;       ; 5.375 ; 5.706 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 4.917 ;       ;       ; 5.414 ;
; cin        ; onTE        ;       ; 4.917 ; 5.414 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.366  ; 0.299 ; N/A      ; N/A     ; -3.000              ;
;  clk_1hz         ; -3.366  ; 0.299 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -25.28  ; 0.0   ; 0.0      ; 0.0     ; -11.284             ;
;  clk_1hz         ; -25.280 ; 0.000 ; N/A      ; N/A     ; -11.284             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_1hz    ; 3.316 ; 3.222 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 2.349 ; 2.787 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 1.928 ; 2.362 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 1.940 ; 2.374 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 2.236 ; 2.687 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 2.349 ; 2.787 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 2.383 ; 2.811 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 2.383 ; 2.811 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 1.915 ; 2.345 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 1.899 ; 2.330 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.020 ; 0.330 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 3.087 ; 3.499 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 2.711 ; 3.132 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 2.529 ; 2.968 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.177  ; 0.015  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -0.846 ; -1.402 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -0.846 ; -1.402 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -0.854 ; -1.410 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -1.022 ; -1.601 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -1.072 ; -1.656 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.330  ; 0.118  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -1.066 ; -1.664 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -0.818 ; -1.383 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -0.809 ; -1.375 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.330  ; 0.118  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -1.291 ; -1.877 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -0.710 ; -1.261 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -0.814 ; -1.389 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 6.941  ; 6.931  ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 6.941  ; 6.931  ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 6.839  ; 6.778  ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.911  ; 6.867  ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 6.124  ; 6.034  ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 7.234  ; 7.207  ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 7.234  ; 7.207  ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 6.607  ; 6.515  ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.948  ; 5.872  ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.800  ; 6.779  ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 10.409 ; 10.030 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 10.030 ; 10.409 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 3.445 ; 3.477 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 3.965 ; 4.036 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 3.847 ; 3.943 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 3.896 ; 3.998 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 3.445 ; 3.477 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 3.345 ; 3.354 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 4.209 ; 4.261 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 3.689 ; 3.734 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 3.345 ; 3.354 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 3.980 ; 4.006 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 4.955 ; 5.030 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 5.030 ; 4.955 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 9.353 ;       ;       ; 9.120 ;
; cin        ; onTE        ;       ; 9.353 ; 9.120 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 4.917 ;       ;       ; 5.414 ;
; cin        ; onTE        ;       ; 4.917 ; 5.414 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; onTE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; endTE         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cin            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_1hz        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wrTE           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enTE           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; onTE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; endTE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dtTE1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; dtTE1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; dtTE1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; dtTE2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; dtTE2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; onTE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; endTE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dtTE1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; dtTE2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; dtTE2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; onTE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; endTE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dtTE1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; dtTE2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; dtTE2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_1hz    ; clk_1hz  ; 148      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_1hz    ; clk_1hz  ; 148      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Apr 23 11:52:20 2018
Info: Command: quartus_sta historia2 -c historia2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'historia2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_1hz clk_1hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.366             -25.280 clk_1hz 
Info (332146): Worst-case hold slack is 0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.557               0.000 clk_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.000 clk_1hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.903             -21.724 clk_1hz 
Info (332146): Worst-case hold slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 clk_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.000 clk_1hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.404             -10.324 clk_1hz 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 clk_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.284 clk_1hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Mon Apr 23 11:52:26 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


