
*** Running vivado
    with args -log pfm_dynamic_SysArray_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_SysArray_1_0.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_SysArray_1_0.tcl -notrace
[OPTRACE]|61516|1|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743661481|START|pfm_dynamic_SysArray_1_0_synth_1|ROLLUP_AUTO
[OPTRACE]|61516|2|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743661484|START|Creating in-memory project|
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ld443/sys_alveo/_x/link/int/xo/ip_repo/mycompany_com_kernel_SysArray_1_0'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
File ignored: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Monitor_AXI_Master:1.0'. The one found in IP location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/monitor_axi_master_v1_0' will take precedence over the same IP in location /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/data/ip/xilinx/monitor_axi_master_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:ext_shared_logic:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/axi_pcie3_v3_0/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/ld443/sys_alveo/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xilinx/qdma_v3_0/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:sdsoc_trace:2.0'. The one found in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/data/ip/xilinx/sdsoc_trace_v2_0/sdsoc_trace_v2_0.xml' will take precedence over the same Interface in location '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/interfaces/sdsoc_trace_v2_0/sdsoc_trace_v2_0.xml'
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1804.699 ; gain = 190.789 ; free physical = 167154 ; free virtual = 224324
[OPTRACE]|61516|3|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743675106|END|Creating in-memory project|
[OPTRACE]|61516|4|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743675107|START|Adding files|
[OPTRACE]|61516|5|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743675596|END|Adding files|
[OPTRACE]|61516|6|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743675598|START|Configure IP Cache|
[OPTRACE]|61516|7|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743675617|END|Configure IP Cache|
[OPTRACE]|61516|8|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743675618|START|synth_design|
Command: synth_design -top pfm_dynamic_SysArray_1_0 -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 63446 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2908.531 ; gain = 183.609 ; free physical = 165634 ; free virtual = 222775
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_SysArray_1_0' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/synth/pfm_dynamic_SysArray_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'SysArray' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArray.v:7]
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M02_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M02_AXI_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control_s_axi' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_SCALAR00_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_SCALAR00_CTRL bound to: 7'b0010100 
	Parameter ADDR_SCALAR01_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_SCALAR01_CTRL bound to: 7'b0011100 
	Parameter ADDR_INPUT_M_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_INPUT_M_DATA_1 bound to: 7'b0100100 
	Parameter ADDR_INPUT_M_CTRL bound to: 7'b0101000 
	Parameter ADDR_WEIGHT_DATA_0 bound to: 7'b0101100 
	Parameter ADDR_WEIGHT_DATA_1 bound to: 7'b0110000 
	Parameter ADDR_WEIGHT_CTRL bound to: 7'b0110100 
	Parameter ADDR_OUTPUT_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_OUTPUT_DATA_1 bound to: 7'b0111100 
	Parameter ADDR_OUTPUT_CTRL bound to: 7'b1000000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/control_s_axi.v:228]
INFO: [Synth 8-6155] done synthesizing module 'control_s_axi' (1#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Top_wrapper' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:6]
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M02_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M02_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter LP_DEFAULT_LENGTH_IN_BYTES bound to: 16384 - type: integer 
	Parameter LP_NUM_EXAMPLES bound to: 2 - type: integer 
	Parameter LP_DW_BYTES bound to: 16 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_BRAM_DEPTH bound to: 512 - type: integer 
	Parameter LP_RD_MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter LP_WR_MAX_OUTSTANDING bound to: 32 - type: integer 
	Parameter C_DATA_BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "yes" *) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:266]
INFO: [Synth 8-6157] synthesizing module 'axi_read_master' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/axi_read_master.sv:52]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 2 - type: integer 
	Parameter C_INCLUDE_DATA_FIFO bound to: 1 - type: integer 
	Parameter LP_DW_BYTES bound to: 16 - type: integer 
	Parameter LP_LOG_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter LP_MAX_BURST_BYTES bound to: 4096 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_OUTSTANDING_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter LP_TOTAL_LEN_WIDTH bound to: 28 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 20 - type: integer 
	Parameter LP_ADDR_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter LP_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter LP_FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter LP_FIFO_COUNT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 129 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 129 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 129 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 129 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 66048 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (2#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (2#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 66048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 129 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 129 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 129 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 129 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 129 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 129 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 129 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 129 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 129 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 129 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 129 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 129 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 132 - type: integer 
	Parameter rstb_loop_iter bound to: 132 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 129 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (3#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (5#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (5#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (5#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-6157] synthesizing module 'helper_counter' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_INIT bound to: 20'b00000000000000000000 
	Parameter LP_ZERO bound to: 20'b00000000000000000000 
	Parameter LP_ONE bound to: 20'b00000000000000000001 
	Parameter LP_MAX bound to: 20'b11111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'helper_counter' (8#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'helper_counter__parameterized0' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_INIT bound to: 2'b10 
	Parameter LP_ZERO bound to: 2'b00 
	Parameter LP_ONE bound to: 2'b01 
	Parameter LP_MAX bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'helper_counter__parameterized0' (8#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_read_master' (9#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/axi_read_master.sv:52]
INFO: [Synth 8-6157] synthesizing module 'axi_write_master' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/axi_write_master.sv:42]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 32 - type: integer 
	Parameter C_INCLUDE_DATA_FIFO bound to: 1 - type: integer 
	Parameter LP_DW_BYTES bound to: 16 - type: integer 
	Parameter LP_LOG_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_MAX_BURST_LENGTH bound to: 256 - type: integer 
	Parameter LP_MAX_BURST_BYTES bound to: 4096 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_LOG_MAX_W_TO_AW bound to: 8 - type: integer 
	Parameter LP_TOTAL_LEN_WIDTH bound to: 28 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 20 - type: integer 
	Parameter LP_ADDR_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter LP_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter LP_FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter LP_FIFO_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter LP_OUTSTANDING_CNTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (9#1) [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-6157] synthesizing module 'helper_counter__parameterized1' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b11111111 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'helper_counter__parameterized1' (9#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'helper_counter__parameterized2' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b00000000 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'helper_counter__parameterized2' (9#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'helper_counter__parameterized3' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
	Parameter C_WIDTH bound to: 6 - type: integer 
	Parameter C_INIT bound to: 6'b100000 
	Parameter LP_ZERO bound to: 6'b000000 
	Parameter LP_ONE bound to: 6'b000001 
	Parameter LP_MAX bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'helper_counter__parameterized3' (9#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_write_master' (10#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/axi_write_master.sv:42]
INFO: [Synth 8-6157] synthesizing module 'SysArrayRTL' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:567]
	Parameter __const__cols_at_last_weight_avail bound to: 4 - type: integer 
	Parameter __const__rows_at_last_weight_avail bound to: 4 - type: integer 
	Parameter __const__rows_at_matrix_en_rdy_signals bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SysArrayProcElRTL__b71fb16ff5ab1620' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:267]
INFO: [Synth 8-6157] synthesizing module 'Adder__Type_Bits32' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'Adder__Type_Bits32' (11#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:9]
INFO: [Synth 8-6157] synthesizing module 'RegEnRst__Type_Bits32__reset_value_0' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:34]
	Parameter __const__reset_value_at_up_regenrst bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegEnRst__Type_Bits32__reset_value_0' (12#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:34]
INFO: [Synth 8-6157] synthesizing module 'Multiplier__Type_Bits32' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier__Type_Bits32' (13#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:66]
INFO: [Synth 8-6157] synthesizing module 'PipeQueueRTL__EntryType_Bits32__num_entries_1' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:147]
INFO: [Synth 8-6157] synthesizing module 'PipeQueue1EntryRTL__EntryType_Bits32' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'PipeQueue1EntryRTL__EntryType_Bits32' (14#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'PipeQueueRTL__EntryType_Bits32__num_entries_1' (15#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:147]
INFO: [Synth 8-6157] synthesizing module 'RegEn__Type_Bits32' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'RegEn__Type_Bits32' (16#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:206]
INFO: [Synth 8-6157] synthesizing module 'RegEnRst__Type_Bits1__reset_value_0' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:234]
	Parameter __const__reset_value_at_up_regenrst bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegEnRst__Type_Bits1__reset_value_0' (17#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:234]
WARNING: [Synth 8-87] always_comb on 'counter_reg__in__reg' did not result in combinational logic [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:330]
INFO: [Synth 8-6155] done synthesizing module 'SysArrayProcElRTL__b71fb16ff5ab1620' (18#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:267]
INFO: [Synth 8-6155] done synthesizing module 'SysArrayRTL' (19#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:567]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net output_matrix_tlast in module/entity Top_wrapper does not have driver. [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'Top_wrapper' (20#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayTop.sv:6]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'SysArray' (21#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArray.v:7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_SysArray_1_0' (22#1) [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/synth/pfm_dynamic_SysArray_1_0.v:57]
WARNING: [Synth 8-3331] design RegEn__Type_Bits32 has unconnected port reset[0]
WARNING: [Synth 8-3331] design Multiplier__Type_Bits32 has unconnected port clk[0]
WARNING: [Synth 8-3331] design Multiplier__Type_Bits32 has unconnected port reset[0]
WARNING: [Synth 8-3331] design Adder__Type_Bits32 has unconnected port clk[0]
WARNING: [Synth 8-3331] design Adder__Type_Bits32 has unconnected port reset[0]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[123]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[120]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[118]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[115]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[113]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[111]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[108]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[106]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[102]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[99]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[97]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[94]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[92]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[90]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[87]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[84]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[41]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.262 ; gain = 250.340 ; free physical = 165372 ; free virtual = 222512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2984.160 ; gain = 259.238 ; free physical = 165204 ; free virtual = 222344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2984.160 ; gain = 259.238 ; free physical = 165203 ; free virtual = 222343
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2984.160 ; gain = 0.000 ; free physical = 165193 ; free virtual = 222333
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/src/SysArray_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/src/SysArray_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/pfm_dynamic_SysArray_1_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/pfm_dynamic_SysArray_1_0_ooc.xdc:55]
Finished Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/pfm_dynamic_SysArray_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/src/SysArray_user.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_SysArray_1_0/src/SysArray_user.xdc] for cell 'inst'
Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync'
Finished Sourcing Tcl File [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync'
Sourcing Tcl File [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync'
Finished Sourcing Tcl File [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync'
Sourcing Tcl File [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/systolic_array/AXI_write/gen_fifo.inst_xpm_fifo_sync'
Finished Sourcing Tcl File [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/systolic_array/AXI_write/gen_fifo.inst_xpm_fifo_sync'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pfm_dynamic_SysArray_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pfm_dynamic_SysArray_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.527 ; gain = 0.000 ; free physical = 164416 ; free virtual = 221555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3154.496 ; gain = 2.969 ; free physical = 164408 ; free virtual = 221547
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.500 ; gain = 429.578 ; free physical = 164090 ; free virtual = 221227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.500 ; gain = 429.578 ; free physical = 164089 ; free virtual = 221226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/systolic_array/input_matrix_AXI_Read/\gen_fifo.inst_rd_xpm_fifo_sync . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/systolic_array/weight_matrix_AXI_Read/\gen_fifo.inst_rd_xpm_fifo_sync . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/systolic_array/AXI_write/\gen_fifo.inst_xpm_fifo_sync . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.500 ; gain = 429.578 ; free physical = 164085 ; free virtual = 221222
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'control_s_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/helper_counter.sv:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'control_s_axi'
INFO: [Synth 8-6794] RAM ("xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg__in__reg' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:330]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 3154.508 ; gain = 429.586 ; free physical = 164019 ; free virtual = 221190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     28 Bit       Adders := 3     
	   4 Input     10 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 10    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 73    
	               28 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 155   
+---Multipliers : 
	                32x32  Multipliers := 16    
+---RAMs : 
	              64K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 103   
	   4 Input      2 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 85    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module helper_counter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module helper_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_read_master__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_read_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module helper_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module helper_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module helper_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_write_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Adder__Type_Bits32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module RegEnRst__Type_Bits32__reset_value_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Multiplier__Type_Bits32 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module PipeQueue1EntryRTL__EntryType_Bits32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RegEn__Type_Bits32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegEnRst__Type_Bits1__reset_value_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SysArrayProcElRTL__b71fb16ff5ab1620 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Top_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'pe_elements__0__1/reg_result/q/entry_reg[31:0]' into 'pe_elements__0__0/reg_result/q/entry_reg[31:0]' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:134]
INFO: [Synth 8-4471] merging register 'pe_elements__0__2/reg_result/q/entry_reg[31:0]' into 'pe_elements__0__0/reg_result/q/entry_reg[31:0]' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:134]
INFO: [Synth 8-4471] merging register 'pe_elements__0__3/reg_result/q/entry_reg[31:0]' into 'pe_elements__0__0/reg_result/q/entry_reg[31:0]' [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:134]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/5566/src/SysArrayRTL.sv:82]
DSP Report: Generating DSP pe_elements__0__0/mult/out0, operation Mode is: A2*B.
DSP Report: register pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: Generating DSP pe_elements__0__0/mult/out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: Generating DSP pe_elements__0__0/mult/out0, operation Mode is: A2*B2.
DSP Report: register pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: register pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: Generating DSP pe_elements__0__0/mult/out0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: operator pe_elements__0__0/mult/out0 is absorbed into DSP pe_elements__0__0/mult/out0.
DSP Report: Generating DSP pe_elements__1__0/mult/out0, operation Mode is: A''*B.
DSP Report: register pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: register pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: Generating DSP pe_elements__1__0/mult/out0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register pe_elements__1__0/weight/out_reg is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: Generating DSP pe_elements__1__0/mult/out0, operation Mode is: A2*B''.
DSP Report: register pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: register pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: register pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: Generating DSP pe_elements__1__0/mult/out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register pe_elements__1__0/weight/out_reg is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: register pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: operator pe_elements__1__0/mult/out0 is absorbed into DSP pe_elements__1__0/mult/out0.
DSP Report: Generating DSP pe_elements__2__0/mult/out0, operation Mode is: A''*B.
DSP Report: register pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: register pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: Generating DSP pe_elements__2__0/mult/out0, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register pe_elements__1__0/weight/out_reg is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: register pe_elements__2__0/weight/out_reg is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: Generating DSP pe_elements__2__0/mult/out0, operation Mode is: A2*B''.
DSP Report: register pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: register pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: register pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: Generating DSP pe_elements__2__0/mult/out0, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register pe_elements__1__0/weight/out_reg is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: register pe_elements__2__0/weight/out_reg is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: register pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: operator pe_elements__2__0/mult/out0 is absorbed into DSP pe_elements__2__0/mult/out0.
DSP Report: Generating DSP pe_elements__3__0/mult/out0, operation Mode is: A''*B.
DSP Report: register pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: register pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: Generating DSP pe_elements__3__0/mult/out0, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register pe_elements__2__0/weight/out_reg is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: register pe_elements__3__0/weight/out_reg is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: Generating DSP pe_elements__3__0/mult/out0, operation Mode is: A2*B''.
DSP Report: register pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: register pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: register pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: Generating DSP pe_elements__3__0/mult/out0, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register pe_elements__2__0/weight/out_reg is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: register pe_elements__3__0/weight/out_reg is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: register pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: operator pe_elements__3__0/mult/out0 is absorbed into DSP pe_elements__3__0/mult/out0.
DSP Report: Generating DSP pe_elements__0__1/mult/out0, operation Mode is: A2*B2.
DSP Report: register pe_elements__0__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: register pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: Generating DSP pe_elements__0__1/mult/out0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register pe_elements__0__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: Generating DSP pe_elements__0__1/mult/out0, operation Mode is: A''*B2.
DSP Report: register pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: register pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: register pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: Generating DSP pe_elements__0__1/mult/out0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: register pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: operator pe_elements__0__1/mult/out0 is absorbed into DSP pe_elements__0__1/mult/out0.
DSP Report: Generating DSP pe_elements__1__1/mult/out0, operation Mode is: A''*B2.
DSP Report: register pe_elements__1__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: Generating DSP pe_elements__1__1/mult/out0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register pe_elements__1__1/weight/out_reg is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: Generating DSP pe_elements__1__1/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: Generating DSP pe_elements__1__1/mult/out0, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register pe_elements__1__1/weight/out_reg is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: register pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: operator pe_elements__1__1/mult/out0 is absorbed into DSP pe_elements__1__1/mult/out0.
DSP Report: Generating DSP pe_elements__2__1/mult/out0, operation Mode is: A''*B2.
DSP Report: register pe_elements__2__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: Generating DSP pe_elements__2__1/mult/out0, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register pe_elements__1__1/weight/out_reg is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/weight/out_reg is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: Generating DSP pe_elements__2__1/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: Generating DSP pe_elements__2__1/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__1__1/weight/out_reg is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/weight/out_reg is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: register pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: operator pe_elements__2__1/mult/out0 is absorbed into DSP pe_elements__2__1/mult/out0.
DSP Report: Generating DSP pe_elements__3__1/mult/out0, operation Mode is: A''*B2.
DSP Report: register pe_elements__3__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: Generating DSP pe_elements__3__1/mult/out0, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register pe_elements__2__1/weight/out_reg is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/weight/out_reg is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: Generating DSP pe_elements__3__1/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: Generating DSP pe_elements__3__1/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__2__1/weight/out_reg is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/weight/out_reg is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: register pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: operator pe_elements__3__1/mult/out0 is absorbed into DSP pe_elements__3__1/mult/out0.
DSP Report: Generating DSP pe_elements__0__2/mult/out0, operation Mode is: A2*B''.
DSP Report: register pe_elements__0__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: register pe_elements__0__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: register pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: Generating DSP pe_elements__0__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register pe_elements__0__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: register pe_elements__0__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: Generating DSP pe_elements__0__2/mult/out0, operation Mode is: A''*B2.
DSP Report: register pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: register pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: register pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: Generating DSP pe_elements__0__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: register pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: operator pe_elements__0__2/mult/out0 is absorbed into DSP pe_elements__0__2/mult/out0.
DSP Report: Generating DSP pe_elements__1__2/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__1__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: Generating DSP pe_elements__1__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register pe_elements__1__2/weight/out_reg is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: Generating DSP pe_elements__1__2/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: Generating DSP pe_elements__1__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register pe_elements__1__2/weight/out_reg is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: register pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: operator pe_elements__1__2/mult/out0 is absorbed into DSP pe_elements__1__2/mult/out0.
DSP Report: Generating DSP pe_elements__2__2/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__2__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: Generating DSP pe_elements__2__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__1__2/weight/out_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/weight/out_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: Generating DSP pe_elements__2__2/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: Generating DSP pe_elements__2__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__1__2/weight/out_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/weight/out_reg is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: register pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: operator pe_elements__2__2/mult/out0 is absorbed into DSP pe_elements__2__2/mult/out0.
DSP Report: Generating DSP pe_elements__3__2/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__3__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: Generating DSP pe_elements__3__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__2__2/weight/out_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/weight/out_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__1/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: Generating DSP pe_elements__3__2/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: Generating DSP pe_elements__3__2/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__2__2/weight/out_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/weight/out_reg is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: register pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: operator pe_elements__3__2/mult/out0 is absorbed into DSP pe_elements__3__2/mult/out0.
DSP Report: Generating DSP pe_elements__0__3/mult/out0, operation Mode is: A2*B''.
DSP Report: register pe_elements__0__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: register pe_elements__0__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: register pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: Generating DSP pe_elements__0__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register pe_elements__0__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: register pe_elements__0__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: Generating DSP pe_elements__0__3/mult/out0, operation Mode is: A''*B2.
DSP Report: register pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: register pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: register pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: Generating DSP pe_elements__0__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: register pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: operator pe_elements__0__3/mult/out0 is absorbed into DSP pe_elements__0__3/mult/out0.
DSP Report: Generating DSP pe_elements__1__3/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__1__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: Generating DSP pe_elements__1__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register pe_elements__1__3/weight/out_reg is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: Generating DSP pe_elements__1__3/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: Generating DSP pe_elements__1__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register pe_elements__1__3/weight/out_reg is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: register pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: operator pe_elements__1__3/mult/out0 is absorbed into DSP pe_elements__1__3/mult/out0.
DSP Report: Generating DSP pe_elements__2__3/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__2__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: Generating DSP pe_elements__2__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__1__3/weight/out_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/weight/out_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: Generating DSP pe_elements__2__3/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: Generating DSP pe_elements__2__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__1__3/weight/out_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/weight/out_reg is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: register pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: operator pe_elements__2__3/mult/out0 is absorbed into DSP pe_elements__2__3/mult/out0.
DSP Report: Generating DSP pe_elements__3__3/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__3__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: Generating DSP pe_elements__3__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__2__3/weight/out_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/weight/out_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__2/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/reg_matrix/q/entry_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: Generating DSP pe_elements__3__3/mult/out0, operation Mode is: A''*B''.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: Generating DSP pe_elements__3__3/mult/out0, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register pe_elements__2__3/weight/out_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/weight/out_reg is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: register pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
DSP Report: operator pe_elements__3__3/mult/out0 is absorbed into DSP pe_elements__3__3/mult/out0.
INFO: [Synth 8-6794] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6794] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/sys_array/pe_elements__0__0/reg_result/q/entry_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[11]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[11]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[11]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/sys_array/pe_elements__0__3/reg_result/q/full_reg[0]' (FD) to 'inst/systolic_array/sys_array/pe_elements__0__2/reg_result/q/full_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/sys_array/pe_elements__0__2/reg_result/q/full_reg[0]' (FD) to 'inst/systolic_array/sys_array/pe_elements__0__1/reg_result/q/full_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/sys_array/pe_elements__0__1/reg_result/q/full_reg[0]' (FD) to 'inst/systolic_array/sys_array/pe_elements__0__0/reg_result/q/full_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/byte_remainder_r_reg[1]' (FDE) to 'inst/systolic_array/AXI_write/byte_remainder_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/byte_remainder_r_reg[2]' (FDE) to 'inst/systolic_array/AXI_write/byte_remainder_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/byte_remainder_r_reg[3]' (FDE) to 'inst/systolic_array/AXI_write/byte_remainder_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/byte_remainder_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[1]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[2]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[3]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[4]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[5]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[6]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[7]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/ctrl_start_d1_reg' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/start_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[0]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[1]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[2]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[3]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[4]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[5]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[6]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[7]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[8]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[9]' (FDE) to 'inst/systolic_array/AXI_write/addr_offset_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/addr_offset_r_reg[10]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[1]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[2]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[3]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[4]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[5]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[6]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[7]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/start_d1_reg' (FD) to 'inst/systolic_array/input_matrix_AXI_Read/start_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[0]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[1]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[2]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[3]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[4]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[5]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[6]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[7]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[8]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[9]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/addr_offset_r_reg[10]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[1]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[2]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[3]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[4]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[5]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[6]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[7]' (FDE) to 'inst/systolic_array/input_matrix_AXI_Read/total_len_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[0]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[1]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[2]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[3]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[4]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[5]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[6]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[7]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[8]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[9]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/input_matrix_AXI_Read/addr_offset_r_reg[10]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/sys_array/pe_elements__0__3/weight_avail_reg/out_reg[0]' (FDRE) to 'inst/systolic_array/sys_array/pe_elements__0__2/weight_avail_reg/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/sys_array/pe_elements__0__2/weight_avail_reg/out_reg[0]' (FDRE) to 'inst/systolic_array/sys_array/pe_elements__0__1/weight_avail_reg/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/sys_array/pe_elements__0__1/weight_avail_reg/out_reg[0]' (FDRE) to 'inst/systolic_array/sys_array/pe_elements__0__0/weight_avail_reg/out_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/final_burst_len_reg[1]' (FD) to 'inst/systolic_array/AXI_write/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/final_burst_len_reg[2]' (FD) to 'inst/systolic_array/AXI_write/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/final_burst_len_reg[3]' (FD) to 'inst/systolic_array/AXI_write/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/final_burst_len_reg[4]' (FD) to 'inst/systolic_array/AXI_write/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/final_burst_len_reg[5]' (FD) to 'inst/systolic_array/AXI_write/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/final_burst_len_reg[6]' (FD) to 'inst/systolic_array/AXI_write/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/start_reg' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/start_reg'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[8]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[11]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[12]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[13]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[14]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[15]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[16]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[17]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[18]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[19]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[20]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[21]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[22]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[23]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[24]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[25]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[26]' (FDE) to 'inst/systolic_array/AXI_write/total_len_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/AXI_write/total_len_r_reg[27]' (FDE) to 'inst/systolic_array/weight_matrix_AXI_Read/total_len_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[1]' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[2]' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[3]' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[4]' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[5]' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[6]' (FD) to 'inst/systolic_array/weight_matrix_AXI_Read/final_burst_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/systolic_array/weight_matrix_AXI_Read/start_reg' (FD) to 'inst/systolic_array/input_matrix_AXI_Read/start_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/input_matrix_AXI_Read/total_len_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/AXI_write/final_strb_reg[15] )
WARNING: [Synth 8-3332] Sequential element (inst_control_s_axi/FSM_onehot_wstate_reg[0]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (inst_control_s_axi/FSM_onehot_rstate_reg[0]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[31]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[30]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[29]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[28]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[27]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[26]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[25]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[24]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[23]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[22]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[21]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[20]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[19]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[18]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[17]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[16]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[15]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[14]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[13]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[12]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[11]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[10]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[9]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[8]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[7]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[6]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[5]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[4]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[3]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[2]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[1]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__0/counter_reg__in__reg[0]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[31]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[30]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[29]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[28]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[27]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[26]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[25]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[24]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[23]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[22]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[21]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[20]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[19]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[18]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[17]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[16]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[15]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[14]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[13]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[12]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[11]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[10]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[9]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[8]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[7]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[6]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[5]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[4]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[3]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[2]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[1]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__1/counter_reg__in__reg[0]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[31]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[30]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[29]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[28]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[27]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[26]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[25]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[24]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[23]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[22]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[21]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[20]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[19]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[18]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[17]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[16]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[15]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[14]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[13]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[12]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[11]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[10]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[9]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[8]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[7]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[6]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[5]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[4]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[3]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[2]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[1]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__2/counter_reg__in__reg[0]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__3/counter_reg__in__reg[31]) is unused and will be removed from module SysArray.
WARNING: [Synth 8-3332] Sequential element (systolic_array/sys_array/pe_elements__0__3/counter_reg__in__reg[30]) is unused and will be removed from module SysArray.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/input_matrix_AXI_Read/total_len_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\systolic_array/input_matrix_AXI_Read/total_len_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\systolic_array/input_matrix_AXI_Read/final_burst_len_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3154.508 ; gain = 429.586 ; free physical = 163497 ; free virtual = 220698
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 129              | W |   | 512 x 129              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 129              | W |   | 512 x 129              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+--------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/\systolic_array/AXI_write/gen_fifo.inst_xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	 | 
+-----------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SysArrayRTL | A2*B               | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A*B     | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A*B2    | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B''             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B2   | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A*B''   | 16     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B''             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B''  | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A*B''   | 16     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B''             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B''  | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B2              | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B    | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B2             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B2   | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B2  | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B2             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B''  | 16     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B2             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A2*B''  | 16     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B''             | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B   | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B2  | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B2  | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A2*B''             | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B   | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B2  | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B2  | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|SysArrayRTL | (PCIN>>17)+A''*B'' | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:33 . Memory (MB): peak = 3515.887 ; gain = 790.965 ; free physical = 160848 ; free virtual = 218150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:02:39 . Memory (MB): peak = 3613.469 ; gain = 888.547 ; free physical = 160643 ; free virtual = 218039
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "gen_wr_a.gen_word_narrow.mem_reg" defined in module: "xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst " implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/\systolic_array/AXI_write/gen_fifo.inst_xpm_fifo_sync /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 128             | RAM32M16 x 10	 | 
+-----------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:02:42 . Memory (MB): peak = 3613.469 ; gain = 888.547 ; free physical = 160637 ; free virtual = 218033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:02:46 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160632 ; free virtual = 218028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:02:46 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160631 ; free virtual = 218027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160523 ; free virtual = 217919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160512 ; free virtual = 217908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160495 ; free virtual = 217891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160485 ; free virtual = 217881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   132|
|2     |DSP_ALU         |    48|
|3     |DSP_A_B_DATA    |     3|
|4     |DSP_A_B_DATA_1  |     9|
|5     |DSP_A_B_DATA_2  |     9|
|6     |DSP_A_B_DATA_3  |    27|
|7     |DSP_C_DATA      |    48|
|8     |DSP_MULTIPLIER  |    48|
|9     |DSP_M_DATA      |    48|
|10    |DSP_OUTPUT      |    48|
|11    |DSP_PREADD      |    48|
|12    |DSP_PREADD_DATA |    48|
|13    |LUT1            |   121|
|14    |LUT2            |   916|
|15    |LUT3            |   483|
|16    |LUT4            |   204|
|17    |LUT5            |   142|
|18    |LUT6            |   290|
|19    |RAM32M16        |    10|
|20    |URAM288         |     4|
|21    |FDRE            |  2492|
|22    |FDSE            |    57|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------------------------------------------+------+
|      |Instance                                      |Module                                                               |Cells |
+------+----------------------------------------------+---------------------------------------------------------------------+------+
|1     |top                                           |                                                                     |  5235|
|2     |  inst                                        |SysArray                                                             |  5235|
|3     |    inst_control_s_axi                        |control_s_axi                                                        |   705|
|4     |    systolic_array                            |Top_wrapper                                                          |  4530|
|5     |      AXI_write                               |axi_write_master                                                     |   742|
|6     |        \gen_fifo.inst_xpm_fifo_sync          |xpm_fifo_sync__parameterized0                                        |   437|
|7     |          xpm_fifo_base_inst                  |xpm_fifo_base__parameterized0                                        |   437|
|8     |            \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized0                                      |   266|
|9     |            \gen_fwft.rdpp1_inst              |xpm_counter_updn__parameterized1_129                                 |     6|
|10    |            rdp_inst                          |xpm_counter_updn__parameterized6                                     |    28|
|11    |            rdpp1_inst                        |xpm_counter_updn__parameterized7                                     |    12|
|12    |            rst_d1_inst                       |xpm_fifo_reg_bit_130                                                 |     6|
|13    |            wrp_inst                          |xpm_counter_updn__parameterized6_131                                 |    26|
|14    |            wrpp1_inst                        |xpm_counter_updn__parameterized7_132                                 |    18|
|15    |            wrpp2_inst                        |xpm_counter_updn__parameterized5                                     |    12|
|16    |            xpm_fifo_rst_inst                 |xpm_fifo_rst_133                                                     |    15|
|17    |        inst_aw_to_b_transaction_cntr         |helper_counter__parameterized3                                       |    18|
|18    |        inst_b_transaction_cntr               |helper_counter_127                                                   |    28|
|19    |        inst_burst_cntr                       |helper_counter__parameterized1                                       |    24|
|20    |        inst_w_to_aw_cntr                     |helper_counter__parameterized2                                       |    27|
|21    |        inst_w_transaction_cntr               |helper_counter_128                                                   |    29|
|22    |      input_matrix_AXI_Read                   |axi_read_master__xdcDup__1                                           |   889|
|23    |        \gen_fifo.inst_rd_xpm_fifo_sync       |xpm_fifo_sync__2                                                     |   395|
|24    |          xpm_fifo_base_inst                  |xpm_fifo_base__2                                                     |   395|
|25    |            \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__2                                                   |   131|
|26    |            \gen_fwft.rdpp1_inst              |xpm_counter_updn__parameterized1_119                                 |     8|
|27    |            rdp_inst                          |xpm_counter_updn__parameterized2_120                                 |    61|
|28    |            rdpp1_inst                        |xpm_counter_updn__parameterized3_121                                 |    20|
|29    |            rst_d1_inst                       |xpm_fifo_reg_bit_122                                                 |     8|
|30    |            wrp_inst                          |xpm_counter_updn__parameterized2_123                                 |    38|
|31    |            wrpp1_inst                        |xpm_counter_updn__parameterized3_124                                 |    30|
|32    |            wrpp2_inst                        |xpm_counter_updn__parameterized0_125                                 |    20|
|33    |            xpm_fifo_rst_inst                 |xpm_fifo_rst_126                                                     |    14|
|34    |        inst_ar_to_r_transaction_cntr         |helper_counter__parameterized0_116                                   |    10|
|35    |        inst_ar_transaction_cntr              |helper_counter_117                                                   |   113|
|36    |        inst_r_transaction_cntr               |helper_counter_118                                                   |   113|
|37    |      sys_array                               |SysArrayRTL                                                          |  2261|
|38    |        pe_elements__0__0                     |SysArrayProcElRTL__b71fb16ff5ab1620                                  |   122|
|39    |          mult                                |Multiplier__Type_Bits32_109                                          |    41|
|40    |            out0                              |\systolic_array/sys_array/pe_elements__0__0/mult/out0_funnel         |     8|
|41    |            out0__0                           |\systolic_array/sys_array/pe_elements__0__0/mult/out0_funnel__1      |     8|
|42    |            out0__1                           |\systolic_array/sys_array/pe_elements__0__0/mult/out0_funnel__2      |     8|
|43    |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_110                    |    34|
|44    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_115                             |    34|
|45    |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_111                    |     4|
|46    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_114                             |     4|
|47    |          weight                              |RegEn__Type_Bits32_112                                               |    32|
|48    |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_113                              |    11|
|49    |        pe_elements__0__1                     |SysArrayProcElRTL__b71fb16ff5ab1620_3                                |   107|
|50    |          mult                                |Multiplier__Type_Bits32_105                                          |    41|
|51    |            out0                              |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__7   |     8|
|52    |            out0__0                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__3      |     8|
|53    |            out0__1                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__4      |     8|
|54    |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_106                    |    34|
|55    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_108                             |    34|
|56    |          weight                              |RegEn__Type_Bits32_107                                               |    32|
|57    |        pe_elements__0__2                     |SysArrayProcElRTL__b71fb16ff5ab1620_4                                |    75|
|58    |          mult                                |Multiplier__Type_Bits32_101                                          |    41|
|59    |            out0                              |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__5   |     8|
|60    |            out0__0                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__9      |     8|
|61    |            out0__1                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__10     |     8|
|62    |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_102                    |     2|
|63    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_104                             |     2|
|64    |          weight                              |RegEn__Type_Bits32_103                                               |    32|
|65    |        pe_elements__0__3                     |SysArrayProcElRTL__b71fb16ff5ab1620_5                                |    75|
|66    |          mult                                |Multiplier__Type_Bits32_97                                           |    41|
|67    |            out0                              |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__6   |     8|
|68    |            out0__0                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__12     |     8|
|69    |            out0__1                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__13     |     8|
|70    |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_98                     |     2|
|71    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_100                             |     2|
|72    |          weight                              |RegEn__Type_Bits32_99                                                |    32|
|73    |        pe_elements__1__0                     |SysArrayProcElRTL__b71fb16ff5ab1620_6                                |   189|
|74    |          adder                               |Adder__Type_Bits32_89                                                |     4|
|75    |          mult                                |Multiplier__Type_Bits32_90                                           |    73|
|76    |            out0                              |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel         |     8|
|77    |            out0__0                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel      |     8|
|78    |            out0__1                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__8   |     8|
|79    |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_91                     |    37|
|80    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_96                              |    37|
|81    |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_92                     |    35|
|82    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_95                              |    35|
|83    |          weight                              |RegEn__Type_Bits32_93                                                |    32|
|84    |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_94                               |     8|
|85    |        pe_elements__1__1                     |SysArrayProcElRTL__b71fb16ff5ab1620_7                                |   182|
|86    |          adder                               |Adder__Type_Bits32_82                                                |     4|
|87    |          mult                                |Multiplier__Type_Bits32_83                                           |    73|
|88    |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__26  |     8|
|89    |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel      |     8|
|90    |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__25  |     8|
|91    |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_84                     |    35|
|92    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_88                              |    35|
|93    |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_85                     |    38|
|94    |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_87                              |    38|
|95    |          weight                              |RegEn__Type_Bits32_86                                                |    32|
|96    |        pe_elements__1__2                     |SysArrayProcElRTL__b71fb16ff5ab1620_8                                |   146|
|97    |          adder                               |Adder__Type_Bits32_75                                                |     4|
|98    |          mult                                |Multiplier__Type_Bits32_76                                           |    73|
|99    |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__5   |     8|
|100   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__6   |     8|
|101   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__22  |     8|
|102   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_77                     |     2|
|103   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_81                              |     2|
|104   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_78                     |    35|
|105   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_80                              |    35|
|106   |          weight                              |RegEn__Type_Bits32_79                                                |    32|
|107   |        pe_elements__1__3                     |SysArrayProcElRTL__b71fb16ff5ab1620_9                                |   147|
|108   |          adder                               |Adder__Type_Bits32_69                                                |     4|
|109   |          mult                                |Multiplier__Type_Bits32_70                                           |    73|
|110   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__13  |     8|
|111   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__14  |     8|
|112   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__21  |     8|
|113   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_71                     |     4|
|114   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_74                              |     4|
|115   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_72                     |    34|
|116   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_73                              |    34|
|117   |          weight                              |RegEn__Type_Bits32                                                   |    32|
|118   |        pe_elements__2__0                     |SysArrayProcElRTL__b71fb16ff5ab1620_10                               |   156|
|119   |          adder                               |Adder__Type_Bits32_62                                                |     4|
|120   |          mult                                |Multiplier__Type_Bits32_63                                           |    73|
|121   |            out0                              |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__1      |     8|
|122   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__1   |     8|
|123   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__2   |     8|
|124   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_64                     |    36|
|125   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_68                              |    36|
|126   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_65                     |    36|
|127   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_67                              |    36|
|128   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_66                               |     7|
|129   |        pe_elements__2__1                     |SysArrayProcElRTL__b71fb16ff5ab1620_11                               |   149|
|130   |          adder                               |Adder__Type_Bits32_55                                                |     4|
|131   |          mult                                |Multiplier__Type_Bits32_56                                           |    73|
|132   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__24  |     8|
|133   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__1   |     8|
|134   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__2   |     8|
|135   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_57                     |    33|
|136   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_61                              |    33|
|137   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_58                     |    35|
|138   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_60                              |    35|
|139   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_59                               |     4|
|140   |        pe_elements__2__2                     |SysArrayProcElRTL__b71fb16ff5ab1620_12                               |   120|
|141   |          adder                               |Adder__Type_Bits32_48                                                |     4|
|142   |          mult                                |Multiplier__Type_Bits32_49                                           |    73|
|143   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__7   |     8|
|144   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__8   |     8|
|145   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__9   |     8|
|146   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_50                     |     3|
|147   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_54                              |     3|
|148   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_51                     |    35|
|149   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_53                              |    35|
|150   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_52                               |     5|
|151   |        pe_elements__2__3                     |SysArrayProcElRTL__b71fb16ff5ab1620_13                               |   117|
|152   |          adder                               |Adder__Type_Bits32_41                                                |     4|
|153   |          mult                                |Multiplier__Type_Bits32_42                                           |    73|
|154   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__15  |     8|
|155   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__16  |     8|
|156   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__17  |     8|
|157   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_43                     |     2|
|158   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_47                              |     2|
|159   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_44                     |    35|
|160   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_46                              |    35|
|161   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_45                               |     3|
|162   |        pe_elements__3__0                     |SysArrayProcElRTL__b71fb16ff5ab1620_14                               |   185|
|163   |          adder                               |Adder__Type_Bits32_34                                                |     4|
|164   |          mult                                |Multiplier__Type_Bits32_35                                           |    72|
|165   |            out0                              |\systolic_array/sys_array/pe_elements__1__0/mult/out0_funnel__2      |     8|
|166   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__3   |     8|
|167   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__0/mult/out0__0_funnel__4   |     8|
|168   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_36                     |    33|
|169   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_40                              |    33|
|170   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_37                     |    67|
|171   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_39                              |    67|
|172   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_38                               |     9|
|173   |        pe_elements__3__1                     |SysArrayProcElRTL__b71fb16ff5ab1620_15                               |   190|
|174   |          adder                               |Adder__Type_Bits32_27                                                |    28|
|175   |          mult                                |Multiplier__Type_Bits32_28                                           |    80|
|176   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__23  |     8|
|177   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__3   |     8|
|178   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__4   |     8|
|179   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_29                     |    37|
|180   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_33                              |    37|
|181   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_30                     |    36|
|182   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_32                              |    36|
|183   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_31                               |     9|
|184   |        pe_elements__3__2                     |SysArrayProcElRTL__b71fb16ff5ab1620_16                               |   149|
|185   |          adder                               |Adder__Type_Bits32_20                                                |    28|
|186   |          mult                                |Multiplier__Type_Bits32_21                                           |    80|
|187   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__10  |     8|
|188   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__11  |     8|
|189   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__12  |     8|
|190   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_22                     |     3|
|191   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_26                              |     3|
|192   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_23                     |    35|
|193   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_25                              |    35|
|194   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0_24                               |     3|
|195   |        pe_elements__3__3                     |SysArrayProcElRTL__b71fb16ff5ab1620_17                               |   152|
|196   |          adder                               |Adder__Type_Bits32                                                   |    28|
|197   |          mult                                |Multiplier__Type_Bits32                                              |    80|
|198   |            out0                              |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__18  |     8|
|199   |            out0__0                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__19  |     8|
|200   |            out0__1                           |\systolic_array/sys_array/pe_elements__1__1/mult/out0__0_funnel__20  |     8|
|201   |          reg_matrix                          |PipeQueueRTL__EntryType_Bits32__num_entries_1                        |     4|
|202   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32_19                              |     4|
|203   |          reg_result                          |PipeQueueRTL__EntryType_Bits32__num_entries_1_18                     |    39|
|204   |            q                                 |PipeQueue1EntryRTL__EntryType_Bits32                                 |    39|
|205   |          weight_avail_reg                    |RegEnRst__Type_Bits1__reset_value_0                                  |     1|
|206   |      weight_matrix_AXI_Read                  |axi_read_master                                                      |   630|
|207   |        \gen_fifo.inst_rd_xpm_fifo_sync       |xpm_fifo_sync                                                        |   395|
|208   |          xpm_fifo_base_inst                  |xpm_fifo_base                                                        |   395|
|209   |            \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                                                      |   131|
|210   |            \gen_fwft.rdpp1_inst              |xpm_counter_updn__parameterized1                                     |     8|
|211   |            rdp_inst                          |xpm_counter_updn__parameterized2                                     |    61|
|212   |            rdpp1_inst                        |xpm_counter_updn__parameterized3                                     |    20|
|213   |            rst_d1_inst                       |xpm_fifo_reg_bit                                                     |     8|
|214   |            wrp_inst                          |xpm_counter_updn__parameterized2_1                                   |    38|
|215   |            wrpp1_inst                        |xpm_counter_updn__parameterized3_2                                   |    30|
|216   |            wrpp2_inst                        |xpm_counter_updn__parameterized0                                     |    20|
|217   |            xpm_fifo_rst_inst                 |xpm_fifo_rst                                                         |    14|
|218   |        inst_ar_to_r_transaction_cntr         |helper_counter__parameterized0                                       |     8|
|219   |        inst_ar_transaction_cntr              |helper_counter                                                       |    29|
|220   |        inst_r_transaction_cntr               |helper_counter_0                                                     |    29|
+------+----------------------------------------------+---------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3619.410 ; gain = 894.488 ; free physical = 160476 ; free virtual = 217872
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1047 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:02:32 . Memory (MB): peak = 3619.410 ; gain = 724.148 ; free physical = 160539 ; free virtual = 217935
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:02:48 . Memory (MB): peak = 3619.414 ; gain = 894.488 ; free physical = 160545 ; free virtual = 217941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3626.348 ; gain = 0.000 ; free physical = 160596 ; free virtual = 217993
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3707.059 ; gain = 0.000 ; free physical = 160354 ; free virtual = 217750
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
344 Infos, 257 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:03:52 . Memory (MB): peak = 3707.059 ; gain = 1902.359 ; free physical = 160513 ; free virtual = 217909
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
[OPTRACE]|61516|9|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743907600|END|synth_design|
[OPTRACE]|61516|10|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743907600|START|Write IP Cache|
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3707.059 ; gain = 0.000 ; free physical = 160509 ; free virtual = 217905
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_SysArray_1_0, cache-ID = e88b6bdcac03ec33
[OPTRACE]|61516|11|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743913335|END|Write IP Cache|
INFO: [Coretcl 2-1174] Renamed 171 cell refs.
[OPTRACE]|61516|12|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743913339|START|write_checkpoint|CHECKPOINT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3707.066 ; gain = 0.000 ; free physical = 160246 ; free virtual = 217651
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.dcp' has been generated.
[OPTRACE]|61516|13|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743916260|END|write_checkpoint|
[OPTRACE]|61516|14|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743916260|START|synth_report|REPORT
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_SysArray_1_0_utilization_synth.rpt -pb pfm_dynamic_SysArray_1_0_utilization_synth.pb
[OPTRACE]|61516|15|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743916742|END|synth_report|
[OPTRACE]|61516|16|/home/ld443/sys_alveo/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_SysArray_1_0_synth_1/pfm_dynamic_SysArray_1_0.tcl|vivado_synth|1589743918444|END|pfm_dynamic_SysArray_1_0_synth_1|
INFO: [Common 17-206] Exiting Vivado at Sun May 17 15:31:58 2020...
