{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717377203860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717377203862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 18:13:23 2024 " "Processing started: Sun Jun 02 18:13:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717377203862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377203862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141architecture -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141architecture -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377203863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717377205406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717377205407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "dat_mem.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "control_tb.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/control_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377252618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377252618 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_memory_addr top_level.sv(139) " "Verilog HDL Implicit Net warning at top_level.sv(139): created implicit net for \"data_memory_addr\"" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717377252790 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "storeDone top_level.sv(18) " "Verilog HDL warning at top_level.sv(18): object storeDone used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717377252794 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg top_level.sv(22) " "Verilog HDL or VHDL warning at top_level.sv(22): object \"wr_reg\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717377252795 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pariQ top_level.sv(33) " "Verilog HDL or VHDL warning at top_level.sv(33): object \"pariQ\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717377252796 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeroQ top_level.sv(34) " "Verilog HDL or VHDL warning at top_level.sv(34): object \"zeroQ\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717377252797 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pari top_level.sv(35) " "Verilog HDL warning at top_level.sv(35): object pari used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717377252797 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zero top_level.sv(36) " "Verilog HDL warning at top_level.sv(36): object zero used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717377252797 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sc_clr top_level.sv(37) " "Verilog HDL warning at top_level.sv(37): object sc_clr used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717377252797 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sc_en top_level.sv(38) " "Verilog HDL warning at top_level.sv(38): object sc_en used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717377252798 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top_level.sv(139) " "Verilog HDL assignment warning at top_level.sv(139): truncated value with size 8 to match size of target (1)" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717377252807 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storeDone 0 top_level.sv(18) " "Net \"storeDone\" at top_level.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252809 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sc_clr 0 top_level.sv(37) " "Net \"sc_clr\" at top_level.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252809 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "top_level.sv" "pc1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252865 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.sv(20) " "Verilog HDL assignment warning at PC.sv(20): truncated value with size 32 to match size of target (12)" {  } { { "PC.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717377252869 "|top_level|PC:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_LUT PC_LUT:pl1 " "Elaborating entity \"PC_LUT\" for hierarchy \"PC_LUT:pl1\"" {  } { { "top_level.sv" "pl1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252876 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 PC_LUT.sv(9) " "Verilog HDL warning at PC_LUT.sv(9): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1717377252880 "|top_level|PC_LUT:pl1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tagToTarget.data_a 0 PC_LUT.sv(6) " "Net \"tagToTarget.data_a\" at PC_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252880 "|top_level|PC_LUT:pl1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tagToTarget.waddr_a 0 PC_LUT.sv(6) " "Net \"tagToTarget.waddr_a\" at PC_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252880 "|top_level|PC_LUT:pl1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tagToTarget.we_a 0 PC_LUT.sv(6) " "Net \"tagToTarget.we_a\" at PC_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/PC_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252881 "|top_level|PC_LUT:pl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:ir1 " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:ir1\"" {  } { { "top_level.sv" "ir1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252885 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 4095 instr_ROM.sv(10) " "Verilog HDL warning at instr_ROM.sv(10): number of words (20) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1717377252889 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252890 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252890 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717377252891 "|top_level|instr_ROM:ir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctl1 " "Elaborating entity \"control\" for hierarchy \"control:ctl1\"" {  } { { "top_level.sv" "ctl1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:acum1 " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:acum1\"" {  } { { "top_level.sv" "acum1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "top_level.sv" "rf1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "top_level.sv" "alu1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252923 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(15) " "Verilog HDL Case Statement warning at alu.sv(15): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/alu.sv" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717377252927 "|top_level|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm1 " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm1\"" {  } { { "top_level.sv" "dm1" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377252929 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:rf1\|core_rtl_0 " "Inferred RAM node \"reg_file:rf1\|core_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717377255402 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:rf1\|core_rtl_1 " "Inferred RAM node \"reg_file:rf1\|core_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1717377255406 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dat_mem:dm1\|core " "RAM logic \"dat_mem:dm1\|core\" is uninferred due to inappropriate RAM size" {  } { { "dat_mem.sv" "core" { Text "C:/Users/Max/Documents/GitHub/141architecture/dat_mem.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1717377255409 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717377255409 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Max/Documents/GitHub/141architecture/db/top_level.ram0_PC_LUT_a790c061.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Max/Documents/GitHub/141architecture/db/top_level.ram0_PC_LUT_a790c061.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717377255648 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Max/Documents/GitHub/141architecture/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Max/Documents/GitHub/141architecture/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717377255870 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:rf1\|core_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:rf1\|core_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:rf1\|core_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:rf1\|core_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717377257739 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1717377257739 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717377257739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:rf1\|altsyncram:core_rtl_0 " "Elaborated megafunction instantiation \"reg_file:rf1\|altsyncram:core_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377259317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:rf1\|altsyncram:core_rtl_0 " "Instantiated megafunction \"reg_file:rf1\|altsyncram:core_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717377259318 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717377259318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0k1 " "Found entity 1: altsyncram_i0k1" {  } { { "db/altsyncram_i0k1.tdf" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/db/altsyncram_i0k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717377259805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377259805 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717377260721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717377262227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717377264073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717377265181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717377265181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req " "No output dependent on input pin \"req\"" {  } { { "top_level.sv" "" { Text "C:/Users/Max/Documents/GitHub/141architecture/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717377266240 "|top_level|req"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717377266240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717377266249 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717377266249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717377266249 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717377266249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717377266249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717377266340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 18:14:26 2024 " "Processing ended: Sun Jun 02 18:14:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717377266340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717377266340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717377266340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717377266340 ""}
