// Seed: 1361651267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wand id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_6 = 1;
  assign id_4 = id_4;
  assign this = -1 || 1;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout tri0 id_3;
  output wire id_2;
  output wire id_1;
  wire id_7[1 : (  1 'b0 )];
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_3,
      id_7
  );
  assign modCall_1.id_4 = 0;
  logic [-1 'b0 : 1 'b0] id_8;
  assign id_3 = -1;
endmodule
