# MIPS-CPU

&emsp;&emsp;Three versions: Single-cycle 17 instructions. Pipeline 50 instructions. Pipeline(with Exception and Clock Interrupt) 50 instructions.