
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Wed Dec  4 15:07:23 2024
Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading Pegasus 21.21 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net GND
<CMD> set init_io_file CHIP.io
<CMD> set init_lef_file {LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef}
<CMD> set init_mmmc_file CHIP_mmmc.view
<CMD> set init_pwr_net VCC
<CMD> set init_top_cell CHIP
<CMD> set init_verilog CHIP_SYN.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_override_distance 3.40282e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=12/04 15:07:49, mem=620.8M)
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name '{av_func_mode_min'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name '}'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.

Usage: set_analysis_view [-help] [-dynamic <string>] -hold <list_of_views> [-inactive <string>] [-leakage <string>] -setup <list_of_views> [-update_timing]

**ERROR: (TCLCMD-982):	Missing required argument '-hold' in command 'set_analysis_view'
**ERROR: {}
<CMD> init_design
% Begin Load MMMC data ... (date=12/04 15:09:54, mem=626.1M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
The existing analysis_view 'av_func_mode_max' has been replaced with new attributes.
The existing analysis_view 'av_func_mode_min' has been replaced with new attributes.
Extraction setup Started 
% End Load MMMC data ... (date=12/04 15:09:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=626.3M, current mem=626.3M)
RC_Corner

Loading LEF file LEF/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file LEF/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file LEF/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file LEF/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Dec  4 15:09:54 2024
viaInitial ends at Wed Dec  4 15:09:54 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from CHIP_mmmc.view
Reading lib_max timing library '/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=19.5M, fe_cpu=0.35min, fe_real=2.53min, fe_mem=942.2M) ***
% Begin Load netlist data ... (date=12/04 15:09:55, mem=645.5M)
*** Begin netlist parsing (mem=942.2M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'CHIP_SYN.v'

*** Memory Usage v#1 (Current mem = 942.227M, initial mem = 284.375M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=942.2M) ***
% End Load netlist data ... (date=12/04 15:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=652.5M, current mem=652.5M)
Set top cell to CHIP.
Hooked 388 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 429 modules.
** info: there are 1494 stdCell insts.
** info: there are 119 Pad insts.

*** Memory Usage v#1 (Current mem = 983.152M, initial mem = 284.375M) ***
Reading IO assignment file "CHIP.io" ...
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File RC/u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_Corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'RC/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_Corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'RC/icecaps.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'CHIP.sdc' ...
Current (total cpu=0:00:21.9, real=0:02:32, peak res=909.2M, current mem=909.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP.sdc, Line 119).

INFO (CTE): Reading of timing constraints file CHIP.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=930.5M, current mem=930.5M)
Current (total cpu=0:00:22.0, real=0:02:32, peak res=930.5M, current mem=930.5M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.999267502465 0.004428 100 100 100 100
Adjusting Core to Bottom to: 100.6800.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.999049369415 0.05 100.44 100.68 100.44 100.24
Adjusting Core to Bottom to: 101.2400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.998938879457 0.00513 100.44 101.24 100.44 102.44
Adjusting Core to Bottom to: 101.8000.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView fplan
<CMD> saveDesign CHIP_floorplan.inn
% Begin save design ... (date=12/04 15:11:44, mem=1432.8M)
% Begin Save ccopt configuration ... (date=12/04 15:11:44, mem=1435.8M)
% End Save ccopt configuration ... (date=12/04 15:11:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1436.5M, current mem=1436.5M)
% Begin Save netlist data ... (date=12/04 15:11:44, mem=1436.5M)
Writing Binary DB to CHIP_floorplan.inn.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 15:11:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1436.8M, current mem=1436.8M)
Saving symbol-table file ...
Saving congestion map file CHIP_floorplan.inn.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 15:11:45, mem=1437.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 15:11:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.4M, current mem=1437.4M)
Saving preference file CHIP_floorplan.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 15:11:45, mem=1440.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 15:11:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=1440.9M, current mem=1440.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 15:11:46, mem=1441.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 15:11:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.2M, current mem=1441.2M)
% Begin Save routing data ... (date=12/04 15:11:46, mem=1441.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2215.1M) ***
% End Save routing data ... (date=12/04 15:11:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.4M, current mem=1441.4M)
Saving property file CHIP_floorplan.inn.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2218.1M) ***
% Begin Save power constraints data ... (date=12/04 15:11:46, mem=1442.0M)
% End Save power constraints data ... (date=12/04 15:11:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.1M, current mem=1442.1M)
RC_Corner
RC_Corner
RC_Corner
Generated self-contained design CHIP_floorplan.inn.dat
% End save design ... (date=12/04 15:11:46, total cpu=0:00:00.7, real=0:00:02.0, peak res=1444.6M, current mem=1444.6M)
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect VCC -type net -net VCC
<CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> globalNetConnect GND -type net -net GND
<CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
Warning: term PU of inst I_RST_N is not connect to global special net.
Warning: term PD of inst I_RST_N is not connect to global special net.
Warning: term SMT of inst I_RST_N is not connect to global special net.
Warning: term PU of inst I_CLK is not connect to global special net.
Warning: term PD of inst I_CLK is not connect to global special net.
Warning: term SMT of inst I_CLK is not connect to global special net.
Warning: term PU of inst I_IN_VALID is not connect to global special net.
Warning: term PD of inst I_IN_VALID is not connect to global special net.
Warning: term SMT of inst I_IN_VALID is not connect to global special net.
Warning: term PU of inst I_TETROMINOES0 is not connect to global special net.
Warning: term PD of inst I_TETROMINOES0 is not connect to global special net.
Warning: term SMT of inst I_TETROMINOES0 is not connect to global special net.
Warning: term PU of inst I_TETROMINOES1 is not connect to global special net.
Warning: term PD of inst I_TETROMINOES1 is not connect to global special net.
Warning: term SMT of inst I_TETROMINOES1 is not connect to global special net.
Warning: term PU of inst I_TETROMINOES2 is not connect to global special net.
Warning: term PD of inst I_TETROMINOES2 is not connect to global special net.
Warning: term SMT of inst I_TETROMINOES2 is not connect to global special net.
Warning: term PU of inst I_POSITION0 is not connect to global special net.
Warning: term PD of inst I_POSITION0 is not connect to global special net.
Warning: term SMT of inst I_POSITION0 is not connect to global special net.
Warning: term PU of inst I_POSITION1 is not connect to global special net.
Warning: term PD of inst I_POSITION1 is not connect to global special net.
Warning: term SMT of inst I_POSITION1 is not connect to global special net.
Warning: term PU of inst I_POSITION2 is not connect to global special net.
Warning: term PD of inst I_POSITION2 is not connect to global special net.
Warning: term SMT of inst I_POSITION2 is not connect to global special net.
Warning: term E of inst O_TETRIS_VALID is not connect to global special net.
Warning: term E2 of inst O_TETRIS_VALID is not connect to global special net.
Warning: term E4 of inst O_TETRIS_VALID is not connect to global special net.
Warning: term E8 of inst O_TETRIS_VALID is not connect to global special net.
Warning: term SR of inst O_TETRIS_VALID is not connect to global special net.
Warning: term E of inst O_SCORE_VALID is not connect to global special net.
Warning: term E2 of inst O_SCORE_VALID is not connect to global special net.
Warning: term E4 of inst O_SCORE_VALID is not connect to global special net.
Warning: term E8 of inst O_SCORE_VALID is not connect to global special net.
Warning: term SR of inst O_SCORE_VALID is not connect to global special net.
Warning: term E of inst O_FAIL is not connect to global special net.
Warning: term E2 of inst O_FAIL is not connect to global special net.
Warning: term E4 of inst O_FAIL is not connect to global special net.
Warning: term E8 of inst O_FAIL is not connect to global special net.
Warning: term SR of inst O_FAIL is not connect to global special net.
Warning: term E of inst O_SCORE0 is not connect to global special net.
Warning: term E2 of inst O_SCORE0 is not connect to global special net.
Warning: term E4 of inst O_SCORE0 is not connect to global special net.
Warning: term E8 of inst O_SCORE0 is not connect to global special net.
Warning: term SR of inst O_SCORE0 is not connect to global special net.
Warning: term E of inst O_SCORE1 is not connect to global special net.
Warning: term E2 of inst O_SCORE1 is not connect to global special net.
Warning: term E4 of inst O_SCORE1 is not connect to global special net.
Warning: term E8 of inst O_SCORE1 is not connect to global special net.
Warning: term SR of inst O_SCORE1 is not connect to global special net.
Warning: term E of inst O_SCORE2 is not connect to global special net.
Warning: term E2 of inst O_SCORE2 is not connect to global special net.
Warning: term E4 of inst O_SCORE2 is not connect to global special net.
Warning: term E8 of inst O_SCORE2 is not connect to global special net.
Warning: term SR of inst O_SCORE2 is not connect to global special net.
Warning: term E of inst O_SCORE3 is not connect to global special net.
Warning: term E2 of inst O_SCORE3 is not connect to global special net.
Warning: term E4 of inst O_SCORE3 is not connect to global special net.
Warning: term E8 of inst O_SCORE3 is not connect to global special net.
Warning: term SR of inst O_SCORE3 is not connect to global special net.
Warning: term E of inst O_TETRIS0 is not connect to global special net.
Warning: term E2 of inst O_TETRIS0 is not connect to global special net.
Warning: term E4 of inst O_TETRIS0 is not connect to global special net.
Warning: term E8 of inst O_TETRIS0 is not connect to global special net.
Warning: term SR of inst O_TETRIS0 is not connect to global special net.
Warning: term E of inst O_TETRIS1 is not connect to global special net.
Warning: term E2 of inst O_TETRIS1 is not connect to global special net.
Warning: term E4 of inst O_TETRIS1 is not connect to global special net.
Warning: term E8 of inst O_TETRIS1 is not connect to global special net.
Warning: term SR of inst O_TETRIS1 is not connect to global special net.
Warning: term E of inst O_TETRIS2 is not connect to global special net.
Warning: term E2 of inst O_TETRIS2 is not connect to global special net.
Warning: term E4 of inst O_TETRIS2 is not connect to global special net.
Warning: term E8 of inst O_TETRIS2 is not connect to global special net.
Warning: term SR of inst O_TETRIS2 is not connect to global special net.
Warning: term E of inst O_TETRIS3 is not connect to global special net.
Warning: term E2 of inst O_TETRIS3 is not connect to global special net.
Warning: term E4 of inst O_TETRIS3 is not connect to global special net.
Warning: term E8 of inst O_TETRIS3 is not connect to global special net.
Warning: term SR of inst O_TETRIS3 is not connect to global special net.
Warning: term E of inst O_TETRIS4 is not connect to global special net.
Warning: term E2 of inst O_TETRIS4 is not connect to global special net.
Warning: term E4 of inst O_TETRIS4 is not connect to global special net.
Warning: term E8 of inst O_TETRIS4 is not connect to global special net.
Warning: term SR of inst O_TETRIS4 is not connect to global special net.
Warning: term E of inst O_TETRIS5 is not connect to global special net.
Warning: term E2 of inst O_TETRIS5 is not connect to global special net.
Warning: term E4 of inst O_TETRIS5 is not connect to global special net.
Warning: term E8 of inst O_TETRIS5 is not connect to global special net.
Warning: term SR of inst O_TETRIS5 is not connect to global special net.
Warning: term E of inst O_TETRIS6 is not connect to global special net.
Warning: term E2 of inst O_TETRIS6 is not connect to global special net.
Warning: term E4 of inst O_TETRIS6 is not connect to global special net.
Warning: term E8 of inst O_TETRIS6 is not connect to global special net.
Warning: term SR of inst O_TETRIS6 is not connect to global special net.
Warning: term E of inst O_TETRIS7 is not connect to global special net.
Warning: term E2 of inst O_TETRIS7 is not connect to global special net.
Warning: term E4 of inst O_TETRIS7 is not connect to global special net.
Warning: term E8 of inst O_TETRIS7 is not connect to global special net.
Warning: term SR of inst O_TETRIS7 is not connect to global special net.
Warning: term E of inst O_TETRIS8 is not connect to global special net.
Warning: term E2 of inst O_TETRIS8 is not connect to global special net.
Warning: term E4 of inst O_TETRIS8 is not connect to global special net.
Warning: term E8 of inst O_TETRIS8 is not connect to global special net.
Warning: term SR of inst O_TETRIS8 is not connect to global special net.
Warning: term E of inst O_TETRIS9 is not connect to global special net.
Warning: term E2 of inst O_TETRIS9 is not connect to global special net.
Warning: term E4 of inst O_TETRIS9 is not connect to global special net.
Warning: term E8 of inst O_TETRIS9 is not connect to global special net.
Warning: term SR of inst O_TETRIS9 is not connect to global special net.
Warning: term E of inst O_TETRIS10 is not connect to global special net.
Warning: term E2 of inst O_TETRIS10 is not connect to global special net.
Warning: term E4 of inst O_TETRIS10 is not connect to global special net.
Warning: term E8 of inst O_TETRIS10 is not connect to global special net.
Warning: term SR of inst O_TETRIS10 is not connect to global special net.
Warning: term E of inst O_TETRIS11 is not connect to global special net.
Warning: term E2 of inst O_TETRIS11 is not connect to global special net.
Warning: term E4 of inst O_TETRIS11 is not connect to global special net.
Warning: term E8 of inst O_TETRIS11 is not connect to global special net.
Warning: term SR of inst O_TETRIS11 is not connect to global special net.
Warning: term E of inst O_TETRIS12 is not connect to global special net.
Warning: term E2 of inst O_TETRIS12 is not connect to global special net.
Warning: term E4 of inst O_TETRIS12 is not connect to global special net.
Warning: term E8 of inst O_TETRIS12 is not connect to global special net.
Warning: term SR of inst O_TETRIS12 is not connect to global special net.
Warning: term E of inst O_TETRIS13 is not connect to global special net.
Warning: term E2 of inst O_TETRIS13 is not connect to global special net.
Warning: term E4 of inst O_TETRIS13 is not connect to global special net.
Warning: term E8 of inst O_TETRIS13 is not connect to global special net.
Warning: term SR of inst O_TETRIS13 is not connect to global special net.
Warning: term E of inst O_TETRIS14 is not connect to global special net.
Warning: term E2 of inst O_TETRIS14 is not connect to global special net.
Warning: term E4 of inst O_TETRIS14 is not connect to global special net.
Warning: term E8 of inst O_TETRIS14 is not connect to global special net.
Warning: term SR of inst O_TETRIS14 is not connect to global special net.
Warning: term E of inst O_TETRIS15 is not connect to global special net.
Warning: term E2 of inst O_TETRIS15 is not connect to global special net.
Warning: term E4 of inst O_TETRIS15 is not connect to global special net.
Warning: term E8 of inst O_TETRIS15 is not connect to global special net.
Warning: term SR of inst O_TETRIS15 is not connect to global special net.
Warning: term E of inst O_TETRIS16 is not connect to global special net.
Warning: term E2 of inst O_TETRIS16 is not connect to global special net.
Warning: term E4 of inst O_TETRIS16 is not connect to global special net.
Warning: term E8 of inst O_TETRIS16 is not connect to global special net.
Warning: term SR of inst O_TETRIS16 is not connect to global special net.
Warning: term E of inst O_TETRIS17 is not connect to global special net.
Warning: term E2 of inst O_TETRIS17 is not connect to global special net.
Warning: term E4 of inst O_TETRIS17 is not connect to global special net.
Warning: term E8 of inst O_TETRIS17 is not connect to global special net.
Warning: term SR of inst O_TETRIS17 is not connect to global special net.
Warning: term E of inst O_TETRIS18 is not connect to global special net.
Warning: term E2 of inst O_TETRIS18 is not connect to global special net.
Warning: term E4 of inst O_TETRIS18 is not connect to global special net.
Warning: term E8 of inst O_TETRIS18 is not connect to global special net.
Warning: term SR of inst O_TETRIS18 is not connect to global special net.
Warning: term E of inst O_TETRIS19 is not connect to global special net.
Warning: term E2 of inst O_TETRIS19 is not connect to global special net.
Warning: term E4 of inst O_TETRIS19 is not connect to global special net.
Warning: term E8 of inst O_TETRIS19 is not connect to global special net.
Warning: term SR of inst O_TETRIS19 is not connect to global special net.
Warning: term E of inst O_TETRIS20 is not connect to global special net.
Warning: term E2 of inst O_TETRIS20 is not connect to global special net.
Warning: term E4 of inst O_TETRIS20 is not connect to global special net.
Warning: term E8 of inst O_TETRIS20 is not connect to global special net.
Warning: term SR of inst O_TETRIS20 is not connect to global special net.
Warning: term E of inst O_TETRIS21 is not connect to global special net.
Warning: term E2 of inst O_TETRIS21 is not connect to global special net.
Warning: term E4 of inst O_TETRIS21 is not connect to global special net.
Warning: term E8 of inst O_TETRIS21 is not connect to global special net.
Warning: term SR of inst O_TETRIS21 is not connect to global special net.
Warning: term E of inst O_TETRIS22 is not connect to global special net.
Warning: term E2 of inst O_TETRIS22 is not connect to global special net.
Warning: term E4 of inst O_TETRIS22 is not connect to global special net.
Warning: term E8 of inst O_TETRIS22 is not connect to global special net.
Warning: term SR of inst O_TETRIS22 is not connect to global special net.
Warning: term E of inst O_TETRIS23 is not connect to global special net.
Warning: term E2 of inst O_TETRIS23 is not connect to global special net.
Warning: term E4 of inst O_TETRIS23 is not connect to global special net.
Warning: term E8 of inst O_TETRIS23 is not connect to global special net.
Warning: term SR of inst O_TETRIS23 is not connect to global special net.
Warning: term E of inst O_TETRIS24 is not connect to global special net.
Warning: term E2 of inst O_TETRIS24 is not connect to global special net.
Warning: term E4 of inst O_TETRIS24 is not connect to global special net.
Warning: term E8 of inst O_TETRIS24 is not connect to global special net.
Warning: term SR of inst O_TETRIS24 is not connect to global special net.
Warning: term E of inst O_TETRIS25 is not connect to global special net.
Warning: term E2 of inst O_TETRIS25 is not connect to global special net.
Warning: term E4 of inst O_TETRIS25 is not connect to global special net.
Warning: term E8 of inst O_TETRIS25 is not connect to global special net.
Warning: term SR of inst O_TETRIS25 is not connect to global special net.
Warning: term E of inst O_TETRIS26 is not connect to global special net.
Warning: term E2 of inst O_TETRIS26 is not connect to global special net.
Warning: term E4 of inst O_TETRIS26 is not connect to global special net.
Warning: term E8 of inst O_TETRIS26 is not connect to global special net.
Warning: term SR of inst O_TETRIS26 is not connect to global special net.
Warning: term E of inst O_TETRIS27 is not connect to global special net.
Warning: term E2 of inst O_TETRIS27 is not connect to global special net.
Warning: term E4 of inst O_TETRIS27 is not connect to global special net.
Warning: term E8 of inst O_TETRIS27 is not connect to global special net.
Warning: term SR of inst O_TETRIS27 is not connect to global special net.
Warning: term E of inst O_TETRIS28 is not connect to global special net.
Warning: term E2 of inst O_TETRIS28 is not connect to global special net.
Warning: term E4 of inst O_TETRIS28 is not connect to global special net.
Warning: term E8 of inst O_TETRIS28 is not connect to global special net.
Warning: term SR of inst O_TETRIS28 is not connect to global special net.
Warning: term E of inst O_TETRIS29 is not connect to global special net.
Warning: term E2 of inst O_TETRIS29 is not connect to global special net.
Warning: term E4 of inst O_TETRIS29 is not connect to global special net.
Warning: term E8 of inst O_TETRIS29 is not connect to global special net.
Warning: term SR of inst O_TETRIS29 is not connect to global special net.
Warning: term E of inst O_TETRIS30 is not connect to global special net.
Warning: term E2 of inst O_TETRIS30 is not connect to global special net.
Warning: term E4 of inst O_TETRIS30 is not connect to global special net.
Warning: term E8 of inst O_TETRIS30 is not connect to global special net.
Warning: term SR of inst O_TETRIS30 is not connect to global special net.
Warning: term E of inst O_TETRIS31 is not connect to global special net.
Warning: term E2 of inst O_TETRIS31 is not connect to global special net.
Warning: term E4 of inst O_TETRIS31 is not connect to global special net.
Warning: term E8 of inst O_TETRIS31 is not connect to global special net.
Warning: term SR of inst O_TETRIS31 is not connect to global special net.
Warning: term E of inst O_TETRIS32 is not connect to global special net.
Warning: term E2 of inst O_TETRIS32 is not connect to global special net.
Warning: term E4 of inst O_TETRIS32 is not connect to global special net.
Warning: term E8 of inst O_TETRIS32 is not connect to global special net.
Warning: term SR of inst O_TETRIS32 is not connect to global special net.
Warning: term E of inst O_TETRIS33 is not connect to global special net.
Warning: term E2 of inst O_TETRIS33 is not connect to global special net.
Warning: term E4 of inst O_TETRIS33 is not connect to global special net.
Warning: term E8 of inst O_TETRIS33 is not connect to global special net.
Warning: term SR of inst O_TETRIS33 is not connect to global special net.
Warning: term E of inst O_TETRIS34 is not connect to global special net.
Warning: term E2 of inst O_TETRIS34 is not connect to global special net.
Warning: term E4 of inst O_TETRIS34 is not connect to global special net.
Warning: term E8 of inst O_TETRIS34 is not connect to global special net.
Warning: term SR of inst O_TETRIS34 is not connect to global special net.
Warning: term E of inst O_TETRIS35 is not connect to global special net.
Warning: term E2 of inst O_TETRIS35 is not connect to global special net.
Warning: term E4 of inst O_TETRIS35 is not connect to global special net.
Warning: term E8 of inst O_TETRIS35 is not connect to global special net.
Warning: term SR of inst O_TETRIS35 is not connect to global special net.
Warning: term E of inst O_TETRIS36 is not connect to global special net.
Warning: term E2 of inst O_TETRIS36 is not connect to global special net.
Warning: term E4 of inst O_TETRIS36 is not connect to global special net.
Warning: term E8 of inst O_TETRIS36 is not connect to global special net.
Warning: term SR of inst O_TETRIS36 is not connect to global special net.
Warning: term E of inst O_TETRIS37 is not connect to global special net.
Warning: term E2 of inst O_TETRIS37 is not connect to global special net.
Warning: term E4 of inst O_TETRIS37 is not connect to global special net.
Warning: term E8 of inst O_TETRIS37 is not connect to global special net.
Warning: term SR of inst O_TETRIS37 is not connect to global special net.
Warning: term E of inst O_TETRIS38 is not connect to global special net.
Warning: term E2 of inst O_TETRIS38 is not connect to global special net.
Warning: term E4 of inst O_TETRIS38 is not connect to global special net.
Warning: term E8 of inst O_TETRIS38 is not connect to global special net.
Warning: term SR of inst O_TETRIS38 is not connect to global special net.
Warning: term E of inst O_TETRIS39 is not connect to global special net.
Warning: term E2 of inst O_TETRIS39 is not connect to global special net.
Warning: term E4 of inst O_TETRIS39 is not connect to global special net.
Warning: term E8 of inst O_TETRIS39 is not connect to global special net.
Warning: term SR of inst O_TETRIS39 is not connect to global special net.
Warning: term E of inst O_TETRIS40 is not connect to global special net.
Warning: term E2 of inst O_TETRIS40 is not connect to global special net.
Warning: term E4 of inst O_TETRIS40 is not connect to global special net.
Warning: term E8 of inst O_TETRIS40 is not connect to global special net.
Warning: term SR of inst O_TETRIS40 is not connect to global special net.
Warning: term E of inst O_TETRIS41 is not connect to global special net.
Warning: term E2 of inst O_TETRIS41 is not connect to global special net.
Warning: term E4 of inst O_TETRIS41 is not connect to global special net.
Warning: term E8 of inst O_TETRIS41 is not connect to global special net.
Warning: term SR of inst O_TETRIS41 is not connect to global special net.
Warning: term E of inst O_TETRIS42 is not connect to global special net.
Warning: term E2 of inst O_TETRIS42 is not connect to global special net.
Warning: term E4 of inst O_TETRIS42 is not connect to global special net.
Warning: term E8 of inst O_TETRIS42 is not connect to global special net.
Warning: term SR of inst O_TETRIS42 is not connect to global special net.
Warning: term E of inst O_TETRIS43 is not connect to global special net.
Warning: term E2 of inst O_TETRIS43 is not connect to global special net.
Warning: term E4 of inst O_TETRIS43 is not connect to global special net.
Warning: term E8 of inst O_TETRIS43 is not connect to global special net.
Warning: term SR of inst O_TETRIS43 is not connect to global special net.
Warning: term E of inst O_TETRIS44 is not connect to global special net.
Warning: term E2 of inst O_TETRIS44 is not connect to global special net.
Warning: term E4 of inst O_TETRIS44 is not connect to global special net.
Warning: term E8 of inst O_TETRIS44 is not connect to global special net.
Warning: term SR of inst O_TETRIS44 is not connect to global special net.
Warning: term E of inst O_TETRIS45 is not connect to global special net.
Warning: term E2 of inst O_TETRIS45 is not connect to global special net.
Warning: term E4 of inst O_TETRIS45 is not connect to global special net.
Warning: term E8 of inst O_TETRIS45 is not connect to global special net.
Warning: term SR of inst O_TETRIS45 is not connect to global special net.
Warning: term E of inst O_TETRIS46 is not connect to global special net.
Warning: term E2 of inst O_TETRIS46 is not connect to global special net.
Warning: term E4 of inst O_TETRIS46 is not connect to global special net.
Warning: term E8 of inst O_TETRIS46 is not connect to global special net.
Warning: term SR of inst O_TETRIS46 is not connect to global special net.
Warning: term E of inst O_TETRIS47 is not connect to global special net.
Warning: term E2 of inst O_TETRIS47 is not connect to global special net.
Warning: term E4 of inst O_TETRIS47 is not connect to global special net.
Warning: term E8 of inst O_TETRIS47 is not connect to global special net.
Warning: term SR of inst O_TETRIS47 is not connect to global special net.
Warning: term E of inst O_TETRIS48 is not connect to global special net.
Warning: term E2 of inst O_TETRIS48 is not connect to global special net.
Warning: term E4 of inst O_TETRIS48 is not connect to global special net.
Warning: term E8 of inst O_TETRIS48 is not connect to global special net.
Warning: term SR of inst O_TETRIS48 is not connect to global special net.
Warning: term E of inst O_TETRIS49 is not connect to global special net.
Warning: term E2 of inst O_TETRIS49 is not connect to global special net.
Warning: term E4 of inst O_TETRIS49 is not connect to global special net.
Warning: term E8 of inst O_TETRIS49 is not connect to global special net.
Warning: term SR of inst O_TETRIS49 is not connect to global special net.
Warning: term E of inst O_TETRIS50 is not connect to global special net.
Warning: term E2 of inst O_TETRIS50 is not connect to global special net.
Warning: term E4 of inst O_TETRIS50 is not connect to global special net.
Warning: term E8 of inst O_TETRIS50 is not connect to global special net.
Warning: term SR of inst O_TETRIS50 is not connect to global special net.
Warning: term E of inst O_TETRIS51 is not connect to global special net.
Warning: term E2 of inst O_TETRIS51 is not connect to global special net.
Warning: term E4 of inst O_TETRIS51 is not connect to global special net.
Warning: term E8 of inst O_TETRIS51 is not connect to global special net.
Warning: term SR of inst O_TETRIS51 is not connect to global special net.
Warning: term E of inst O_TETRIS52 is not connect to global special net.
Warning: term E2 of inst O_TETRIS52 is not connect to global special net.
Warning: term E4 of inst O_TETRIS52 is not connect to global special net.
Warning: term E8 of inst O_TETRIS52 is not connect to global special net.
Warning: term SR of inst O_TETRIS52 is not connect to global special net.
Warning: term E of inst O_TETRIS53 is not connect to global special net.
Warning: term E2 of inst O_TETRIS53 is not connect to global special net.
Warning: term E4 of inst O_TETRIS53 is not connect to global special net.
Warning: term E8 of inst O_TETRIS53 is not connect to global special net.
Warning: term SR of inst O_TETRIS53 is not connect to global special net.
Warning: term E of inst O_TETRIS54 is not connect to global special net.
Warning: term E2 of inst O_TETRIS54 is not connect to global special net.
Warning: term E4 of inst O_TETRIS54 is not connect to global special net.
Warning: term E8 of inst O_TETRIS54 is not connect to global special net.
Warning: term SR of inst O_TETRIS54 is not connect to global special net.
Warning: term E of inst O_TETRIS55 is not connect to global special net.
Warning: term E2 of inst O_TETRIS55 is not connect to global special net.
Warning: term E4 of inst O_TETRIS55 is not connect to global special net.
Warning: term E8 of inst O_TETRIS55 is not connect to global special net.
Warning: term SR of inst O_TETRIS55 is not connect to global special net.
Warning: term E of inst O_TETRIS56 is not connect to global special net.
Warning: term E2 of inst O_TETRIS56 is not connect to global special net.
Warning: term E4 of inst O_TETRIS56 is not connect to global special net.
Warning: term E8 of inst O_TETRIS56 is not connect to global special net.
Warning: term SR of inst O_TETRIS56 is not connect to global special net.
Warning: term E of inst O_TETRIS57 is not connect to global special net.
Warning: term E2 of inst O_TETRIS57 is not connect to global special net.
Warning: term E4 of inst O_TETRIS57 is not connect to global special net.
Warning: term E8 of inst O_TETRIS57 is not connect to global special net.
Warning: term SR of inst O_TETRIS57 is not connect to global special net.
Warning: term E of inst O_TETRIS58 is not connect to global special net.
Warning: term E2 of inst O_TETRIS58 is not connect to global special net.
Warning: term E4 of inst O_TETRIS58 is not connect to global special net.
Warning: term E8 of inst O_TETRIS58 is not connect to global special net.
Warning: term SR of inst O_TETRIS58 is not connect to global special net.
Warning: term E of inst O_TETRIS59 is not connect to global special net.
Warning: term E2 of inst O_TETRIS59 is not connect to global special net.
Warning: term E4 of inst O_TETRIS59 is not connect to global special net.
Warning: term E8 of inst O_TETRIS59 is not connect to global special net.
Warning: term SR of inst O_TETRIS59 is not connect to global special net.
Warning: term E of inst O_TETRIS60 is not connect to global special net.
Warning: term E2 of inst O_TETRIS60 is not connect to global special net.
Warning: term E4 of inst O_TETRIS60 is not connect to global special net.
Warning: term E8 of inst O_TETRIS60 is not connect to global special net.
Warning: term SR of inst O_TETRIS60 is not connect to global special net.
Warning: term E of inst O_TETRIS61 is not connect to global special net.
Warning: term E2 of inst O_TETRIS61 is not connect to global special net.
Warning: term E4 of inst O_TETRIS61 is not connect to global special net.
Warning: term E8 of inst O_TETRIS61 is not connect to global special net.
Warning: term SR of inst O_TETRIS61 is not connect to global special net.
Warning: term E of inst O_TETRIS62 is not connect to global special net.
Warning: term E2 of inst O_TETRIS62 is not connect to global special net.
Warning: term E4 of inst O_TETRIS62 is not connect to global special net.
Warning: term E8 of inst O_TETRIS62 is not connect to global special net.
Warning: term SR of inst O_TETRIS62 is not connect to global special net.
Warning: term E of inst O_TETRIS63 is not connect to global special net.
Warning: term E2 of inst O_TETRIS63 is not connect to global special net.
Warning: term E4 of inst O_TETRIS63 is not connect to global special net.
Warning: term E8 of inst O_TETRIS63 is not connect to global special net.
Warning: term SR of inst O_TETRIS63 is not connect to global special net.
Warning: term E of inst O_TETRIS64 is not connect to global special net.
Warning: term E2 of inst O_TETRIS64 is not connect to global special net.
Warning: term E4 of inst O_TETRIS64 is not connect to global special net.
Warning: term E8 of inst O_TETRIS64 is not connect to global special net.
Warning: term SR of inst O_TETRIS64 is not connect to global special net.
Warning: term E of inst O_TETRIS65 is not connect to global special net.
Warning: term E2 of inst O_TETRIS65 is not connect to global special net.
Warning: term E4 of inst O_TETRIS65 is not connect to global special net.
Warning: term E8 of inst O_TETRIS65 is not connect to global special net.
Warning: term SR of inst O_TETRIS65 is not connect to global special net.
Warning: term E of inst O_TETRIS66 is not connect to global special net.
Warning: term E2 of inst O_TETRIS66 is not connect to global special net.
Warning: term E4 of inst O_TETRIS66 is not connect to global special net.
Warning: term E8 of inst O_TETRIS66 is not connect to global special net.
Warning: term SR of inst O_TETRIS66 is not connect to global special net.
Warning: term E of inst O_TETRIS67 is not connect to global special net.
Warning: term E2 of inst O_TETRIS67 is not connect to global special net.
Warning: term E4 of inst O_TETRIS67 is not connect to global special net.
Warning: term E8 of inst O_TETRIS67 is not connect to global special net.
Warning: term SR of inst O_TETRIS67 is not connect to global special net.
Warning: term E of inst O_TETRIS68 is not connect to global special net.
Warning: term E2 of inst O_TETRIS68 is not connect to global special net.
Warning: term E4 of inst O_TETRIS68 is not connect to global special net.
Warning: term E8 of inst O_TETRIS68 is not connect to global special net.
Warning: term SR of inst O_TETRIS68 is not connect to global special net.
Warning: term E of inst O_TETRIS69 is not connect to global special net.
Warning: term E2 of inst O_TETRIS69 is not connect to global special net.
Warning: term E4 of inst O_TETRIS69 is not connect to global special net.
Warning: term E8 of inst O_TETRIS69 is not connect to global special net.
Warning: term SR of inst O_TETRIS69 is not connect to global special net.
Warning: term E of inst O_TETRIS70 is not connect to global special net.
Warning: term E2 of inst O_TETRIS70 is not connect to global special net.
Warning: term E4 of inst O_TETRIS70 is not connect to global special net.
Warning: term E8 of inst O_TETRIS70 is not connect to global special net.
Warning: term SR of inst O_TETRIS70 is not connect to global special net.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.99870422151 0.005129 200 200 200 200
Adjusting Core to Bottom to: 200.9200.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 0.994691710902 0.005128 200.26 200.92 200.26 200.48
Adjusting Core to Bottom to: 201.4800.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign CHIP_floorplan.inn
% Begin save design ... (date=12/04 15:14:00, mem=1456.5M)
% Begin Save ccopt configuration ... (date=12/04 15:14:00, mem=1456.5M)
% End Save ccopt configuration ... (date=12/04 15:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.5M, current mem=1456.5M)
% Begin Save netlist data ... (date=12/04 15:14:00, mem=1456.5M)
Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 15:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.6M, current mem=1456.6M)
Saving symbol-table file ...
Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 15:14:00, mem=1456.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 15:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.8M, current mem=1456.8M)
Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 15:14:00, mem=1456.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1456.9M, current mem=1456.9M)
Saving PG file CHIP_floorplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:14:01 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2242.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 15:14:01, mem=1456.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.9M, current mem=1456.9M)
% Begin Save routing data ... (date=12/04 15:14:01, mem=1456.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2242.8M) ***
% End Save routing data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.1M, current mem=1457.1M)
Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2245.8M) ***
% Begin Save power constraints data ... (date=12/04 15:14:01, mem=1457.1M)
% End Save power constraints data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.1M, current mem=1457.1M)
RC_Corner
RC_Corner
RC_Corner
Generated self-contained design CHIP_floorplan.inn.dat.tmp
% End save design ... (date=12/04 15:14:02, total cpu=0:00:00.6, real=0:00:02.0, peak res=1487.6M, current mem=1457.7M)
<CMD> saveDesign CHIP_floorplan.inn
% Begin save design ... (date=12/04 15:14:06, mem=1457.2M)
% Begin Save ccopt configuration ... (date=12/04 15:14:06, mem=1457.2M)
% End Save ccopt configuration ... (date=12/04 15:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.2M, current mem=1457.2M)
% Begin Save netlist data ... (date=12/04 15:14:06, mem=1457.2M)
Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 15:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
Saving symbol-table file ...
Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 15:14:06, mem=1457.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 15:14:07, mem=1457.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
Saving PG file CHIP_floorplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:14:07 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2253.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 15:14:07, mem=1457.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
% Begin Save routing data ... (date=12/04 15:14:07, mem=1457.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2253.0M) ***
% End Save routing data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2256.0M) ***
% Begin Save power constraints data ... (date=12/04 15:14:08, mem=1457.3M)
% End Save power constraints data ... (date=12/04 15:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
RC_Corner
RC_Corner
RC_Corner
Generated self-contained design CHIP_floorplan.inn.dat.tmp
% End save design ... (date=12/04 15:14:08, total cpu=0:00:00.5, real=0:00:02.0, peak res=1488.1M, current mem=1457.4M)
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 10 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2264.7M)
Ring generation is complete.
vias are now being generated.
addRing created 80 wires.
ViaGen created 800 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal2 |       40       |       NA       |
|  via2  |       800      |        0       |
| metal3 |       40       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring blockring }
<CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Wed Dec  4 15:15:05 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3369.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 98 macros, 98 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
  Number of IO ports routed: 48
  Number of Block ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3381.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 48 wires.
ViaGen created 480 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       24       |       NA       |
|   via  |       240      |        0       |
| metal2 |       18       |       NA       |
|  via2  |       180      |        0       |
|  via3  |       60       |        0       |
| metal4 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal5 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2282.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal5 & metal2 at (500.38, 157.48) (504.38, 333.52).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal5 & metal2 at (500.38, 2975.02) (504.38, 3151.06).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal2 at (411.85, 148.20) (415.85, 324.24).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal2 at (411.85, 2984.30) (415.85, 3160.34).
addStripe created 56 wires.
ViaGen created 2110 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal3 |        2       |       NA       |
|  via3  |      1044      |        0       |
|  via4  |      1044      |        0       |
| metal5 |       52       |       NA       |
|  via5  |       22       |        0       |
| metal6 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 1 -set_to_set_distance 100 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2282.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (156.87, 501.60) (332.91, 505.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (2998.35, 501.60) (3174.39, 505.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (156.87, 2901.60) (332.91, 2905.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (2998.35, 2901.60) (3174.39, 2905.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (147.59, 406.60) (323.63, 410.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (3007.63, 406.60) (3183.67, 410.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (147.59, 2806.60) (323.63, 2810.60).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (3007.63, 2806.60) (3183.67, 2810.60).
addStripe created 52 wires.
ViaGen created 5512 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via2  |      1040      |        0       |
|  via3  |      1040      |        0       |
|  via4  |      1040      |        0       |
|  via5  |      2392      |        0       |
| metal6 |       52       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Dec  4 15:18:17 2024 ***
SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3385.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 402 macros, 99 used
Read in 215 components
  91 core components: 91 unplaced, 0 placed, 0 fixed
  124 pad components: 0 unplaced, 120 placed, 4 fixed
Read in 88 logical pins
Read in 88 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 1044
  Number of Followpin connections: 522
End power routing: cpu: 0:00:02, real: 0:00:03, peak: 3413.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 8 via definition ...

sroute post-processing starts at Wed Dec  4 15:18:20 2024
The viaGen is rebuilding shadow vias for net GND.
sroute post-processing ends at Wed Dec  4 15:18:20 2024

sroute post-processing starts at Wed Dec  4 15:18:20 2024
The viaGen is rebuilding shadow vias for net VCC.
sroute post-processing ends at Wed Dec  4 15:18:20 2024
sroute created 1636 wires.
ViaGen created 64416 vias, deleted 60 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1580      |       NA       |
|   via  |      23208     |       60       |
| metal2 |       10       |       NA       |
|  via2  |      14058     |        0       |
| metal3 |       46       |       NA       |
|  via3  |      13574     |        0       |
|  via4  |      13574     |        0       |
|  via5  |        2       |        0       |
+--------+----------------+----------------+
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report CHIP.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2313.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 2.00  MEM: 17.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  4 15:18:45 2024

Design Name: CHIP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3331.2600, 3308.0400)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  4 15:18:45 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> saveDesign CHIP_powerplan.inn
% Begin save design ... (date=12/04 15:19:03, mem=1548.1M)
% Begin Save ccopt configuration ... (date=12/04 15:19:03, mem=1548.1M)
% End Save ccopt configuration ... (date=12/04 15:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.3M, current mem=1548.3M)
% Begin Save netlist data ... (date=12/04 15:19:03, mem=1548.3M)
Writing Binary DB to CHIP_powerplan.inn.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 15:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.3M, current mem=1548.3M)
Saving symbol-table file ...
Saving congestion map file CHIP_powerplan.inn.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 15:19:04, mem=1548.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 15:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.4M, current mem=1548.4M)
Saving preference file CHIP_powerplan.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 15:19:04, mem=1545.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 15:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.6M, current mem=1545.6M)
Saving PG file CHIP_powerplan.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:19:04 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2350.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 15:19:05, mem=1545.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 15:19:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.7M, current mem=1545.7M)
% Begin Save routing data ... (date=12/04 15:19:05, mem=1545.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2350.7M) ***
% End Save routing data ... (date=12/04 15:19:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.7M, current mem=1545.7M)
Saving property file CHIP_powerplan.inn.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2353.7M) ***
% Begin Save power constraints data ... (date=12/04 15:19:05, mem=1545.7M)
% End Save power constraints data ... (date=12/04 15:19:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.7M, current mem=1545.7M)
RC_Corner
RC_Corner
RC_Corner
Generated self-contained design CHIP_powerplan.inn.dat
% End save design ... (date=12/04 15:19:05, total cpu=0:00:00.6, real=0:00:02.0, peak res=1579.5M, current mem=1546.5M)
<CMD> setPlaceMode -prerouteAsObs {5 6}
<CMD> setPlaceMode -fp false
<CMD> place_design -noPrePlaceOpt
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.261242 path_group
AAE DB initialization (MEM=2374.69 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2386.21)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	CeltIC/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2451.44 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2414.82 CPU=0:00:00.6 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2405.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=2413.3M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=2413.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 1004 (62.9%) nets
3		: 157 (9.8%) nets
4     -	14	: 415 (26.0%) nets
15    -	39	: 14 (0.9%) nets
40    -	79	: 4 (0.3%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.1%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
#ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
stdCell: 1494 single + 0 double + 0 multi
Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.007.
Density for the design = 0.007.
       = stdcell_area 11419 sites (35682 um^2) / alloc_area 1751998 sites (5474643 um^2).
Pin Density = 0.002561.
            = total # of pins 5705 / total area 2227275.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.112e+05 (9.95e+04 1.12e+05)
              Est.  stn bbox = 2.282e+05 (1.06e+05 1.22e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2465.1M
Iteration  2: Total net bbox = 2.112e+05 (9.95e+04 1.12e+05)
              Est.  stn bbox = 2.282e+05 (1.06e+05 1.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2465.1M
Iteration  3: Total net bbox = 2.704e+05 (1.30e+05 1.41e+05)
              Est.  stn bbox = 3.261e+05 (1.56e+05 1.70e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2470.7M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 2.595e+05 (1.26e+05 1.33e+05)
              Est.  stn bbox = 3.095e+05 (1.50e+05 1.59e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2470.7M
Iteration  5: Total net bbox = 2.278e+05 (1.13e+05 1.14e+05)
              Est.  stn bbox = 2.615e+05 (1.30e+05 1.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2470.7M
Iteration  6: Total net bbox = 2.036e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.248e+05 (1.12e+05 1.13e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2472.9M
Iteration  7: Total net bbox = 2.043e+05 (1.03e+05 1.02e+05)
              Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2472.9M
Iteration  8: Total net bbox = 2.043e+05 (1.03e+05 1.02e+05)
              Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2472.9M
Iteration  9: Total net bbox = 2.078e+05 (1.09e+05 9.84e+04)
              Est.  stn bbox = 2.273e+05 (1.19e+05 1.08e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2472.9M
Iteration 10: Total net bbox = 2.078e+05 (1.09e+05 9.84e+04)
              Est.  stn bbox = 2.273e+05 (1.19e+05 1.08e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2472.9M
Iteration 11: Total net bbox = 2.207e+05 (1.13e+05 1.07e+05)
              Est.  stn bbox = 2.411e+05 (1.24e+05 1.18e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 2475.9M
Iteration 12: Total net bbox = 2.207e+05 (1.13e+05 1.07e+05)
              Est.  stn bbox = 2.411e+05 (1.24e+05 1.18e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2475.9M
Iteration 13: Total net bbox = 2.221e+05 (1.11e+05 1.11e+05)
              Est.  stn bbox = 2.422e+05 (1.21e+05 1.22e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 2482.7M
Iteration 14: Total net bbox = 2.221e+05 (1.11e+05 1.11e+05)
              Est.  stn bbox = 2.422e+05 (1.21e+05 1.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2482.7M
Iteration 15: Total net bbox = 2.238e+05 (1.12e+05 1.11e+05)
              Est.  stn bbox = 2.440e+05 (1.22e+05 1.22e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 2500.6M
Iteration 16: Total net bbox = 2.238e+05 (1.12e+05 1.11e+05)
              Est.  stn bbox = 2.440e+05 (1.22e+05 1.22e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2500.6M
Iteration 17: Total net bbox = 2.273e+05 (1.14e+05 1.13e+05)
              Est.  stn bbox = 2.477e+05 (1.23e+05 1.24e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 2523.1M
Iteration 18: Total net bbox = 2.273e+05 (1.14e+05 1.13e+05)
              Est.  stn bbox = 2.477e+05 (1.23e+05 1.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2523.1M
*** cost = 2.273e+05 (1.14e+05 1.13e+05) (cpu for global=0:00:07.6) real=0:00:09.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:03.4 real: 0:00:03.4
Core Placement runtime cpu: 0:00:05.2 real: 0:00:05.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:12 mem=2523.1M) ***
Total net bbox length = 2.273e+05 (1.139e+05 1.134e+05) (ext = 1.579e+05)
Move report: Detail placement moves 1494 insts, mean move: 3.71 um, max move: 34.81 um 
	Max move on inst (CORE/U959): (1728.90, 1847.29) --> (1718.02, 1823.36)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2531.1MB
Summary Report:
Instances move: 1494 (out of 1494 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 34.81 um (Instance: CORE/U959) (1728.9, 1847.29) -> (1718.02, 1823.36)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
Total net bbox length = 2.249e+05 (1.114e+05 1.135e+05) (ext = 1.575e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2531.1MB
*** Finished refinePlace (0:01:12 mem=2531.1M) ***
*** End of Placement (cpu=0:00:10.1, real=0:00:11.0, mem=2487.1M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
Density distribution unevenness ratio = 98.359%
*** Free Virtual Timing Model ...(mem=2487.1M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.261242 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2487.05)
Total number of fetched objects 1612
End delay calculation. (MEM=2526.75 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2526.75 CPU=0:00:00.2 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.370917e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2525.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2525.23 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2525.23 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.23 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2525.23 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.23 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 1.112009e+05um, number of vias: 8217
[NR-eGR] metal3  (3H) length: 1.162132e+05um, number of vias: 655
[NR-eGR] metal4  (4V) length: 1.077170e+04um, number of vias: 83
[NR-eGR] metal5  (5H) length: 2.050560e+03um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.402364e+05um, number of vias: 14486
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.147050e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 2452.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 2446.2M **
Tdgp not successfully inited but do clear! skip clearing
<CMD> setDrawView place
<CMD> zoomBox -1013.18700 419.46800 4216.64000 3048.53300
<CMD> zoomBox -1484.91100 166.40200 4667.82900 3259.42100
<CMD> saveDesign CHIP_placement.inn
% Begin save design ... (date=12/04 15:21:05, mem=1604.3M)
% Begin Save ccopt configuration ... (date=12/04 15:21:05, mem=1604.3M)
% End Save ccopt configuration ... (date=12/04 15:21:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.4M, current mem=1604.4M)
% Begin Save netlist data ... (date=12/04 15:21:05, mem=1604.4M)
Writing Binary DB to CHIP_placement.inn.dat/CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/04 15:21:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.4M, current mem=1604.4M)
Saving symbol-table file ...
Saving congestion map file CHIP_placement.inn.dat/CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=12/04 15:21:06, mem=1604.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/04 15:21:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.8M, current mem=1604.8M)
Saving preference file CHIP_placement.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/04 15:21:06, mem=1605.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/04 15:21:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1605.3M, current mem=1605.3M)
Saving PG file CHIP_placement.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:21:06 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2450.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/04 15:21:07, mem=1605.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/04 15:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.4M, current mem=1605.4M)
% Begin Save routing data ... (date=12/04 15:21:07, mem=1605.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2450.7M) ***
% End Save routing data ... (date=12/04 15:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.5M, current mem=1605.5M)
Saving property file CHIP_placement.inn.dat/CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2453.7M) ***
% Begin Save power constraints data ... (date=12/04 15:21:07, mem=1605.5M)
% End Save power constraints data ... (date=12/04 15:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.5M, current mem=1605.5M)
RC_Corner
RC_Corner
RC_Corner
Generated self-contained design CHIP_placement.inn.dat
% End save design ... (date=12/04 15:21:08, total cpu=0:00:00.7, real=0:00:03.0, peak res=1605.7M, current mem=1605.7M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
AAE DB initialization (MEM=2459.31 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:16.7/0:13:55.1 (0.1), mem = 2459.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
**WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
Type 'man IMPTR-2325' for more detail.
All nets are already routed correctly.
End to check current routing status for nets (mem=2449.3M)
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2449.312M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2475.16)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	CeltIC/u18_ss.cdb
 
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 1612
End delay calculation. (MEM=2573.93 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2537.32 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:18 mem=2537.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.540  | -0.036  | -2.540  |
|           TNS (ns):|-294.422 | -0.082  |-294.339 |
|    Violating Paths:|   225   |    4    |   221   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.090   |     48 (48)      |
|   max_tran     |     43 (195)     |   -1.180   |     43 (195)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.652%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.23 sec
Total Real time: 3.0 sec
Total Memory Usage: 2503.574219 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:02.5 (0.5), totSession cpu/real = 0:01:17.8/0:13:57.6 (0.1), mem = 2503.6M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1672.2M, totSessionCpu=0:01:19 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -fixCap                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {5 6}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -virtualIPO                 false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:19.1/0:14:21.4 (0.1), mem = 2504.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:01:19.2/0:14:21.6 (0.1), mem = 2504.2M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:19.2/0:14:21.6 (0.1), mem = 2504.2M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1678.4M, totSessionCpu=0:01:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:01:19.2/0:14:21.6 (0.1), mem = 2504.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1686.2M, totSessionCpu=0:01:21 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2530.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.380846e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        20( 0.01%)   ( 0.01%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2605.52 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2605.52 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2605.52 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[NR-eGR] metal2  (2V) length: 1.112495e+05um, number of vias: 8183
[NR-eGR] metal3  (3H) length: 1.167593e+05um, number of vias: 691
[NR-eGR] metal4  (4V) length: 1.092163e+04um, number of vias: 97
[NR-eGR] metal5  (5H) length: 2.317870e+03um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.412484e+05um, number of vias: 14502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.250670e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.52 sec, Curr Mem: 2552.01 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2540.008M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2557.3)
Total number of fetched objects 1612
End delay calculation. (MEM=2574.74 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2574.74 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:24 mem=2574.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.539  |
|           TNS (ns):|-297.679 |
|    Violating Paths:|   228   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.089   |     48 (48)      |
|   max_tran     |     43 (196)     |   -1.179   |     43 (196)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.652%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1696.6M, totSessionCpu=0:01:24 **
*** InitOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:01:23.7/0:14:26.0 (0.1), mem = 2546.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2546.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2546.0M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:01:23.8/0:14:26.1 (0.1), mem = 2546.0M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 2 instances
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:25.8/0:14:28.1 (0.1), mem = 2616.1M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:01:25.9/0:14:28.2 (0.1), mem = 2616.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:01:27.6/0:14:29.9 (0.1), mem = 2616.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:01:27.6/0:14:29.9 (0.1), mem = 2616.1M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    77|   371|    -1.80|    79|    79|    -0.13|     0|     0|     0|     0|    -2.54|  -295.35|       0|       0|       0|  0.65%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.21|  -164.32|      73|       0|       6|  0.67%| 0:00:00.0|  2689.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.21|  -164.32|       0|       0|       0|  0.67%| 0:00:00.0|  2689.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2689.5M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:28.3/0:14:30.6 (0.1), mem = 2626.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1765.1M, totSessionCpu=0:01:28 **

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:28.4/0:14:30.7 (0.1), mem = 2626.4M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.211  TNS Slack -164.319 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -2.211|-164.319|    0.67%|   0:00:00.0| 2645.5M|av_func_mode_max|  default| tetris[11]                          |
|  -1.671| -97.355|    0.67%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| score_valid                         |
|  -1.095| -86.468|    0.69%|   0:00:01.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.095| -86.468|    0.69%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.062| -79.173|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
|  -1.062| -78.692|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
|  -1.062| -78.692|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
|  -1.062| -78.692|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
|  -1.062| -78.553|    0.70%|   0:00:01.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
|  -1.036| -78.310|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.036| -78.310|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.036| -78.310|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.036| -78.065|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.036| -78.065|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
|  -1.014| -77.590|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[51]                          |
|  -1.014| -77.590|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[51]                          |
|  -0.943| -76.943|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
|  -0.943| -76.808|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
|  -0.943| -76.808|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
|  -0.943| -76.808|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
|  -0.942| -76.398|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[64]                          |
|  -0.942| -75.818|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[64]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2688.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2688.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.942  TNS Slack -75.818 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:32.5/0:14:34.8 (0.1), mem = 2626.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.942
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:01:32.6/0:14:34.9 (0.1), mem = 2645.2M
Reclaim Optimization WNS Slack -0.942  TNS Slack -75.818 Density 0.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.70%|        -|  -0.942| -75.818|   0:00:00.0| 2647.2M|
|    0.70%|        0|  -0.942| -75.818|   0:00:00.0| 2666.3M|
|    0.70%|        0|  -0.942| -75.818|   0:00:00.0| 2666.3M|
|    0.70%|       18|  -0.942| -75.818|   0:00:01.0| 2685.4M|
|    0.68%|      105|  -0.942| -75.733|   0:00:00.0| 2685.4M|
|    0.68%|       16|  -0.942| -75.733|   0:00:01.0| 2685.4M|
|    0.68%|        3|  -0.942| -75.733|   0:00:00.0| 2685.4M|
|    0.68%|        0|  -0.942| -75.733|   0:00:00.0| 2685.4M|
|    0.68%|        0|  -0.942| -75.733|   0:00:00.0| 2685.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.942  TNS Slack -75.733 Density 0.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:35.7/0:14:38.0 (0.1), mem = 2685.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2628.27M, totSessionCpu=0:01:36).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:01:35.8/0:14:38.1 (0.1), mem = 2628.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.370665e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.36 seconds, mem = 2662.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.213e+05 (1.11e+05 1.10e+05)
              Est.  stn bbox = 2.411e+05 (1.20e+05 1.21e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2644.7M
Iteration  9: Total net bbox = 2.178e+05 (1.10e+05 1.08e+05)
              Est.  stn bbox = 2.370e+05 (1.19e+05 1.18e+05)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2644.7M
Iteration 10: Total net bbox = 2.178e+05 (1.09e+05 1.09e+05)
              Est.  stn bbox = 2.371e+05 (1.18e+05 1.19e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 2680.4M
Iteration 11: Total net bbox = 2.201e+05 (1.11e+05 1.09e+05)
              Est.  stn bbox = 2.394e+05 (1.20e+05 1.20e+05)
              cpu = 0:00:13.1 real = 0:00:13.0 mem = 2806.7M
Iteration 12: Total net bbox = 2.222e+05 (1.12e+05 1.11e+05)
              Est.  stn bbox = 2.416e+05 (1.21e+05 1.21e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 2672.7M
Move report: Timing Driven Placement moves 1555 insts, mean move: 12.98 um, max move: 73.48 um 
	Max move on inst (FE_OFC164_C_tetris_18): (1926.96, 1878.80) --> (1935.33, 1813.69)

Finished Incremental Placement (cpu=0:00:19.6, real=0:00:20.0, mem=2672.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:56 mem=2672.7M) ***
Total net bbox length = 2.233e+05 (1.125e+05 1.108e+05) (ext = 1.561e+05)
Move report: Detail placement moves 1555 insts, mean move: 2.95 um, max move: 18.36 um 
	Max move on inst (CORE/U1522): (1699.86, 1853.30) --> (1696.32, 1838.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2672.7MB
Summary Report:
Instances move: 1555 (out of 1555 movable)
Instances flipped: 0
Mean displacement: 2.95 um
Max displacement: 18.36 um (Instance: CORE/U1522) (1699.86, 1853.3) -> (1696.32, 1838.48)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.209e+05 (1.100e+05 1.109e+05) (ext = 1.561e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2672.7MB
*** Finished refinePlace (0:01:56 mem=2672.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1570 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.328127e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2676.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2676.73 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2676.73 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2676.73 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2676.73 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5651
[NR-eGR] metal2  (2V) length: 1.077398e+05um, number of vias: 8003
[NR-eGR] metal3  (3H) length: 1.131664e+05um, number of vias: 825
[NR-eGR] metal4  (4V) length: 1.185515e+04um, number of vias: 162
[NR-eGR] metal5  (5H) length: 3.122030e+03um, number of vias: 5
[NR-eGR] metal6  (6V) length: 4.536000e+01um, number of vias: 0
[NR-eGR] Total length: 2.359287e+05um, number of vias: 14646
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.168930e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 2657.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:20.7, real=0:00:20.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2643.7M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1679 and nets=1662 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2649.742M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1753.2M, totSessionCpu=0:01:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2657.28)
Total number of fetched objects 1673
End delay calculation. (MEM=2665.7 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2665.7 CPU=0:00:00.3 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:22.8/0:00:22.8 (1.0), totSession cpu/real = 0:01:58.6/0:15:00.9 (0.1), mem = 2665.7M
*** Timing NOT met, worst failing slack is -0.947
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:01:58.7/0:15:01.0 (0.1), mem = 2681.7M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -75.521 Density 0.68
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.947|-75.491|
|reg2reg   |-0.015| -0.030|
|HEPG      |-0.015| -0.030|
|All Paths |-0.947|-75.521|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.015|   -0.947|  -0.030|  -75.521|    0.68%|   0:00:00.0| 2716.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_2_/D      |
|   0.015|   -0.947|   0.000|  -75.491|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/tetris_reg_68_/D               |
|   0.033|   -0.947|   0.000|  -75.491|    0.68%|   0:00:01.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.053|   -0.947|   0.000|  -75.491|    0.68%|   0:00:01.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.061|   -0.947|   0.000|  -75.491|    0.68%|   0:00:02.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.061|   -0.947|   0.000|  -75.491|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=2724.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.947|   -0.947| -75.491|  -75.491|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[64]                          |
|  -0.919|   -0.919| -74.341|  -74.341|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| score[0]                            |
|  -0.891|   -0.891| -73.600|  -73.600|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[70]                          |
|  -0.883|   -0.883| -73.136|  -73.136|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=2724.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:04.0 mem=2724.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -72.870 Density 0.68
*** Starting refinePlace (0:02:06 mem=2716.8M) ***
Total net bbox length = 2.209e+05 (1.099e+05 1.109e+05) (ext = 1.550e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2716.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2716.8MB
Summary Report:
Instances move: 0 (out of 1544 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.209e+05 (1.099e+05 1.109e+05) (ext = 1.550e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2716.8MB
*** Finished refinePlace (0:02:06 mem=2716.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2716.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2716.8M) ***
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -72.870 Density 0.68
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2716.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2716.8M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2716.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2716.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:05.0 mem=2716.8M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:02:06.2/0:15:08.5 (0.1), mem = 2654.7M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.883
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] : totSession cpu/real = 0:02:06.2/0:15:08.6 (0.1), mem = 2654.7M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -72.870 Density 0.68
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2675.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -71.850|  -71.850|    0.71%|   0:00:03.0| 2717.0M|av_func_mode_max|  default| tetris[55]                          |
|  -0.883|   -0.883| -71.825|  -71.825|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| tetris[55]                          |
|  -0.883|   -0.883| -71.813|  -71.813|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| tetris[55]                          |
|  -0.883|   -0.883| -71.735|  -71.735|    0.71%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -71.635|  -71.635|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
|  -0.883|   -0.883| -70.584|  -70.584|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
|  -0.883|   -0.883| -70.330|  -70.330|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -69.019|  -69.019|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -68.856|  -68.856|    0.71%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -68.427|  -68.427|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -68.113|  -68.113|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -67.957|  -67.957|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -67.812|  -67.812|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.883|   -0.883| -67.751|  -67.751|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -67.665|  -67.665|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -67.663|  -67.663|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
|  -0.883|   -0.883| -67.581|  -67.581|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -0.883|   -0.883| -67.478|  -67.478|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -67.405|  -67.405|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -0.883|   -0.883| -67.196|  -67.196|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -67.089|  -67.089|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.883|   -0.883| -67.041|  -67.041|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -67.039|  -67.039|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -66.982|  -66.982|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -66.964|  -66.964|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -66.925|  -66.925|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -66.883|  -66.883|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -66.631|  -66.631|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__1_/D  |
|  -0.883|   -0.883| -66.561|  -66.561|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
|  -0.883|   -0.883| -66.517|  -66.517|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -0.883|   -0.883| -66.412|  -66.412|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
|  -0.883|   -0.883| -66.341|  -66.341|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.883|   -0.883| -66.262|  -66.262|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.883|   -0.883| -66.200|  -66.200|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -0.883|   -0.883| -66.130|  -66.130|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -0.883|   -0.883| -66.122|  -66.122|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
|  -0.883|   -0.883| -66.012|  -66.012|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -0.883|   -0.883| -65.994|  -65.994|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -0.883|   -0.883| -65.994|  -65.994|    0.72%|   0:00:01.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
|  -0.883|   -0.883| -65.980|  -65.980|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/bottom_f_reg_2__0_/D           |
|  -0.883|   -0.883| -65.975|  -65.975|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/bottom_f_reg_2__0_/D           |
|  -0.883|   -0.883| -65.978|  -65.978|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=2736.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=2736.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.978|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-65.978|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.978 Density 0.72
*** Starting refinePlace (0:02:19 mem=2717.1M) ***
Total net bbox length = 2.211e+05 (1.101e+05 1.110e+05) (ext = 1.486e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2717.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 111 insts, mean move: 4.93 um, max move: 16.20 um 
	Max move on inst (CORE/FE_OCPC77_n1441): (1597.74, 1767.92) --> (1586.58, 1762.88)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.1MB
Summary Report:
Instances move: 111 (out of 1607 movable)
Instances flipped: 0
Mean displacement: 4.93 um
Max displacement: 16.20 um (Instance: CORE/FE_OCPC77_n1441) (1597.74, 1767.92) -> (1586.58, 1762.88)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1S
Total net bbox length = 2.216e+05 (1.104e+05 1.113e+05) (ext = 1.486e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.1MB
*** Finished refinePlace (0:02:19 mem=2720.1M) ***
*** maximum move = 16.20 um ***
*** Finished re-routing un-routed nets (2717.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2717.1M) ***
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.978 Density 0.72
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.978|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-65.978|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.4 real=0:00:11.0 mem=2717.1M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:13.3/0:00:13.3 (1.0), totSession cpu/real = 0:02:19.5/0:15:21.9 (0.2), mem = 2655.1M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:02:19.6/0:15:22.0 (0.2), mem = 2674.1M
Reclaim Optimization WNS Slack -0.883  TNS Slack -65.978 Density 0.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.72%|        -|  -0.883| -65.978|   0:00:00.0| 2674.1M|
|    0.72%|        0|  -0.883| -65.978|   0:00:00.0| 2693.2M|
|    0.72%|       11|  -0.883| -65.966|   0:00:00.0| 2712.3M|
|    0.71%|       78|  -0.883| -65.924|   0:00:01.0| 2712.3M|
|    0.71%|       16|  -0.883| -65.869|   0:00:00.0| 2712.3M|
|    0.71%|        0|  -0.883| -65.869|   0:00:00.0| 2712.3M|
|    0.71%|        0|  -0.883| -65.869|   0:00:00.0| 2712.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.869 Density 0.71
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:02:21 mem=2712.3M) ***
Total net bbox length = 2.216e+05 (1.103e+05 1.112e+05) (ext = 1.486e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2712.3MB
Summary Report:
Instances move: 0 (out of 1595 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.216e+05 (1.103e+05 1.112e+05) (ext = 1.486e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2712.3MB
*** Finished refinePlace (0:02:21 mem=2712.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2712.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2712.3M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:21.2/0:15:23.6 (0.2), mem = 2712.3M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2655.22M, totSessionCpu=0:02:21).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:02:21.2/0:15:23.6 (0.2), mem = 2655.2M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.87|       0|       0|       0|  0.71%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.87|       0|       0|       0|  0.71%| 0:00:00.0|  2674.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=2674.3M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:21.6/0:15:23.9 (0.2), mem = 2655.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -65.869 -> -65.869
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] : totSession cpu/real = 0:02:21.6/0:15:24.0 (0.2), mem = 2655.2M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.869 Density 0.71
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.869|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.869|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -65.869|  -65.869|    0.71%|   0:00:00.0| 2676.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:02.0| 2717.5M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
|  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:00.0| 2717.5M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=2717.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=2717.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.296 Density 0.71
*** Starting refinePlace (0:02:25 mem=2717.5M) ***
Total net bbox length = 2.216e+05 (1.103e+05 1.112e+05) (ext = 1.486e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:01.0, mem=2717.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:01.0)
Move report: Detail placement moves 9 insts, mean move: 3.53 um, max move: 9.30 um 
	Max move on inst (CORE/U1898): (1636.80, 1858.64) --> (1646.10, 1858.64)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.6MB
Summary Report:
Instances move: 9 (out of 1597 movable)
Instances flipped: 0
Mean displacement: 3.53 um
Max displacement: 9.30 um (Instance: CORE/U1898) (1636.8, 1858.64) -> (1646.1, 1858.64)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
Total net bbox length = 2.216e+05 (1.104e+05 1.113e+05) (ext = 1.486e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2720.6MB
*** Finished refinePlace (0:02:25 mem=2720.6M) ***
*** maximum move = 9.30 um ***
*** Finished re-routing un-routed nets (2717.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2717.6M) ***
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.296 Density 0.71
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2717.6M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:02:24.7/0:15:27.0 (0.2), mem = 2655.5M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] : totSession cpu/real = 0:02:24.7/0:15:27.1 (0.2), mem = 2655.5M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.296 Density 0.71
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:00.0| 2676.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:00.0| 2695.7M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2695.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2695.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2695.7M) ***

*** TnsOpt #3 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:02:25.3/0:15:27.6 (0.2), mem = 2655.6M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1721 and nets=1704 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2640.062M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2647.6)
Total number of fetched objects 1715
End delay calculation. (MEM=2663.29 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2663.29 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:26 mem=2663.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1699  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1612 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1611 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.335385e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        13( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               17( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2671.29 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1802.5M, totSessionCpu=0:02:26 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.883  | -0.000  | -0.883  |
|           TNS (ns):| -65.298 | -0.000  | -65.298 |
|    Violating Paths:|   95    |    1    |   94    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.707%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:09, mem = 1803.5M, totSessionCpu=0:02:27 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:08, real = 0:01:09, mem = 2583.6M **
*** Finished GigaPlace ***
*** place_opt_design #1 [finish] : cpu/real = 0:01:07.5/0:01:08.8 (1.0), totSession cpu/real = 0:02:26.6/0:15:30.2 (0.2), mem = 2583.6M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1743.9M, totSessionCpu=0:02:28 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                    preRoute
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -eng_copyNetPropToNewNet    true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeHoldViews                 { av_func_mode_min }
setOptMode -activeSetupViews                { av_func_mode_max }
setOptMode -autoSetupViews                  { av_func_mode_max}
setOptMode -autoTDGRSetupViews              { av_func_mode_max}
setOptMode -drcMargin                       0
setOptMode -fixCap                          true
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -fixTran                         true
setOptMode -optimizeFF                      true
setOptMode -setupTargetSlack                0
setPlaceMode -place_design_floorplan_mode   false
setPlaceMode -place_detail_preroute_as_obs  {5 6}
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           forcedIdeal
setAnalysisMode -usefulSkew                 true
setAnalysisMode -virtualIPO                 false

*** place_opt_design #2 [begin] : totSession cpu/real = 0:02:28.5/0:16:04.8 (0.2), mem = 2584.2M
*** Starting GigaPlace ***
*** GlobalPlace #2 [begin] : totSession cpu/real = 0:02:28.6/0:16:04.9 (0.2), mem = 2584.2M
*** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:28.6/0:16:04.9 (0.2), mem = 2584.2M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1744.0M, totSessionCpu=0:02:29 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #2 [begin] : totSession cpu/real = 0:02:28.6/0:16:04.9 (0.2), mem = 2584.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1748.6M, totSessionCpu=0:02:30 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2606.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1699  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1612 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1611 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.342794e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        17( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               20( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2648.33 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2648.33 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2648.33 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5741
[NR-eGR] metal2  (2V) length: 1.059881e+05um, number of vias: 8171
[NR-eGR] metal3  (3H) length: 1.123502e+05um, number of vias: 879
[NR-eGR] metal4  (4V) length: 1.377483e+04um, number of vias: 167
[NR-eGR] metal5  (5H) length: 5.285540e+03um, number of vias: 10
[NR-eGR] metal6  (6V) length: 1.663200e+02um, number of vias: 0
[NR-eGR] Total length: 2.375649e+05um, number of vias: 14968
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.251630e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 2605.81 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1721 and nets=1704 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2592.812M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2608.35)
Total number of fetched objects 1715
End delay calculation. (MEM=2616.77 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2616.77 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:33 mem=2616.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.881  |
|           TNS (ns):| -65.533 |
|    Violating Paths:|   99    |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.707%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1749.5M, totSessionCpu=0:02:33 **
*** InitOpt #2 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:02:33.1/0:16:09.3 (0.2), mem = 2584.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2584.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2584.0M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:02:33.2/0:16:09.5 (0.2), mem = 2584.0M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #2 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:35.3/0:16:11.6 (0.2), mem = 2649.0M

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:02:35.4/0:16:11.7 (0.2), mem = 2649.0M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.881  TNS Slack -65.533 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.881| -65.533|    0.71%|   0:00:00.0| 2668.1M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:01.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:01.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.506|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
|  -0.881| -65.506|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2711.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2711.3M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.881  TNS Slack -65.506 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:39.3/0:16:15.6 (0.2), mem = 2649.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.881
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:02:39.4/0:16:15.7 (0.2), mem = 2668.3M
Reclaim Optimization WNS Slack -0.881  TNS Slack -65.506 Density 0.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.71%|        -|  -0.881| -65.506|   0:00:00.0| 2670.3M|
|    0.71%|        0|  -0.881| -65.506|   0:00:00.0| 2689.4M|
|    0.71%|        0|  -0.881| -65.506|   0:00:00.0| 2689.4M|
|    0.71%|        1|  -0.881| -65.502|   0:00:00.0| 2708.5M|
|    0.71%|       17|  -0.881| -65.474|   0:00:00.0| 2708.5M|
|    0.70%|        1|  -0.881| -65.470|   0:00:00.0| 2708.5M|
|    0.70%|        0|  -0.881| -65.470|   0:00:00.0| 2708.5M|
|    0.70%|        0|  -0.881| -65.470|   0:00:00.0| 2708.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.881  TNS Slack -65.471 Density 0.70
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:41.5/0:16:17.8 (0.2), mem = 2708.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2651.42M, totSessionCpu=0:02:41).
*** IncrReplace #2 [begin] : totSession cpu/real = 0:02:41.6/0:16:17.8 (0.2), mem = 2651.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1700  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1613 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1612 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.335435e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2685.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.193e+05 (1.10e+05 1.09e+05)
              Est.  stn bbox = 2.382e+05 (1.19e+05 1.19e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2677.5M
Iteration  9: Total net bbox = 2.166e+05 (1.09e+05 1.08e+05)
              Est.  stn bbox = 2.352e+05 (1.18e+05 1.17e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2677.5M
Iteration 10: Total net bbox = 2.169e+05 (1.09e+05 1.08e+05)
              Est.  stn bbox = 2.356e+05 (1.18e+05 1.18e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 2691.2M
Iteration 11: Total net bbox = 2.191e+05 (1.10e+05 1.09e+05)
              Est.  stn bbox = 2.378e+05 (1.18e+05 1.19e+05)
              cpu = 0:00:11.4 real = 0:00:11.0 mem = 2815.5M
Iteration 12: Total net bbox = 2.214e+05 (1.11e+05 1.11e+05)
              Est.  stn bbox = 2.403e+05 (1.20e+05 1.21e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 2681.5M
Move report: Timing Driven Placement moves 1598 insts, mean move: 10.72 um, max move: 103.13 um 
	Max move on inst (FE_OCPC203_C_tetris_3): (1923.86, 1914.08) --> (1977.75, 1864.84)

Finished Incremental Placement (cpu=0:00:18.0, real=0:00:18.0, mem=2681.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:00 mem=2681.5M) ***
Total net bbox length = 2.224e+05 (1.116e+05 1.109e+05) (ext = 1.488e+05)
Move report: Detail placement moves 1598 insts, mean move: 3.05 um, max move: 18.08 um 
	Max move on inst (CORE/U1815): (1860.56, 1717.48) --> (1873.64, 1712.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2681.5MB
Summary Report:
Instances move: 1598 (out of 1598 movable)
Instances flipped: 0
Mean displacement: 3.05 um
Max displacement: 18.08 um (Instance: CORE/U1815) (1860.56, 1717.48) -> (1873.64, 1712.48)
	Length: 7 sites, height: 1 rows, site name: core_5040, cell type: OAI112HS
Total net bbox length = 2.201e+05 (1.091e+05 1.110e+05) (ext = 1.488e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2681.5MB
*** Finished refinePlace (0:03:00 mem=2681.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1700  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1613 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1612 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.317745e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2692.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2692.14 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2692.14 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2692.14 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5743
[NR-eGR] metal2  (2V) length: 1.077063e+05um, number of vias: 8144
[NR-eGR] metal3  (3H) length: 1.112061e+05um, number of vias: 787
[NR-eGR] metal4  (4V) length: 1.140506e+04um, number of vias: 141
[NR-eGR] metal5  (5H) length: 4.340870e+03um, number of vias: 10
[NR-eGR] metal6  (6V) length: 2.144800e+02um, number of vias: 0
[NR-eGR] Total length: 2.348727e+05um, number of vias: 14825
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.137270e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 2671.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:19.0, real=0:00:19.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2657.1M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1722 and nets=1705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2663.152M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1783.3M, totSessionCpu=0:03:02 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2678.69)
Total number of fetched objects 1716
End delay calculation. (MEM=2695.12 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2695.12 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:20.9/0:00:21.0 (1.0), totSession cpu/real = 0:03:02.5/0:16:38.8 (0.2), mem = 2695.1M
*** Timing NOT met, worst failing slack is -0.882
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:03:02.6/0:16:38.9 (0.2), mem = 2711.1M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.419 Density 0.70
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.380|
|reg2reg   |-0.026| -0.040|
|HEPG      |-0.026| -0.040|
|All Paths |-0.882|-65.419|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.026|   -0.882|  -0.040|  -65.419|    0.70%|   0:00:00.0| 2746.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.006|   -0.882|   0.000|  -65.378|    0.71%|   0:00:02.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.030|   -0.882|   0.000|  -65.378|    0.71%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.036|   -0.882|   0.000|  -65.378|    0.71%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.045|   -0.882|   0.000|  -65.378|    0.71%|   0:00:01.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.055|   -0.882|   0.000|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.055|   -0.882|   0.000|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=2792.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  default| tetris[29]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2792.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:03.0 mem=2792.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.378 Density 0.72
*** Starting refinePlace (0:03:09 mem=2746.4M) ***
Total net bbox length = 2.203e+05 (1.092e+05 1.111e+05) (ext = 1.488e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2746.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2746.4MB
Summary Report:
Instances move: 0 (out of 1608 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.203e+05 (1.092e+05 1.111e+05) (ext = 1.488e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2746.4MB
*** Finished refinePlace (0:03:09 mem=2746.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2746.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2746.4M) ***
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.378 Density 0.72
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2746.4M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2747.9M|av_func_mode_max|  default| tetris[29]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2747.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2747.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=2747.9M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:03:09.2/0:16:45.5 (0.2), mem = 2685.8M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.882
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #4 [begin] : totSession cpu/real = 0:03:09.2/0:16:45.5 (0.2), mem = 2685.8M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.378 Density 0.72
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2706.9M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882|   -0.882| -65.168|  -65.168|    0.72%|   0:00:04.0| 2767.2M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
|  -0.882|   -0.882| -65.139|  -65.139|    0.72%|   0:00:02.0| 2767.2M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
|  -0.882|   -0.882| -65.138|  -65.138|    0.72%|   0:00:00.0| 2767.2M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
|  -0.882|   -0.882| -65.137|  -65.137|    0.72%|   0:00:00.0| 2767.2M|av_func_mode_max|  default| CORE/bottom_f_reg_1__3_/D           |
|  -0.882|   -0.882| -65.138|  -65.138|    0.72%|   0:00:00.0| 2767.2M|av_func_mode_max|  default| tetris[29]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=2767.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=2767.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.138|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.138|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.138 Density 0.72
*** Starting refinePlace (0:03:17 mem=2748.2M) ***
Total net bbox length = 2.203e+05 (1.092e+05 1.111e+05) (ext = 1.487e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2748.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 65 insts, mean move: 4.44 um, max move: 16.74 um 
	Max move on inst (CORE/U1836): (1649.82, 1727.60) --> (1633.08, 1727.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2751.2MB
Summary Report:
Instances move: 65 (out of 1613 movable)
Instances flipped: 0
Mean displacement: 4.44 um
Max displacement: 16.74 um (Instance: CORE/U1836) (1649.82, 1727.6) -> (1633.08, 1727.6)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
Total net bbox length = 2.206e+05 (1.094e+05 1.112e+05) (ext = 1.487e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2751.2MB
*** Finished refinePlace (0:03:17 mem=2751.2M) ***
*** maximum move = 16.74 um ***
*** Finished re-routing un-routed nets (2748.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2748.2M) ***
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.138 Density 0.72
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.138|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.138|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:06.0 mem=2748.2M) ***

*** TnsOpt #4 [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:03:17.6/0:16:53.9 (0.2), mem = 2686.1M
End: GigaOpt Optimization in TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:03:17.6/0:16:54.0 (0.2), mem = 2705.2M
Reclaim Optimization WNS Slack -0.882  TNS Slack -65.138 Density 0.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.72%|        -|  -0.882| -65.138|   0:00:00.0| 2705.2M|
|    0.72%|        0|  -0.882| -65.138|   0:00:00.0| 2724.3M|
|    0.72%|        9|  -0.882| -65.138|   0:00:00.0| 2743.4M|
|    0.71%|       73|  -0.882| -65.143|   0:00:01.0| 2743.4M|
|    0.70%|        7|  -0.882| -65.143|   0:00:00.0| 2743.4M|
|    0.70%|        0|  -0.882| -65.143|   0:00:00.0| 2743.4M|
|    0.70%|        0|  -0.882| -65.143|   0:00:00.0| 2743.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.882  TNS Slack -65.143 Density 0.70
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:19 mem=2743.4M) ***
Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2743.4MB
Summary Report:
Instances move: 0 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2743.4MB
*** Finished refinePlace (0:03:19 mem=2743.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2743.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2743.4M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:19.1/0:16:55.4 (0.2), mem = 2743.4M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2686.29M, totSessionCpu=0:03:19).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:03:19.1/0:16:55.4 (0.2), mem = 2686.3M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.14|       0|       0|       0|  0.70%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.14|       0|       0|       0|  0.70%| 0:00:00.0|  2705.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2705.4M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:19.4/0:16:55.8 (0.2), mem = 2686.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -65.143 -> -65.143
Begin: GigaOpt TNS non-legal recovery
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #5 [begin] : totSession cpu/real = 0:03:19.5/0:16:55.8 (0.2), mem = 2686.3M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.143 Density 0.70
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.143|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.143|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.882|   -0.882| -65.143|  -65.143|    0.70%|   0:00:00.0| 2707.4M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882|   -0.882| -65.105|  -65.105|    0.71%|   0:00:02.0| 2748.6M|av_func_mode_max|  default| tetris[29]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2748.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=2748.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.105 Density 0.71
*** Starting refinePlace (0:03:22 mem=2748.6M) ***
Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2748.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 5.04 um, max move: 5.04 um 
	Max move on inst (CORE/U1411): (1618.82, 1868.72) --> (1618.82, 1863.68)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2751.6MB
Summary Report:
Instances move: 1 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 5.04 um
Max displacement: 5.04 um (Instance: CORE/U1411) (1618.82, 1868.72) -> (1618.82, 1863.68)
	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: NR2F
Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2751.6MB
*** Finished refinePlace (0:03:22 mem=2751.6M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (2748.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2748.6M) ***
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.105 Density 0.71
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2748.6M) ***

*** TnsOpt #5 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:03:22.3/0:16:58.6 (0.2), mem = 2686.6M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #6 [begin] : totSession cpu/real = 0:03:22.3/0:16:58.6 (0.2), mem = 2686.6M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.105 Density 0.71
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.882|   -0.882| -65.105|  -65.105|    0.71%|   0:00:00.0| 2707.6M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882|   -0.882| -65.105|  -65.105|    0.71%|   0:00:00.0| 2726.7M|av_func_mode_max|  default| tetris[29]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2726.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2726.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2726.7M) ***

*** TnsOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:22.8/0:16:59.2 (0.2), mem = 2686.6M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2671.133M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2678.67)
Total number of fetched objects 1722
End delay calculation. (MEM=2694.36 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2694.36 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:23 mem=2694.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.319912e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.36 sec, Curr Mem: 2702.36 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1825.8M, totSessionCpu=0:03:24 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.882  |  0.001  | -0.882  |
|           TNS (ns):| -65.103 |  0.000  | -65.103 |
|    Violating Paths:|   93    |    0    |   93    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.705%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1826.7M, totSessionCpu=0:03:24 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:56, real = 0:00:57, mem = 2620.6M **
*** Finished GigaPlace ***
*** place_opt_design #2 [finish] : cpu/real = 0:00:55.6/0:00:57.1 (1.0), totSession cpu/real = 0:03:24.1/0:17:01.8 (0.2), mem = 2620.6M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea false -simplifyNetlist false -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1766.9M, totSessionCpu=0:03:34 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -maxSkew                        false
setUsefulSkewMode -noBoundary                     false
setUsefulSkewMode -useCells                       {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -eng_copyNetPropToNewNet          true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { av_func_mode_min }
setOptMode -activeSetupViews                      { av_func_mode_max }
setOptMode -allEndPoints                          false
setOptMode -autoSetupViews                        { av_func_mode_max}
setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         true
setOptMode -fixTran                               true
setOptMode -holdTargetSlack                       0
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -optimizeFF                            true
setOptMode -powerEffort                           none
setOptMode -reclaimArea                           false
setOptMode -setupTargetSlack                      0
setOptMode -simplifyNetlist                       false
setOptMode -usefulSkew                            true
setPlaceMode -place_design_floorplan_mode         false
setPlaceMode -place_detail_preroute_as_obs        {5 6}
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #3 [begin] : totSession cpu/real = 0:03:34.5/0:20:44.7 (0.2), mem = 2621.2M
*** Starting GigaPlace ***
*** GlobalPlace #3 [begin] : totSession cpu/real = 0:03:34.6/0:20:44.8 (0.2), mem = 2621.2M
*** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:34.6/0:20:44.8 (0.2), mem = 2621.2M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1766.9M, totSessionCpu=0:03:35 **
*** InitOpt #3 [begin] : totSession cpu/real = 0:03:34.6/0:20:44.8 (0.2), mem = 2621.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1771.6M, totSessionCpu=0:03:36 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2643.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.328984e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2684.71 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2684.71 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2684.71 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5755
[NR-eGR] metal2  (2V) length: 1.083094e+05um, number of vias: 8241
[NR-eGR] metal3  (3H) length: 1.122524e+05um, number of vias: 781
[NR-eGR] metal4  (4V) length: 1.095510e+04um, number of vias: 153
[NR-eGR] metal5  (5H) length: 4.546350e+03um, number of vias: 6
[NR-eGR] metal6  (6V) length: 8.652000e+01um, number of vias: 0
[NR-eGR] Total length: 2.361497e+05um, number of vias: 14936
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.317330e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2640.20 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2628.195M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2643.73)
Total number of fetched objects 1722
End delay calculation. (MEM=2652.16 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2652.16 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:39 mem=2652.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.882  |
|           TNS (ns):| -65.648 |
|    Violating Paths:|   103   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.705%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1775.5M, totSessionCpu=0:03:39 **
*** InitOpt #3 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:38.8/0:20:49.0 (0.2), mem = 2620.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2620.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2620.4M) ***
The useful skew maximum allowed delay set by user is: 1

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:03:39.0/0:20:49.2 (0.2), mem = 2636.4M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.882  TNS Slack -65.648 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.882| -65.648|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:01.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:01.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
|  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2755.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2755.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.882  TNS Slack -65.166 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:03:43.1/0:20:53.3 (0.2), mem = 2687.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.882
*** Check timing (0:00:00.0)
*** IncrReplace #3 [begin] : totSession cpu/real = 0:03:43.2/0:20:53.4 (0.2), mem = 2687.4M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.319912e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        13( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 2724.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.209e+05 (1.11e+05 1.10e+05)
              Est.  stn bbox = 2.398e+05 (1.19e+05 1.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2709.3M
Iteration  9: Total net bbox = 2.178e+05 (1.09e+05 1.09e+05)
              Est.  stn bbox = 2.364e+05 (1.18e+05 1.19e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2709.3M
Iteration 10: Total net bbox = 2.164e+05 (1.08e+05 1.08e+05)
              Est.  stn bbox = 2.349e+05 (1.17e+05 1.18e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2719.9M
Iteration 11: Total net bbox = 2.184e+05 (1.09e+05 1.09e+05)
              Est.  stn bbox = 2.370e+05 (1.18e+05 1.19e+05)
              cpu = 0:00:07.1 real = 0:00:07.0 mem = 2844.3M
Iteration 12: Total net bbox = 2.209e+05 (1.10e+05 1.10e+05)
              Est.  stn bbox = 2.396e+05 (1.19e+05 1.20e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 2712.3M
Move report: Timing Driven Placement moves 1604 insts, mean move: 6.77 um, max move: 59.19 um 
	Max move on inst (FE_OCPC240_C_tetris_14): (1928.82, 1576.40) --> (1927.27, 1634.04)

Finished Incremental Placement (cpu=0:00:13.1, real=0:00:13.0, mem=2712.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:57 mem=2712.3M) ***
Total net bbox length = 2.219e+05 (1.113e+05 1.106e+05) (ext = 1.490e+05)
Move report: Detail placement moves 1604 insts, mean move: 2.94 um, max move: 20.19 um 
	Max move on inst (CORE/FE_RC_41_0): (1629.21, 1817.51) --> (1613.24, 1813.28)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2712.3MB
Summary Report:
Instances move: 1604 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 2.94 um
Max displacement: 20.19 um (Instance: CORE/FE_RC_41_0) (1629.21, 1817.51) -> (1613.24, 1813.28)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: OAI12HS
Total net bbox length = 2.195e+05 (1.087e+05 1.108e+05) (ext = 1.490e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2712.3MB
*** Finished refinePlace (0:03:57 mem=2712.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.309227e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2721.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2721.89 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2721.89 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2721.89 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5755
[NR-eGR] metal2  (2V) length: 1.059009e+05um, number of vias: 8068
[NR-eGR] metal3  (3H) length: 1.110376e+05um, number of vias: 851
[NR-eGR] metal4  (4V) length: 1.307241e+04um, number of vias: 152
[NR-eGR] metal5  (5H) length: 3.883170e+03um, number of vias: 13
[NR-eGR] metal6  (6V) length: 1.691200e+02um, number of vias: 0
[NR-eGR] Total length: 2.340631e+05um, number of vias: 14839
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.102130e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 2701.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:14.1, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2690.9M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2696.910M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1809.1M, totSessionCpu=0:03:59 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2712.45)
Total number of fetched objects 1722
End delay calculation. (MEM=2728.88 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2728.88 CPU=0:00:00.3 REAL=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:16.2/0:00:16.2 (1.0), totSession cpu/real = 0:03:59.4/0:21:09.6 (0.2), mem = 2728.9M
*** Timing NOT met, worst failing slack is -0.884
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 0:03:59.4/0:21:09.6 (0.2), mem = 2744.9M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.884 TNS Slack -65.182 Density 0.71
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.884|-65.144|
|reg2reg   |-0.029| -0.038|
|HEPG      |-0.029| -0.038|
|All Paths |-0.884|-65.182|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.029|   -0.884|  -0.038|  -65.182|    0.71%|   0:00:00.0| 2780.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.005|   -0.884|   0.000|  -65.144|    0.71%|   0:00:02.0| 2780.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.007|   -0.884|   0.000|  -65.144|    0.71%|   0:00:00.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.037|   -0.884|   0.000|  -65.144|    0.71%|   0:00:00.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.043|   -0.884|   0.000|  -65.144|    0.72%|   0:00:01.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.051|   -0.884|   0.000|  -65.144|    0.72%|   0:00:00.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.059|   -0.884|   0.000|  -65.144|    0.72%|   0:00:01.0| 2807.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.059|   -0.884|   0.000|  -65.144|    0.72%|   0:00:00.0| 2807.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=2807.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.884|   -0.884| -65.144|  -65.144|    0.72%|   0:00:00.0| 2807.0M|av_func_mode_max|  default| tetris[49]                          |
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2801.0M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2801.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=2801.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
*** Starting refinePlace (0:04:05 mem=2782.0M) ***
Total net bbox length = 2.200e+05 (1.091e+05 1.110e+05) (ext = 1.490e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2782.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2782.0MB
Summary Report:
Instances move: 0 (out of 1612 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.200e+05 (1.091e+05 1.110e+05) (ext = 1.490e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2782.0MB
*** Finished refinePlace (0:04:05 mem=2782.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2782.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2782.0M) ***
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2782.0M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:01.0| 2783.5M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2783.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2783.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=2783.5M) ***

*** WnsOpt #3 [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:04:05.8/0:21:16.0 (0.2), mem = 2721.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.883
*** Check timing (0:00:00.0)
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:04:05.9/0:21:16.1 (0.2), mem = 2719.5M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.10|       0|       0|       0|  0.72%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.10|       0|       0|       0|  0.72%| 0:00:00.0|  2742.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2742.6M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:04:07.6/0:21:17.8 (0.2), mem = 2723.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:08 mem=2723.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2723.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 61 insts, mean move: 4.22 um, max move: 10.08 um 
	Max move on inst (CORE/U1299): (1640.52, 1747.76) --> (1640.52, 1757.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2726.5MB
Summary Report:
Instances move: 61 (out of 1612 movable)
Instances flipped: 0
Mean displacement: 4.22 um
Max displacement: 10.08 um (Instance: CORE/U1299) (1640.52, 1747.76) -> (1640.52, 1757.84)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2726.5MB
*** Finished refinePlace (0:04:08 mem=2726.5M) ***
GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #7 [begin] : totSession cpu/real = 0:04:07.7/0:21:17.9 (0.2), mem = 2723.5M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2742.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2761.7M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2761.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2761.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2761.7M) ***

*** TnsOpt #7 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:08.2/0:21:18.5 (0.2), mem = 2721.6M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1736 and nets=1719 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2706.094M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2713.63)
Total number of fetched objects 1730
End delay calculation. (MEM=2729.32 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2729.32 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:04:09 mem=2729.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1714  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1627 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[NR-eGR] Layer group 2: route 1625 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.315074e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2737.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1843.3M, totSessionCpu=0:04:09 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.883  |  0.059  | -0.883  |
|           TNS (ns):| -65.097 |  0.000  | -65.097 |
|    Violating Paths:|   93    |    0    |   93    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.716%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1844.2M, totSessionCpu=0:04:09 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:35, real = 0:00:37, mem = 2653.6M **
*** Finished GigaPlace ***
*** place_opt_design #3 [finish] : cpu/real = 0:00:34.9/0:00:36.3 (1.0), totSession cpu/real = 0:04:09.4/0:21:21.0 (0.2), mem = 2653.6M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK} -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
<CMD> optDesign -preCTS -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.9M, totSessionCpu=0:04:11 **
Executing: place_opt_design -opt -incremental_timing 
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -maxSkew                        false
setUsefulSkewMode -noBoundary                     false
setUsefulSkewMode -useCells                       {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -eng_copyNetPropToNewNet          true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { av_func_mode_min }
setOptMode -activeSetupViews                      { av_func_mode_max }
setOptMode -allEndPoints                          false
setOptMode -autoSetupViews                        { av_func_mode_max}
setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                false
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               false
setOptMode -holdTargetSlack                       0
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -optimizeFF                            true
setOptMode -powerEffort                           none
setOptMode -reclaimArea                           true
setOptMode -setupTargetSlack                      0
setOptMode -simplifyNetlist                       true
setOptMode -usefulSkew                            true
setPlaceMode -place_design_floorplan_mode         false
setPlaceMode -place_detail_preroute_as_obs        {5 6}
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #4 [begin] : totSession cpu/real = 0:04:10.7/0:21:40.4 (0.2), mem = 2654.2M
*** Starting GigaPlace ***
*** GlobalPlace #4 [begin] : totSession cpu/real = 0:04:10.8/0:21:40.5 (0.2), mem = 2654.2M
*** GlobalPlace #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:10.8/0:21:40.5 (0.2), mem = 2654.2M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1789.0M, totSessionCpu=0:04:11 **
*** InitOpt #4 [begin] : totSession cpu/real = 0:04:10.8/0:21:40.5 (0.2), mem = 2654.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1793.6M, totSessionCpu=0:04:13 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2670.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.883  |
|           TNS (ns):| -65.097 |
|    Violating Paths:|   93    |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.716%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1789.6M, totSessionCpu=0:04:13 **
*** InitOpt #4 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:04:12.8/0:21:42.5 (0.2), mem = 2670.2M
** INFO : this run is activating incremental placeOpt flow
*** Starting optimizing excluded clock nets MEM= 2670.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2670.2M) ***
The useful skew maximum allowed delay set by user is: 1
*** IncrReplace #4 [begin] : totSession cpu/real = 0:04:12.8/0:21:42.5 (0.2), mem = 2670.2M
*** IncrReplace #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:12.8/0:21:42.5 (0.2), mem = 2670.2M
*** Timing NOT met, worst failing slack is -0.883
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #4 [begin] : totSession cpu/real = 0:04:12.9/0:21:42.6 (0.2), mem = 2670.2M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2791.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2791.6M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2791.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2791.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2791.6M) ***

*** WnsOpt #4 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:15.5/0:21:45.2 (0.2), mem = 2724.5M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.883
*** Check timing (0:00:00.0)
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:04:15.6/0:21:45.3 (0.2), mem = 2741.6M
Reclaim Optimization WNS Slack -0.883  TNS Slack -65.097 Density 0.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.72%|        -|  -0.883| -65.097|   0:00:00.0| 2745.6M|
|    0.72%|        0|  -0.883| -65.097|   0:00:00.0| 2764.7M|
|    0.71%|        7|  -0.883| -65.097|   0:00:00.0| 2785.8M|
|    0.70%|       63|  -0.883| -65.157|   0:00:00.0| 2785.8M|
|    0.70%|        5|  -0.883| -65.157|   0:00:00.0| 2785.8M|
|    0.70%|        0|  -0.883| -65.157|   0:00:00.0| 2785.8M|
|    0.70%|        0|  -0.883| -65.157|   0:00:00.0| 2785.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.157 Density 0.70
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:04:18 mem=2785.8M) ***
Total net bbox length = 2.201e+05 (1.091e+05 1.109e+05) (ext = 1.490e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.8MB
Summary Report:
Instances move: 0 (out of 1605 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.201e+05 (1.091e+05 1.109e+05) (ext = 1.490e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.8MB
*** Finished refinePlace (0:04:18 mem=2785.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2785.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2785.8M) ***
*** AreaOpt #5 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:18.1/0:21:47.9 (0.2), mem = 2785.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2728.72M, totSessionCpu=0:04:18).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:04:18.2/0:21:47.9 (0.2), mem = 2728.7M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.16|       0|       0|       0|  0.70%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.16|       0|       0|       0|  0.70%| 0:00:00.0|  2747.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2747.8M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:18.5/0:21:48.2 (0.2), mem = 2728.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:19 mem=2728.7M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2728.7MB
Summary Report:
Instances move: 0 (out of 1605 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2728.7MB
*** Finished refinePlace (0:04:19 mem=2728.7M) ***
GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #8 [begin] : totSession cpu/real = 0:04:18.6/0:21:48.3 (0.2), mem = 2728.7M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.157 Density 0.70
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.157|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.883|-65.157|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883|   -0.883| -65.157|  -65.157|    0.70%|   0:00:00.0| 2747.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883|   -0.883| -65.157|  -65.157|    0.70%|   0:00:01.0| 2766.9M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2766.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=2766.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.157|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.883|-65.157|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.157|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.883|-65.157|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2766.9M) ***

*** TnsOpt #8 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:19.2/0:21:48.9 (0.2), mem = 2726.8M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1729 and nets=1712 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2711.281M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2726.82)
Total number of fetched objects 1723
End delay calculation. (MEM=2735.24 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2735.24 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:20 mem=2735.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1707  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1620 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.314318e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2743.25 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1843.2M, totSessionCpu=0:04:20 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.883  |  0.003  | -0.883  |
|           TNS (ns):| -65.157 |  0.000  | -65.157 |
|    Violating Paths:|   94    |    0    |   94    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.703%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1844.0M, totSessionCpu=0:04:20 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2660.5M **
*** Finished GigaPlace ***
*** place_opt_design #4 [finish] : cpu/real = 0:00:09.7/0:00:11.0 (0.9), totSession cpu/real = 0:04:20.4/0:21:51.4 (0.2), mem = 2660.5M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1787.9M, totSessionCpu=0:04:21 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                          preRoute
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -maxSkew                        false
setUsefulSkewMode -noBoundary                     false
setUsefulSkewMode -useCells                       {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -eng_copyNetPropToNewNet          true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { av_func_mode_min }
setOptMode -activeSetupViews                      { av_func_mode_max }
setOptMode -allEndPoints                          false
setOptMode -autoSetupViews                        { av_func_mode_max}
setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
setOptMode -drcMargin                             0
setOptMode -effort                                high
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         true
setOptMode -fixTran                               true
setOptMode -holdTargetSlack                       0
setOptMode -leakageToDynamicRatio                 1
setOptMode -maxDensity                            0.95
setOptMode -optimizeFF                            true
setOptMode -powerEffort                           none
setOptMode -reclaimArea                           true
setOptMode -setupTargetSlack                      0
setOptMode -simplifyNetlist                       true
setOptMode -usefulSkew                            true
setPlaceMode -place_design_floorplan_mode         false
setPlaceMode -place_detail_preroute_as_obs        {5 6}
setAnalysisMode -analysisType                     single
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #5 [begin] : totSession cpu/real = 0:04:21.1/0:22:01.8 (0.2), mem = 2660.1M
*** Starting GigaPlace ***
*** GlobalPlace #5 [begin] : totSession cpu/real = 0:04:21.2/0:22:01.9 (0.2), mem = 2660.1M
*** GlobalPlace #5 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:21.2/0:22:01.9 (0.2), mem = 2660.1M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1787.9M, totSessionCpu=0:04:21 **
*** InitOpt #5 [begin] : totSession cpu/real = 0:04:21.3/0:22:02.0 (0.2), mem = 2660.1M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1792.6M, totSessionCpu=0:04:23 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2682.15 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1707  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1620 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.322734e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        16( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2723.59 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2723.59 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2723.59 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5762
[NR-eGR] metal2  (2V) length: 1.046422e+05um, number of vias: 8073
[NR-eGR] metal3  (3H) length: 1.113725e+05um, number of vias: 900
[NR-eGR] metal4  (4V) length: 1.294680e+04um, number of vias: 173
[NR-eGR] metal5  (5H) length: 4.956150e+03um, number of vias: 19
[NR-eGR] metal6  (6V) length: 1.625680e+03um, number of vias: 0
[NR-eGR] Total length: 2.355433e+05um, number of vias: 14927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.357790e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 2677.08 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1729 and nets=1712 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2666.078M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2681.62)
Total number of fetched objects 1723
End delay calculation. (MEM=2690.04 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2690.04 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:04:26 mem=2690.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.883  |
|           TNS (ns):| -65.561 |
|    Violating Paths:|   103   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.703%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1796.4M, totSessionCpu=0:04:26 **
*** InitOpt #5 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:04:25.6/0:22:06.3 (0.2), mem = 2657.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2657.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2657.3M) ***
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #3 [begin] : totSession cpu/real = 0:04:25.7/0:22:06.4 (0.2), mem = 2657.3M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #3 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:04:27.7/0:22:08.4 (0.2), mem = 2719.7M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:04:27.8/0:22:08.5 (0.2), mem = 2738.8M
Reclaim Optimization WNS Slack -0.883  TNS Slack -65.561 Density 0.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.70%|        -|  -0.883| -65.561|   0:00:00.0| 2738.8M|
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    0.70%|        0|  -0.883| -65.561|   0:00:00.0| 2777.0M|
|    0.70%|        1|  -0.883| -65.554|   0:00:00.0| 2779.0M|
|    0.70%|        6|  -0.883| -65.552|   0:00:00.0| 2779.0M|
|    0.70%|        0|  -0.883| -65.552|   0:00:00.0| 2779.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.552 Density 0.70
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
*** AreaOpt #6 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:30.0/0:22:10.7 (0.2), mem = 2779.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2719.90M, totSessionCpu=0:04:30).

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #4 [begin] : totSession cpu/real = 0:04:30.1/0:22:10.8 (0.2), mem = 2719.9M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.883  TNS Slack -65.552 
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.883| -65.552|    0.70%|   0:00:00.0| 2741.0M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:01.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:01.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
|  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
+--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2782.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2782.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.883  TNS Slack -65.232 
*** GlobalOpt #4 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:04:33.9/0:22:14.6 (0.2), mem = 2720.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.883
*** Check timing (0:00:00.0)
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:04:34.0/0:22:14.7 (0.2), mem = 2739.2M
Reclaim Optimization WNS Slack -0.883  TNS Slack -65.232 Density 0.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.70%|        -|  -0.883| -65.232|   0:00:00.0| 2741.2M|
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
|    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
|    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
|    0.70%|        7|  -0.883| -65.232|   0:00:00.0| 2779.4M|
|    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
|    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.232 Density 0.70
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #7 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:04:35.9/0:22:16.6 (0.2), mem = 2779.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2720.29M, totSessionCpu=0:04:36).
*** IncrReplace #5 [begin] : totSession cpu/real = 0:04:36.0/0:22:16.7 (0.2), mem = 2720.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_func_mode_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[NR-eGR] Layer group 2: route 1617 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.314217e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 2757.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  8: Total net bbox = 2.198e+05 (1.10e+05 1.10e+05)
              Est.  stn bbox = 2.385e+05 (1.19e+05 1.20e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2738.1M
Iteration  9: Total net bbox = 2.173e+05 (1.09e+05 1.08e+05)
              Est.  stn bbox = 2.358e+05 (1.18e+05 1.18e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2738.1M
Iteration 10: Total net bbox = 2.162e+05 (1.08e+05 1.08e+05)
              Est.  stn bbox = 2.346e+05 (1.17e+05 1.18e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2757.8M
Iteration 11: Total net bbox = 2.182e+05 (1.09e+05 1.09e+05)
              Est.  stn bbox = 2.368e+05 (1.18e+05 1.19e+05)
              cpu = 0:00:06.9 real = 0:00:07.0 mem = 2872.2M
Iteration 12: Total net bbox = 2.205e+05 (1.10e+05 1.10e+05)
              Est.  stn bbox = 2.392e+05 (1.19e+05 1.20e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2738.2M
Move report: Timing Driven Placement moves 1604 insts, mean move: 6.59 um, max move: 65.41 um 
	Max move on inst (CORE/FE_RC_84_0): (1695.08, 1813.28) --> (1659.06, 1783.89)

Finished Incremental Placement (cpu=0:00:12.2, real=0:00:12.0, mem=2738.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:49 mem=2738.2M) ***
Total net bbox length = 2.215e+05 (1.112e+05 1.103e+05) (ext = 1.492e+05)
Move report: Detail placement moves 1604 insts, mean move: 2.97 um, max move: 21.97 um 
	Max move on inst (CORE/U1418): (1757.20, 1817.77) --> (1739.72, 1813.28)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2738.2MB
Summary Report:
Instances move: 1604 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 2.97 um
Max displacement: 21.97 um (Instance: CORE/U1418) (1757.2, 1817.77) -> (1739.72, 1813.28)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: NR3
Total net bbox length = 2.192e+05 (1.087e+05 1.104e+05) (ext = 1.491e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2738.2MB
*** Finished refinePlace (0:04:49 mem=2738.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961440e+03um
[NR-eGR] Layer group 2: route 1617 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.302574e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        17( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               27( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 2748.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2748.78 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2748.78 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2748.78 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5760
[NR-eGR] metal2  (2V) length: 1.048168e+05um, number of vias: 8089
[NR-eGR] metal3  (3H) length: 1.094906e+05um, number of vias: 832
[NR-eGR] metal4  (4V) length: 1.234093e+04um, number of vias: 166
[NR-eGR] metal5  (5H) length: 5.273520e+03um, number of vias: 14
[NR-eGR] metal6  (6V) length: 1.571920e+03um, number of vias: 0
[NR-eGR] Total length: 2.334938e+05um, number of vias: 14861
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.049050e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 2729.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:13.3, real=0:00:14.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2717.8M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2723.793M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1832.0M, totSessionCpu=0:04:51 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2739.33)
Total number of fetched objects 1722
End delay calculation. (MEM=2755.76 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2755.76 CPU=0:00:00.3 REAL=0:00:01.0)
*** IncrReplace #5 [finish] : cpu/real = 0:00:15.4/0:00:15.4 (1.0), totSession cpu/real = 0:04:51.4/0:22:32.1 (0.2), mem = 2755.8M
*** Timing NOT met, worst failing slack is -0.885
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #5 [begin] : totSession cpu/real = 0:04:51.5/0:22:32.2 (0.2), mem = 2771.8M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.205 Density 0.70
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   |-0.016| -0.016|
|HEPG      |-0.016| -0.016|
|All Paths |-0.885|-65.205|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.016|   -0.885|  -0.016|  -65.205|    0.70%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.002|   -0.885|   0.000|  -65.189|    0.70%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
|   0.038|   -0.885|   0.000|  -65.189|    0.71%|   0:00:01.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
|   0.056|   -0.885|   0.000|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
|   0.056|   -0.885|   0.000|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2806.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2806.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2806.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.189 Density 0.71
*** Starting refinePlace (0:04:55 mem=2800.8M) ***
Total net bbox length = 2.196e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2800.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.8MB
Summary Report:
Instances move: 0 (out of 1610 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.196e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.8MB
*** Finished refinePlace (0:04:55 mem=2800.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2800.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2800.8M) ***
** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.189 Density 0.71
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:00.0| 2800.8M|av_func_mode_max|  default| tetris[28]                          |
|  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:01.0| 2802.3M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2802.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2802.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2802.3M) ***

*** WnsOpt #5 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:04:55.4/0:22:36.1 (0.2), mem = 2738.3M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.885
*** Check timing (0:00:00.0)
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:04:55.5/0:22:36.2 (0.2), mem = 2755.3M
Reclaim Optimization WNS Slack -0.885  TNS Slack -65.189 Density 0.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    0.71%|        -|  -0.885| -65.189|   0:00:00.0| 2759.4M|
|    0.71%|        0|  -0.885| -65.189|   0:00:00.0| 2778.4M|
|    0.71%|        5|  -0.885| -65.189|   0:00:01.0| 2797.5M|
|    0.70%|       54|  -0.885| -65.190|   0:00:00.0| 2797.5M|
|    0.70%|        2|  -0.885| -65.190|   0:00:00.0| 2797.5M|
|    0.70%|        0|  -0.885| -65.190|   0:00:00.0| 2797.5M|
|    0.70%|        0|  -0.885| -65.190|   0:00:00.0| 2797.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.885  TNS Slack -65.190 Density 0.70
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:04:58 mem=2797.5M) ***
Total net bbox length = 2.194e+05 (1.089e+05 1.105e+05) (ext = 1.491e+05)
Move report: Detail placement moves 17 insts, mean move: 4.45 um, max move: 8.76 um 
	Max move on inst (CORE/U1010): (1646.10, 1767.92) --> (1642.38, 1772.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.6MB
Summary Report:
Instances move: 17 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 4.45 um
Max displacement: 8.76 um (Instance: CORE/U1010) (1646.1, 1767.92) -> (1642.38, 1772.96)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
Total net bbox length = 2.195e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.6MB
*** Finished refinePlace (0:04:58 mem=2800.6M) ***
*** maximum move = 8.76 um ***
*** Finished re-routing un-routed nets (2797.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2797.6M) ***
*** AreaOpt #8 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:04:57.9/0:22:38.6 (0.2), mem = 2797.6M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2740.49M, totSessionCpu=0:04:58).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:04:57.9/0:22:38.6 (0.2), mem = 2740.5M
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -65.19|       0|       0|       0|  0.70%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -65.19|       0|       0|       0|  0.70%| 0:00:00.0|  2759.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2759.6M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:58.3/0:22:39.0 (0.2), mem = 2740.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:58 mem=2740.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2740.5MB
Summary Report:
Instances move: 0 (out of 1604 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2740.5MB
*** Finished refinePlace (0:04:58 mem=2740.5M) ***
GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
Info: 87 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #9 [begin] : totSession cpu/real = 0:04:58.4/0:22:39.1 (0.2), mem = 2740.5M
*info: 87 io nets excluded
Info: 78 top-level, potential tri-state nets excluded from IPO operation.
*info: 2 clock nets excluded
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.190 Density 0.70
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.190|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.885|-65.190|
+----------+------+-------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
|  -0.885|   -0.885| -65.190|  -65.190|    0.70%|   0:00:00.0| 2759.6M|av_func_mode_max|  default| tetris[28]                          |
|  -0.885|   -0.885| -65.190|  -65.190|    0.70%|   0:00:00.0| 2778.6M|av_func_mode_max|  default| tetris[28]                          |
+--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2778.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2778.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.190|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.885|-65.190|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.190|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.885|-65.190|
+----------+------+-------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal5 (z=5)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2778.6M) ***

*** TnsOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:58.9/0:22:39.6 (0.2), mem = 2738.6M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2721.055M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: CHIP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2738.35)
Total number of fetched objects 1722
End delay calculation. (MEM=2754.04 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2754.04 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:00 mem=2754.0M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Read 123380 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 6120
[NR-eGR] #PG Blockages       : 123380
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1619 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961440e+03um
[NR-eGR] Layer group 2: route 1617 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.305094e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        17( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               27( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.40 sec, Curr Mem: 2762.04 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1870.8M, totSessionCpu=0:05:00 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.885  |  0.002  | -0.885  |
|           TNS (ns):| -65.191 |  0.000  | -65.191 |
|    Violating Paths:|   93    |    0    |   93    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.699%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1871.6M, totSessionCpu=0:05:00 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:39, real = 0:00:41, mem = 2681.3M **
*** Finished GigaPlace ***
*** place_opt_design #5 [finish] : cpu/real = 0:00:39.0/0:00:40.3 (1.0), totSession cpu/real = 0:05:00.2/0:22:42.1 (0.2), mem = 2681.3M

--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 15:30:29 2024
  Total CPU time:     0:05:17
  Total real time:    0:23:07
  Peak memory (main): 1974.78MB


*** Memory Usage v#1 (Current mem = 2691.926M, initial mem = 284.375M) ***
*** Message Summary: 1290 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:05:02, real=0:23:06, mem=2691.9M) ---
