<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix'" level="0">
<item name = "Date">Mon Dec 16 19:00:31 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.673, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">34553, 34553, 34553, 34553, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">34552, 34552, 1234, -, -, 28, no</column>
<column name=" + Loop 1.1">1232, 1232, 44, -, -, 28, no</column>
<column name="  ++ Loop 1.1.1">42, 42, 14, -, -, 3, no</column>
<column name="   +++ Loop 1.1.1.1">12, 12, 4, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 223</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 15, 3</column>
<column name="Multiplexer">-, -, -, 98</column>
<column name="Register">-, -, 144, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_15s_16s_30_1_1_U6">network_mul_mul_15s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_0_w_1_U">depthwise_conv2d_fix_SeparableConv2D_0_w_1, 0, 15, 3, 9, 15, 1, 135</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="buffer_fu_366_p2">+, 0, 0, 23, 16, 16</column>
<column name="k_h_1_fu_220_p2">+, 0, 0, 10, 2, 1</column>
<column name="k_w_1_fu_303_p2">+, 0, 0, 10, 2, 1</column>
<column name="out_h_4_fu_162_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_4_fu_204_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp5_fu_313_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_74_fu_323_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp_76_fu_337_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_fu_248_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_s_fu_284_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp1_fu_278_p2">-, 0, 0, 13, 11, 11</column>
<column name="tmp3_fu_192_p2">-, 0, 0, 13, 11, 11</column>
<column name="tmp_73_fu_242_p2">-, 0, 0, 15, 5, 5</column>
<column name="exitcond1_fu_214_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond2_fu_198_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond3_fu_156_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond_fu_297_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="buffer6_reg_109">9, 2, 16, 32</column>
<column name="buffer_1_reg_133">9, 2, 16, 32</column>
<column name="k_h_reg_122">9, 2, 2, 4</column>
<column name="k_w_reg_145">9, 2, 2, 4</column>
<column name="out_h_reg_85">9, 2, 5, 10</column>
<column name="out_w_reg_97">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SeparableConv2D_0_w_5_reg_445">15, 0, 15, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="buffer6_reg_109">16, 0, 16, 0</column>
<column name="buffer_1_reg_133">16, 0, 16, 0</column>
<column name="input_load_reg_440">16, 0, 16, 0</column>
<column name="k_h_1_reg_407">2, 0, 2, 0</column>
<column name="k_h_reg_122">2, 0, 2, 0</column>
<column name="k_w_1_reg_425">2, 0, 2, 0</column>
<column name="k_w_reg_145">2, 0, 2, 0</column>
<column name="out_h_4_reg_381">5, 0, 5, 0</column>
<column name="out_h_reg_85">5, 0, 5, 0</column>
<column name="out_w_4_reg_394">5, 0, 5, 0</column>
<column name="out_w_reg_97">5, 0, 5, 0</column>
<column name="tmp1_reg_417">10, 0, 11, 1</column>
<column name="tmp3_reg_386">9, 0, 11, 2</column>
<column name="tmp_73_reg_412">5, 0, 5, 0</column>
<column name="tmp_80_reg_450">16, 0, 16, 0</column>
<column name="tmp_95_cast_reg_399">5, 0, 11, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
