Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,792
design__instance__area,11635.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002630436501931399
power__switching__total,0.000045394248445518315
power__leakage__total,0.000001185385031021724
power__total,0.0003096233122050762
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2650469918561808
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26501065980667243
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10308176826114311
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.429395864352504
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103082
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27446792837595796
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2726275116159863
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5970885621601122
timing__setup__ws__corner:nom_slow_1p08V_125C,12.578074049435346
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.597089
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2685271525587477
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26777872344110526
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2878288244769545
timing__setup__ws__corner:nom_typ_1p20V_25C,13.767155805039947
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287829
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2650469918561808
clock__skew__worst_setup,0.26501065980667243
timing__hold__ws,0.10308176826114311
timing__setup__ws,12.578074049435346
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103082
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,792
design__instance__area__stdcell,11635.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.402044
design__instance__utilization__stdcell,0.402044
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,30
design__instance__area__class:inverter,163.296
design__instance__count__class:sequential_cell,89
design__instance__area__class:sequential_cell,4198.52
design__instance__count__class:multi_input_combinational_cell,466
design__instance__area__class:multi_input_combinational_cell,4385.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,183
design__instance__area__class:timing_repair_buffer,2696.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,14792.1
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,144
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,893
route__net__special,2
route__drc_errors__iter:0,421
route__wirelength__iter:0,15846
route__drc_errors__iter:1,128
route__wirelength__iter:1,15623
route__drc_errors__iter:2,180
route__wirelength__iter:2,15654
route__drc_errors__iter:3,34
route__wirelength__iter:3,15525
route__drc_errors__iter:4,20
route__wirelength__iter:4,15519
route__drc_errors__iter:5,6
route__wirelength__iter:5,15524
route__drc_errors__iter:6,0
route__wirelength__iter:6,15524
route__drc_errors,0
route__wirelength,15524
route__vias,4395
route__vias__singlecut,4395
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,373.98
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,104
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,104
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,104
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,104
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000125208
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000122207
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000255718
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000122207
design_powergrid__voltage__worst,0.0000122207
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000125208
design_powergrid__drop__worst__net:VPWR,0.0000125208
design_powergrid__voltage__worst__net:VGND,0.0000122207
design_powergrid__drop__worst__net:VGND,0.0000122207
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000331000000000000007256239879793735525481679360382258892059326171875
ir__drop__worst,0.000012500000000000000599021700298241199789117672480642795562744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
