{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627938072665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627938072666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 02:31:12 2021 " "Processing started: Tue Aug 03 02:31:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627938072666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627938072666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627938072666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627938073168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FP-Structural " "Found design unit 1: D_FP-Structural" {  } { { "D_FP.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627938073862 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FP " "Found entity 1: D_FP" {  } { { "D_FP.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627938073862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627938073862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Structural " "Found design unit 1: part3-Structural" {  } { { "part3.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627938073864 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627938073864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627938073864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627938073952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FP D_FP:D1 " "Elaborating entity \"D_FP\" for hierarchy \"D_FP:D1\"" {  } { { "part3.vhd" "D1" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627938074081 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Qm " "Logic cell \"Qm\"" {  } { { "part3.vhd" "Qm" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938075166 ""} { "Info" "ISCL_SCL_CELL_NAME" "D_FP:D2\|R " "Logic cell \"D_FP:D2\|R\"" {  } { { "D_FP.vhd" "R" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938075166 ""} { "Info" "ISCL_SCL_CELL_NAME" "D_FP:D1\|R " "Logic cell \"D_FP:D1\|R\"" {  } { { "D_FP.vhd" "R" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938075166 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1627938075166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627938075549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938075549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627938075703 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627938075703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627938075703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627938075703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627938075751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 02:31:15 2021 " "Processing ended: Tue Aug 03 02:31:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627938075751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627938075751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627938075751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627938075751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627938077321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627938077323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 02:31:16 2021 " "Processing started: Tue Aug 03 02:31:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627938077323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627938077323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part3 -c part3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627938077323 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627938077479 ""}
{ "Info" "0" "" "Project  = part3" {  } {  } 0 0 "Project  = part3" 0 0 "Fitter" 0 0 1627938077480 ""}
{ "Info" "0" "" "Revision = part3" {  } {  } 0 0 "Revision = part3" 0 0 "Fitter" 0 0 1627938077480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1627938077551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part3 EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"part3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627938077561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627938077625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627938077625 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627938077725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627938077740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627938079020 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627938079063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627938079063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627938079063 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627938079063 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Pin Q1 not assigned to an exact location on the device" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { Q1 } } } { "part3.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 6 0 0 } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627938079487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Pin Q2 not assigned to an exact location on the device" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { Q2 } } } { "part3.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 6 0 0 } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627938079487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ClkD " "Pin ClkD not assigned to an exact location on the device" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { ClkD } } } { "part3.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 5 0 0 } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627938079487 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/qaurtus/quartus/bin64/pin_planner.ppl" { D } } } { "part3.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/part3.vhd" 5 0 0 } } { "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/softwares/qaurtus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627938079487 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1627938079487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part3.sdc " "Synopsys Design Constraints File file not found: 'part3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627938079907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627938079914 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1627938079921 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "D2\|Qa\|datab " "Node \"D2\|Qa\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079926 ""} { "Warning" "WSTA_SCC_NODE" "D2\|Qa\|combout " "Node \"D2\|Qa\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079926 ""} { "Warning" "WSTA_SCC_NODE" "D2\|Qb\|dataa " "Node \"D2\|Qb\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079926 ""} { "Warning" "WSTA_SCC_NODE" "D2\|Qb\|combout " "Node \"D2\|Qb\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079926 ""}  } { { "D_FP.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627938079926 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "D1\|Qa\|combout " "Node \"D1\|Qa\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079929 ""} { "Warning" "WSTA_SCC_NODE" "D1\|Qb\|dataa " "Node \"D1\|Qb\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079929 ""} { "Warning" "WSTA_SCC_NODE" "D1\|Qb\|combout " "Node \"D1\|Qb\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079929 ""} { "Warning" "WSTA_SCC_NODE" "D1\|Qa\|datab " "Node \"D1\|Qa\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938079929 ""}  } { { "D_FP.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1627938079929 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1627938079934 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627938079940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627938079948 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627938079948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627938079949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627938079950 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627938079951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627938079952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627938079952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627938079952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627938079953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1627938079953 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627938079953 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1627938079957 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1627938079957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627938079957 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627938079962 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1627938079962 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627938079962 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627938079985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627938084782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627938085104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627938085127 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627938085567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627938085568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627938085621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1627938087536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627938087536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627938087998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1627938088000 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1627938088000 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627938088000 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1627938088028 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627938088033 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627938088037 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627938088037 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1627938088037 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627938088234 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627938088249 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627938088435 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627938089056 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1627938089359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/output_files/part3.fit.smsg " "Generated suppressed messages file D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/output_files/part3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627938089572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627938089822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 02:31:29 2021 " "Processing ended: Tue Aug 03 02:31:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627938089822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627938089822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627938089822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627938089822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627938090842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627938090843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 02:31:30 2021 " "Processing started: Tue Aug 03 02:31:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627938090843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627938090843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part3 -c part3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627938090843 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627938094121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627938094324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627938095509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 02:31:35 2021 " "Processing ended: Tue Aug 03 02:31:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627938095509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627938095509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627938095509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627938095509 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627938096360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627938097032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627938097032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 02:31:36 2021 " "Processing started: Tue Aug 03 02:31:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627938097032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627938097032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part3 -c part3 " "Command: quartus_sta part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627938097032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1627938097102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627938097235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1627938097307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1627938097307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part3.sdc " "Synopsys Design Constraints File file not found: 'part3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1627938097460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1627938097461 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1627938097461 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "D2\|Qa\|datab " "Node \"D2\|Qa\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097462 ""} { "Warning" "WSTA_SCC_NODE" "D2\|Qa\|combout " "Node \"D2\|Qa\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097462 ""} { "Warning" "WSTA_SCC_NODE" "D2\|Qb\|datac " "Node \"D2\|Qb\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097462 ""} { "Warning" "WSTA_SCC_NODE" "D2\|Qb\|combout " "Node \"D2\|Qb\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097462 ""}  } { { "D_FP.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627938097462 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "D1\|Qa\|combout " "Node \"D1\|Qa\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097463 ""} { "Warning" "WSTA_SCC_NODE" "D1\|Qb\|datac " "Node \"D1\|Qb\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097463 ""} { "Warning" "WSTA_SCC_NODE" "D1\|Qb\|combout " "Node \"D1\|Qb\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097463 ""} { "Warning" "WSTA_SCC_NODE" "D1\|Qa\|datad " "Node \"D1\|Qa\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627938097463 ""}  } { { "D_FP.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 03/Part III/D_FP.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1627938097463 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1627938097464 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1627938097465 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1627938097474 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1627938097476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097566 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1627938097574 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1627938097576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1627938097587 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1627938097587 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1627938097588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1627938097968 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1627938097980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1627938098262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1627938098262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627938098329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 02:31:38 2021 " "Processing ended: Tue Aug 03 02:31:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627938098329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627938098329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627938098329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627938098329 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627938099039 ""}
