
*** Running xst
    with args -ifn mojo_top.xst -ofn mojo_top.srp -intstyle ise

Reading design: mojo_top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v" into library work
Parsing module <uart_tx>.
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v" Line 15. parameter declaration becomes local in uart_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v" Line 17. parameter declaration becomes local in uart_tx with formal parameter declaration list
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v" into library work
Parsing module <uart_rx>.
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v" Line 13. parameter declaration becomes local in uart_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v" Line 15. parameter declaration becomes local in uart_rx with formal parameter declaration list
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/hello_world_rom.v" into library work
Parsing module <hello_world_rom>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/cclk_detector.v" Line 11. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/greeter.v" into library work
Parsing module <greeter>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/avr_interface.v" into library work
Parsing module <avr_interface>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <avr_interface>.

Elaborating module <cclk_detector(CLK_FREQ=50000000)>.

Elaborating module <spi_slave(CPOL=0,CPHA=0)>.

Elaborating module <uart_rx(CLK_FREQ=50000000,BAUD=500000)>.

Elaborating module <uart_tx(CLK_FREQ=50000000,BAUD=500000)>.
WARNING:HDLCompiler:1127 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" Line 50: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" Line 51: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" Line 52: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <greeter>.

Elaborating module <hello_world_rom>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v".
INFO:Xst:3210 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" line 35: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" line 35: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" line 35: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/avr_interface.v".
        CLK_FREQ = 50000000
        BAUD = 500000
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 87
    Found 1-bit tristate buffer for signal <spi_miso> created at line 87
    Found 1-bit tristate buffer for signal <tx> created at line 87
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/cclk_detector.v".
        CLK_FREQ = 50000000
    Found 14-bit register for signal <M_ctr_q>.
    Found 14-bit adder for signal <M_ctr_q[13]_GND_3_o_add_3_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/spi_slave.v".
        CPOL = 0
        CPHA = 0
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_4_o_sub_3_OUT> created at line 50.
    Found 1-bit 8-to-1 multiplexer for signal <M_bit_ct_q[2]_M_data_q[7]_Mux_6_o> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v".
        CLK_FREQ = 50000000
        BAUD = 500000
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_5_o_add_2_OUT> created at line 51.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_5_o_add_8_OUT> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v".
        CLK_FREQ = 50000000
        BAUD = 500000
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_6_o_add_6_OUT> created at line 57.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_6_o_add_13_OUT> created at line 69.
    Found 1-bit 8-to-1 multiplexer for signal <M_bitCtr_q[2]_M_savedData_q[7]_Mux_10_o> created at line 65.
    Found 7-bit 4-to-1 multiplexer for signal <_n0100> created at line 25.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <greeter>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/greeter.v".
        NUM_LETTERS = 4'b1110
    Found 2-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_count_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_count_q[3]_GND_13_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <greeter> synthesized.

Synthesizing Unit <hello_world_rom>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/hello_world_rom.v".
        TEXT = 112'b0000110100001010001000010110010001101100011100100110111101010111001000000110111101101100011011000110010101001000
    Found 8-bit adder for signal <n0010> created at line 10.
    Found 7-bit subtractor for signal <GND_14_o_GND_14_o_sub_2_OUT<6:0>> created at line 10.
    Found 223-bit shifter logical right for signal <n0004> created at line 10
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <hello_world_rom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 14-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 25
 1-bit register                                        : 10
 10-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 3
 4-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 4
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 223-bit shifter logical right                         : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
# Counters                                             : 4
 14-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 223-bit shifter logical right                         : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <greeter/FSM_3> on signal <M_state_q[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top>.

Optimizing unit <mojo_top> ...

Optimizing unit <uart_tx> ...

Optimizing unit <spi_slave> ...

Optimizing unit <uart_rx> ...

Optimizing unit <greeter> ...
WARNING:Xst:1293 - FF/Latch <avr/uart_tx/M_savedData_q_7> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_done_reg_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_mosi_reg_q> of sequential type is unconnected in block <mojo_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top, actual ratio is 2.

Final Macro Processing ...

Processing Unit <mojo_top> :
	Found 3-bit shift register for signal <avr/M_block_q_2>.
Unit <mojo_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.888ns (Maximum Frequency: 204.583MHz)
   Minimum input arrival time before clock: 3.997ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 6.005ns

=========================================================================
