// Seed: 338275503
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  id_3(
      .id_0(id_2)
  );
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wor  id_2,
    input  wand id_3,
    output wor  id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7
  );
endmodule
module module_2 (
    input wand id_0,
    output tri1 id_1,
    output wand id_2,
    output tri id_3,
    input wire id_4,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output tri1 id_12,
    output wor id_13,
    input tri id_14,
    output wire id_15,
    input uwire id_16,
    output wand id_17,
    input tri0 id_18,
    output tri0 id_19,
    output tri id_20,
    input wor id_21,
    input supply1 id_22,
    output uwire id_23,
    input tri1 id_24,
    input wire id_25
);
  wire id_27;
  module_0(
      id_27, id_27
  );
endmodule
