# HELIX-MTRIG Changelog

* 6/14/18: Switched LVDS buffers to a combination of DS15BR400 (for powerdown capability) and FIN1101 (cost/power).
* 7/13/18: Near-final schematic...
* 7/24/18: Final schematic, layout complete.
* 7/30/18: Fix U2 footprint (top/bottom pins were wrong size).
           Move V5/V10 to topside for easier heatsinking.
           Add top layer ground pour around crystal shield.
           Fix U70/U68/R137/R139 refdes.
           Fix U76 refdes.
           Fix C47 refdes and a few missing FPGA decoupling cap labels.
* 8/10/18: Realign U68 to make Ian happy.
           Fix meanders in a few places where PADS is a pain in the neck.
           Fix a few 0402 resistor/cap spacings where they were too close (based on physical mock)
           Fix missing solder mask opening on bottom (based on physical mock)
           Add a copper pour near the front of the Mini-SAS HD connectors for the springs to make contact
           with (based on physical mock).
            
