

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:24:41 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.678 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      329|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|       50|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       50|      365|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_253_p2         |     *    |      0|  0|   8|           3|           3|
    |r_V_2_fu_330_p2         |     *    |      0|  0|   8|           3|           3|
    |r_V_4_fu_395_p2         |     *    |      0|  0|   8|           3|           3|
    |r_V_fu_172_p2           |     *    |      0|  0|   8|           3|           3|
    |add_ln1192_fu_372_p2    |     +    |      0|  0|  23|           9|           9|
    |ret_V_1_fu_208_p2       |     +    |      0|  0|  16|           9|           9|
    |ret_V_2_fu_232_p2       |     +    |      0|  0|  23|           9|           9|
    |ret_V_3_fu_378_p2       |     +    |      0|  0|  23|           9|           9|
    |ret_V_6_fu_455_p2       |     +    |      0|  0|  23|           9|           9|
    |r_V_3_fu_354_p2         |     -    |      0|  0|  12|           1|           4|
    |ret_V_4_fu_409_p2       |     -    |      0|  0|  23|           1|           8|
    |ret_V_5_fu_427_p2       |     -    |      0|  0|  23|           8|           8|
    |ret_V_fu_186_p2         |     -    |      0|  0|  15|           1|           8|
    |sub_ln1192_1_fu_283_p2  |     -    |      0|  0|  18|          11|          11|
    |sub_ln1192_2_fu_320_p2  |     -    |      0|  0|  23|           1|           9|
    |sub_ln1192_3_fu_348_p2  |     -    |      0|  0|  23|           9|           9|
    |sub_ln1192_4_fu_449_p2  |     -    |      0|  0|  23|           9|           9|
    |sub_ln1192_fu_226_p2    |     -    |      0|  0|  23|           9|           9|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |y_1_V                   |    xor   |      0|  0|   4|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 329|         111|         137|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|   48|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|   51|        102|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |x_V_ap_vld_preg  |   1|   0|    1|          0|
    |x_V_preg         |  48|   0|   48|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  50|   0|   50|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V           |  in |   48|   ap_vld   |      x_V     |    pointer   |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    3|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    3|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    3|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    3|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    3|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

