

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Thu Jan  7 00:23:04 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution_final
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.426 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   317992|   317992| 1.059 ms | 1.059 ms |  317992|  317992|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      320|      320|         2|          1|          1|   320|    yes   |
        |- Loop 2     |      320|      320|         2|          1|          1|   320|    yes   |
        |- Loop 3     |      320|      320|         2|          1|          1|   320|    yes   |
        |- Loop 4     |   315520|   315520|       986|          -|          -|   320|    no    |
        | + Loop 4.1  |      970|      970|        14|          3|          1|   320|    yes   |
        |- Loop 5     |     1503|     1503|       228|          4|          1|   320|    yes   |
        |- Loop 6     |      320|      320|         2|          1|          1|   320|    yes   |
        |- Loop 7     |      320|      320|         2|          1|          1|   320|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 3, depth = 14
  * Pipeline-4: initiation interval (II) = 4, depth = 228
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 272
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 3, D = 14, States = { 12 13 14 15 16 17 18 19 20 21 22 23 272 24 }
  Pipeline-4 : II = 4, D = 228, States = { 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 }
  Pipeline-5 : II = 1, D = 2, States = { 267 268 }
  Pipeline-6 : II = 1, D = 2, States = { 270 271 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 4 3 
3 --> 2 
4 --> 7 
5 --> 4 6 
6 --> 5 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 38 
11 --> 12 
12 --> 25 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 272 
24 --> 12 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 10 
38 --> 266 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 38 
266 --> 267 270 
267 --> 269 268 
268 --> 267 
269 --> 
270 --> 269 271 
271 --> 270 
272 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%t_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %t)" [src/kernel/cnn.h:120]   --->   Operation 272 'read' 't_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%flag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %flag)" [src/kernel/cnn.h:120]   --->   Operation 273 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%LSTM_cache_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_cache_V_offset)" [src/kernel/cnn.h:120]   --->   Operation 274 'read' 'LSTM_cache_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%LSTM_o_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_o_V_offset)" [src/kernel/cnn.h:120]   --->   Operation 275 'read' 'LSTM_o_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%LSTM_i_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_i_V_offset)" [src/kernel/cnn.h:120]   --->   Operation 276 'read' 'LSTM_i_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%LSTM_g_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_g_V_offset)" [src/kernel/cnn.h:120]   --->   Operation 277 'read' 'LSTM_g_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%LSTM_f_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_f_V_offset)" [src/kernel/cnn.h:120]   --->   Operation 278 'read' 'LSTM_f_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_66 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %LSTM_cache_V_offset_read, i11 0)" [src/kernel/cnn.h:120]   --->   Operation 279 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i18 %tmp_66 to i19" [src/kernel/cnn.h:120]   --->   Operation 280 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_67 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %LSTM_cache_V_offset_read, i9 0)" [src/kernel/cnn.h:120]   --->   Operation 281 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln203_242 = zext i16 %tmp_67 to i19" [src/kernel/cnn.h:120]   --->   Operation 282 'zext' 'zext_ln203_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.58ns)   --->   "%add_ln203 = add i19 %zext_ln203, %zext_ln203_242" [src/kernel/cnn.h:120]   --->   Operation 283 'add' 'add_ln203' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_68 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_o_V_offset_read, i8 0)" [src/kernel/cnn.h:59]   --->   Operation 284 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln203_243 = zext i15 %tmp_68 to i16" [src/kernel/cnn.h:59]   --->   Operation 285 'zext' 'zext_ln203_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_69 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_o_V_offset_read, i6 0)" [src/kernel/cnn.h:59]   --->   Operation 286 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln203_244 = zext i13 %tmp_69 to i16" [src/kernel/cnn.h:59]   --->   Operation 287 'zext' 'zext_ln203_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.58ns)   --->   "%add_ln203_96 = add i16 %zext_ln203_243, %zext_ln203_244" [src/kernel/cnn.h:59]   --->   Operation 288 'add' 'add_ln203_96' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_70 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_i_V_offset_read, i8 0)" [src/kernel/cnn.h:58]   --->   Operation 289 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln203_245 = zext i15 %tmp_70 to i16" [src/kernel/cnn.h:58]   --->   Operation 290 'zext' 'zext_ln203_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_71 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_i_V_offset_read, i6 0)" [src/kernel/cnn.h:58]   --->   Operation 291 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln203_246 = zext i13 %tmp_71 to i16" [src/kernel/cnn.h:58]   --->   Operation 292 'zext' 'zext_ln203_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.58ns)   --->   "%add_ln203_97 = add i16 %zext_ln203_245, %zext_ln203_246" [src/kernel/cnn.h:58]   --->   Operation 293 'add' 'add_ln203_97' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_72 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_g_V_offset_read, i8 0)" [src/kernel/cnn.h:57]   --->   Operation 294 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln203_247 = zext i15 %tmp_72 to i16" [src/kernel/cnn.h:57]   --->   Operation 295 'zext' 'zext_ln203_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_73 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_g_V_offset_read, i6 0)" [src/kernel/cnn.h:57]   --->   Operation 296 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln203_248 = zext i13 %tmp_73 to i16" [src/kernel/cnn.h:57]   --->   Operation 297 'zext' 'zext_ln203_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.58ns)   --->   "%add_ln203_98 = add i16 %zext_ln203_247, %zext_ln203_248" [src/kernel/cnn.h:57]   --->   Operation 298 'add' 'add_ln203_98' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_74 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_f_V_offset_read, i8 0)" [src/kernel/cnn.h:56]   --->   Operation 299 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln203_249 = zext i15 %tmp_74 to i16" [src/kernel/cnn.h:56]   --->   Operation 300 'zext' 'zext_ln203_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_75 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_f_V_offset_read, i6 0)" [src/kernel/cnn.h:56]   --->   Operation 301 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln203_250 = zext i13 %tmp_75 to i16" [src/kernel/cnn.h:56]   --->   Operation 302 'zext' 'zext_ln203_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.58ns)   --->   "%add_ln203_99 = add i16 %zext_ln203_249, %zext_ln203_250" [src/kernel/cnn.h:56]   --->   Operation 303 'add' 'add_ln203_99' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxo_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 304 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 305 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 306 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 307 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %who_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 308 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 309 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 310 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)"   --->   Operation 311 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%in_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:32]   --->   Operation 312 'alloca' 'in_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%c_prev_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:49]   --->   Operation 313 'alloca' 'c_prev_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%h_prev_V = alloca [320 x i16], align 2" [src/kernel/cnn.h:50]   --->   Operation 314 'alloca' 'h_prev_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i8 %flag_read to i7" [src/kernel/cnn.h:33]   --->   Operation 315 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.59ns)   --->   "%icmp_ln33 = icmp eq i7 %trunc_ln33, -17" [src/kernel/cnn.h:33]   --->   Operation 316 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader3484.preheader, label %.preheader3482.preheader" [src/kernel/cnn.h:33]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.40ns)   --->   "%sub_ln43 = sub i7 -54, %t_read" [src/kernel/cnn.h:43]   --->   Operation 318 'sub' 'sub_ln43' <Predicate = (!icmp_ln33)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %sub_ln43, i8 0)" [src/kernel/cnn.h:43]   --->   Operation 319 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln43_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %sub_ln43, i6 0)" [src/kernel/cnn.h:43]   --->   Operation 320 'bitconcatenate' 'shl_ln43_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.60ns)   --->   "br label %.preheader3482" [src/kernel/cnn.h:40]   --->   Operation 321 'br' <Predicate = (!icmp_ln33)> <Delay = 0.60>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %t_read, i8 0)" [src/kernel/cnn.h:37]   --->   Operation 322 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln37_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %t_read, i6 0)" [src/kernel/cnn.h:37]   --->   Operation 323 'bitconcatenate' 'shl_ln37_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.60ns)   --->   "br label %.preheader3484" [src/kernel/cnn.h:35]   --->   Operation 324 'br' <Predicate = (icmp_ln33)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%s1_0 = phi i9 [ %s_3, %2 ], [ 0, %.preheader3482.preheader ]"   --->   Operation 325 'phi' 's1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str105)"   --->   Operation 326 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.59ns)   --->   "%icmp_ln40 = icmp eq i9 %s1_0, -192" [src/kernel/cnn.h:40]   --->   Operation 327 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%empty_286 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 328 'speclooptripcount' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.51ns)   --->   "%s_3 = add i9 %s1_0, 1" [src/kernel/cnn.h:40]   --->   Operation 329 'add' 's_3' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader3481.preheader.loopexit, label %2" [src/kernel/cnn.h:40]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%s1_0_cast411 = zext i9 %s1_0 to i13" [src/kernel/cnn.h:40]   --->   Operation 331 'zext' 's1_0_cast411' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.54ns)   --->   "%add_ln43_1 = add i13 %shl_ln43_1, %s1_0_cast411" [src/kernel/cnn.h:43]   --->   Operation 332 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i13 %add_ln43_1 to i15" [src/kernel/cnn.h:43]   --->   Operation 333 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.58ns)   --->   "%add_ln43 = add i15 %zext_ln43_1, %shl_ln1" [src/kernel/cnn.h:43]   --->   Operation 334 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i15 %add_ln43 to i64" [src/kernel/cnn.h:43]   --->   Operation 335 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%x_V_addr_1 = getelementptr [24000 x i16]* %x_V, i64 0, i64 %zext_ln43_2" [src/kernel/cnn.h:43]   --->   Operation 336 'getelementptr' 'x_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 337 [2/2] (1.15ns)   --->   "%x_V_load_1 = load i16* %x_V_addr_1, align 2" [src/kernel/cnn.h:43]   --->   Operation 337 'load' 'x_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %s1_0 to i64" [src/kernel/cnn.h:43]   --->   Operation 338 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 339 [1/2] (1.15ns)   --->   "%x_V_load_1 = load i16* %x_V_addr_1, align 2" [src/kernel/cnn.h:43]   --->   Operation 339 'load' 'x_V_load_1' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%in_V_addr_1 = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln43" [src/kernel/cnn.h:43]   --->   Operation 340 'getelementptr' 'in_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (1.15ns)   --->   "store i16 %x_V_load_1, i16* %in_V_addr_1, align 2" [src/kernel/cnn.h:43]   --->   Operation 341 'store' <Predicate = (!icmp_ln40)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "br label %.preheader3482" [src/kernel/cnn.h:40]   --->   Operation 342 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "br label %.preheader3481.preheader"   --->   Operation 343 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader3481.preheader"   --->   Operation 344 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.60ns)   --->   "br label %.preheader3481" [src/kernel/cnn.h:52]   --->   Operation 345 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 1> <Delay = 2.28>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%s_0 = phi i9 [ %s, %1 ], [ 0, %.preheader3484.preheader ]"   --->   Operation 346 'phi' 's_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str104)"   --->   Operation 347 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.59ns)   --->   "%icmp_ln35 = icmp eq i9 %s_0, -192" [src/kernel/cnn.h:35]   --->   Operation 348 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 349 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.51ns)   --->   "%s = add i9 %s_0, 1" [src/kernel/cnn.h:35]   --->   Operation 350 'add' 's' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader3481.preheader.loopexit330, label %1" [src/kernel/cnn.h:35]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%s_0_cast412 = zext i9 %s_0 to i13" [src/kernel/cnn.h:35]   --->   Operation 352 'zext' 's_0_cast412' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.54ns)   --->   "%add_ln37_1 = add i13 %shl_ln37_1, %s_0_cast412" [src/kernel/cnn.h:37]   --->   Operation 353 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i13 %add_ln37_1 to i15" [src/kernel/cnn.h:37]   --->   Operation 354 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.58ns)   --->   "%add_ln37 = add i15 %zext_ln37_1, %shl_ln" [src/kernel/cnn.h:37]   --->   Operation 355 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i15 %add_ln37 to i64" [src/kernel/cnn.h:37]   --->   Operation 356 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [24000 x i16]* %x_V, i64 0, i64 %zext_ln37_2" [src/kernel/cnn.h:37]   --->   Operation 357 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 358 [2/2] (1.15ns)   --->   "%x_V_load = load i16* %x_V_addr, align 2" [src/kernel/cnn.h:37]   --->   Operation 358 'load' 'x_V_load' <Predicate = (!icmp_ln35)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 6 <SV = 2> <Delay = 2.31>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i9 %s_0 to i64" [src/kernel/cnn.h:37]   --->   Operation 359 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 360 [1/2] (1.15ns)   --->   "%x_V_load = load i16* %x_V_addr, align 2" [src/kernel/cnn.h:37]   --->   Operation 360 'load' 'x_V_load' <Predicate = (!icmp_ln35)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln37" [src/kernel/cnn.h:37]   --->   Operation 361 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (1.15ns)   --->   "store i16 %x_V_load, i16* %in_V_addr, align 2" [src/kernel/cnn.h:37]   --->   Operation 362 'store' <Predicate = (!icmp_ln35)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "br label %.preheader3484" [src/kernel/cnn.h:35]   --->   Operation 363 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.76>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%k_0 = phi i9 [ %k, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ 0, %.preheader3481.preheader ]"   --->   Operation 364 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str106)"   --->   Operation 365 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp eq i9 %k_0, -192" [src/kernel/cnn.h:52]   --->   Operation 366 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%empty_287 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 367 'speclooptripcount' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.51ns)   --->   "%k = add i9 %k_0, 1" [src/kernel/cnn.h:52]   --->   Operation 368 'add' 'k' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.preheader3480.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i" [src/kernel/cnn.h:52]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %k_0 to i64" [src/kernel/cnn.h:54]   --->   Operation 370 'zext' 'zext_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln203_251 = zext i9 %k_0 to i16" [src/kernel/cnn.h:56]   --->   Operation 371 'zext' 'zext_ln203_251' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.60ns)   --->   "%add_ln203_100 = add i16 %add_ln203_99, %zext_ln203_251" [src/kernel/cnn.h:56]   --->   Operation 372 'add' 'add_ln203_100' <Predicate = (!icmp_ln52)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln203_252 = zext i16 %add_ln203_100 to i64" [src/kernel/cnn.h:56]   --->   Operation 373 'zext' 'zext_ln203_252' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%LSTM_f_V_addr = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln203_252" [src/kernel/cnn.h:56]   --->   Operation 374 'getelementptr' 'LSTM_f_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.60ns)   --->   "%add_ln203_101 = add i16 %add_ln203_98, %zext_ln203_251" [src/kernel/cnn.h:57]   --->   Operation 375 'add' 'add_ln203_101' <Predicate = (!icmp_ln52)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln203_253 = zext i16 %add_ln203_101 to i64" [src/kernel/cnn.h:57]   --->   Operation 376 'zext' 'zext_ln203_253' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%LSTM_g_V_addr = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln203_253" [src/kernel/cnn.h:57]   --->   Operation 377 'getelementptr' 'LSTM_g_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.60ns)   --->   "%add_ln203_102 = add i16 %add_ln203_97, %zext_ln203_251" [src/kernel/cnn.h:58]   --->   Operation 378 'add' 'add_ln203_102' <Predicate = (!icmp_ln52)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln203_254 = zext i16 %add_ln203_102 to i64" [src/kernel/cnn.h:58]   --->   Operation 379 'zext' 'zext_ln203_254' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%LSTM_i_V_addr = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln203_254" [src/kernel/cnn.h:58]   --->   Operation 380 'getelementptr' 'LSTM_i_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.60ns)   --->   "%add_ln203_103 = add i16 %add_ln203_96, %zext_ln203_251" [src/kernel/cnn.h:59]   --->   Operation 381 'add' 'add_ln203_103' <Predicate = (!icmp_ln52)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln203_255 = zext i16 %add_ln203_103 to i64" [src/kernel/cnn.h:59]   --->   Operation 382 'zext' 'zext_ln203_255' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%LSTM_o_V_addr = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln203_255" [src/kernel/cnn.h:59]   --->   Operation 383 'getelementptr' 'LSTM_o_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%c_next_V_addr = getelementptr [320 x i16]* %c_next_V, i64 0, i64 %zext_ln54" [src/kernel/cnn.h:54]   --->   Operation 384 'getelementptr' 'c_next_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 385 [2/2] (1.15ns)   --->   "%c_next_V_load = load i16* %c_next_V_addr, align 2" [src/kernel/cnn.h:54]   --->   Operation 385 'load' 'c_next_V_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%h_next_V_addr11 = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln54" [src/kernel/cnn.h:55]   --->   Operation 386 'getelementptr' 'h_next_V_addr11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 387 [2/2] (1.15ns)   --->   "%h_next_V_load = load i16* %h_next_V_addr11, align 2" [src/kernel/cnn.h:55]   --->   Operation 387 'load' 'h_next_V_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_7 : Operation 388 [1/1] (1.15ns)   --->   "store i16 0, i16* %LSTM_f_V_addr, align 2" [src/kernel/cnn.h:56]   --->   Operation 388 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_7 : Operation 389 [1/1] (1.15ns)   --->   "store i16 0, i16* %LSTM_g_V_addr, align 2" [src/kernel/cnn.h:57]   --->   Operation 389 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_7 : Operation 390 [1/1] (1.15ns)   --->   "store i16 0, i16* %LSTM_i_V_addr, align 2" [src/kernel/cnn.h:58]   --->   Operation 390 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_7 : Operation 391 [1/1] (1.15ns)   --->   "store i16 0, i16* %LSTM_o_V_addr, align 2" [src/kernel/cnn.h:59]   --->   Operation 391 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 8 <SV = 4> <Delay = 2.31>
ST_8 : Operation 392 [1/2] (1.15ns)   --->   "%c_next_V_load = load i16* %c_next_V_addr, align 2" [src/kernel/cnn.h:54]   --->   Operation 392 'load' 'c_next_V_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%c_prev_V_addr = getelementptr [320 x i16]* %c_prev_V, i64 0, i64 %zext_ln54" [src/kernel/cnn.h:54]   --->   Operation 393 'getelementptr' 'c_prev_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (1.15ns)   --->   "store i16 %c_next_V_load, i16* %c_prev_V_addr, align 2" [src/kernel/cnn.h:54]   --->   Operation 394 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_8 : Operation 395 [1/2] (1.15ns)   --->   "%h_next_V_load = load i16* %h_next_V_addr11, align 2" [src/kernel/cnn.h:55]   --->   Operation 395 'load' 'h_next_V_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%h_prev_V_addr = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln54" [src/kernel/cnn.h:55]   --->   Operation 396 'getelementptr' 'h_prev_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (1.15ns)   --->   "store i16 %h_next_V_load, i16* %h_prev_V_addr, align 2" [src/kernel/cnn.h:55]   --->   Operation 397 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "br label %.preheader3481" [src/kernel/cnn.h:52]   --->   Operation 398 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.60>
ST_9 : Operation 399 [1/1] (0.60ns)   --->   "br label %.preheader3480" [src/kernel/cnn.h:62]   --->   Operation 399 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 5> <Delay = 1.15>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%k4_0 = phi i9 [ %k_2, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader3480.preheader ]"   --->   Operation 400 'phi' 'k4_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.59ns)   --->   "%icmp_ln62 = icmp eq i9 %k4_0, -192" [src/kernel/cnn.h:62]   --->   Operation 401 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 402 'speclooptripcount' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 403 [1/1] (0.51ns)   --->   "%k_2 = add i9 %k4_0, 1" [src/kernel/cnn.h:62]   --->   Operation 403 'add' 'k_2' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.preheader3478.preheader, label %.preheader3479.preheader" [src/kernel/cnn.h:62]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i9 %k4_0 to i64" [src/kernel/cnn.h:66]   --->   Operation 405 'zext' 'zext_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%in_V_addr_2 = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln66" [src/kernel/cnn.h:66]   --->   Operation 406 'getelementptr' 'in_V_addr_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_10 : Operation 407 [2/2] (1.15ns)   --->   "%in_V_load = load i16* %in_V_addr_2, align 2" [src/kernel/cnn.h:66]   --->   Operation 407 'load' 'in_V_load' <Predicate = (!icmp_ln62)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%h_prev_V_addr_1 = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln66" [src/kernel/cnn.h:67]   --->   Operation 408 'getelementptr' 'h_prev_V_addr_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_10 : Operation 409 [2/2] (1.15ns)   --->   "%h_prev_V_load = load i16* %h_prev_V_addr_1, align 2" [src/kernel/cnn.h:67]   --->   Operation 409 'load' 'h_prev_V_load' <Predicate = (!icmp_ln62)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_10 : Operation 410 [1/1] (0.60ns)   --->   "br label %.preheader3478" [src/kernel/cnn.h:87]   --->   Operation 410 'br' <Predicate = (icmp_ln62)> <Delay = 0.60>

State 11 <SV = 6> <Delay = 1.15>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %k4_0 to i16" [src/kernel/cnn.h:80]   --->   Operation 411 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (0.60ns)   --->   "%add_ln1265 = add i16 %zext_ln1265, %add_ln203_99" [src/kernel/cnn.h:80]   --->   Operation 412 'add' 'add_ln1265' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i16 %add_ln1265 to i64" [src/kernel/cnn.h:80]   --->   Operation 413 'zext' 'zext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%LSTM_f_V_addr_2 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln1265_1" [src/kernel/cnn.h:80]   --->   Operation 414 'getelementptr' 'LSTM_f_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 415 [1/1] (0.60ns)   --->   "%add_ln1265_1 = add i16 %zext_ln1265, %add_ln203_98" [src/kernel/cnn.h:81]   --->   Operation 415 'add' 'add_ln1265_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i16 %add_ln1265_1 to i64" [src/kernel/cnn.h:81]   --->   Operation 416 'zext' 'zext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%LSTM_g_V_addr_1 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln1265_2" [src/kernel/cnn.h:81]   --->   Operation 417 'getelementptr' 'LSTM_g_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.60ns)   --->   "%add_ln1265_2 = add i16 %zext_ln1265, %add_ln203_97" [src/kernel/cnn.h:82]   --->   Operation 418 'add' 'add_ln1265_2' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i16 %add_ln1265_2 to i64" [src/kernel/cnn.h:82]   --->   Operation 419 'zext' 'zext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%LSTM_i_V_addr_1 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln1265_3" [src/kernel/cnn.h:82]   --->   Operation 420 'getelementptr' 'LSTM_i_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.60ns)   --->   "%add_ln1265_3 = add i16 %zext_ln1265, %add_ln203_96" [src/kernel/cnn.h:83]   --->   Operation 421 'add' 'add_ln1265_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i16 %add_ln1265_3 to i64" [src/kernel/cnn.h:83]   --->   Operation 422 'zext' 'zext_ln1265_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/1] (0.00ns)   --->   "%LSTM_o_V_addr_1 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln1265_4" [src/kernel/cnn.h:83]   --->   Operation 423 'getelementptr' 'LSTM_o_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %k4_0, i8 0)" [src/kernel/cnn.h:66]   --->   Operation 424 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln66_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %k4_0, i6 0)" [src/kernel/cnn.h:66]   --->   Operation 425 'bitconcatenate' 'shl_ln66_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 426 [1/2] (1.15ns)   --->   "%in_V_load = load i16* %in_V_addr_2, align 2" [src/kernel/cnn.h:66]   --->   Operation 426 'load' 'in_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%r_V_18 = sext i16 %in_V_load to i32" [src/kernel/cnn.h:66]   --->   Operation 427 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/2] (1.15ns)   --->   "%h_prev_V_load = load i16* %h_prev_V_addr_1, align 2" [src/kernel/cnn.h:67]   --->   Operation 428 'load' 'h_prev_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%r_V_20 = sext i16 %h_prev_V_load to i32" [src/kernel/cnn.h:67]   --->   Operation 429 'sext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (0.60ns)   --->   "br label %.preheader3479" [src/kernel/cnn.h:64]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.60>

State 12 <SV = 7> <Delay = 2.33>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%s5_0 = phi i9 [ %s_12, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader3479.preheader ]"   --->   Operation 431 'phi' 's5_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str107)"   --->   Operation 432 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.59ns)   --->   "%icmp_ln64 = icmp eq i9 %s5_0, -192" [src/kernel/cnn.h:64]   --->   Operation 433 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 434 'speclooptripcount' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.51ns)   --->   "%s_12 = add i9 %s5_0, 1" [src/kernel/cnn.h:64]   --->   Operation 435 'add' 's_12' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv" [src/kernel/cnn.h:64]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%s5_0_cast408 = zext i9 %s5_0 to i15" [src/kernel/cnn.h:64]   --->   Operation 437 'zext' 's5_0_cast408' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.58ns)   --->   "%add_ln66_1 = add i15 %shl_ln66_1, %s5_0_cast408" [src/kernel/cnn.h:66]   --->   Operation 438 'add' 'add_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i15 %add_ln66_1 to i17" [src/kernel/cnn.h:66]   --->   Operation 439 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.59ns)   --->   "%add_ln66 = add i17 %zext_ln66_1, %shl_ln2" [src/kernel/cnn.h:66]   --->   Operation 440 'add' 'add_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i17 %add_ln66 to i64" [src/kernel/cnn.h:66]   --->   Operation 441 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (0.00ns)   --->   "%wxf_V_addr = getelementptr [102400 x i16]* %wxf_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:66]   --->   Operation 442 'getelementptr' 'wxf_V_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 443 [3/3] (1.15ns)   --->   "%wxf_V_load = load i16* %wxf_V_addr, align 2" [src/kernel/cnn.h:66]   --->   Operation 443 'load' 'wxf_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%wxg_V_addr = getelementptr [102400 x i16]* %wxg_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:69]   --->   Operation 444 'getelementptr' 'wxg_V_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 445 [3/3] (1.15ns)   --->   "%wxg_V_load = load i16* %wxg_V_addr, align 2" [src/kernel/cnn.h:69]   --->   Operation 445 'load' 'wxg_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%wxi_V_addr31 = getelementptr [102400 x i16]* %wxi_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:72]   --->   Operation 446 'getelementptr' 'wxi_V_addr31' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 447 [3/3] (1.15ns)   --->   "%wxi_V_load = load i16* %wxi_V_addr31, align 2" [src/kernel/cnn.h:72]   --->   Operation 447 'load' 'wxi_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%whi_V_addr = getelementptr [102400 x i16]* %whi_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:73]   --->   Operation 448 'getelementptr' 'whi_V_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 449 [3/3] (1.15ns)   --->   "%whi_V_load = load i16* %whi_V_addr, align 2" [src/kernel/cnn.h:73]   --->   Operation 449 'load' 'whi_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%wxo_V_addr = getelementptr [102400 x i16]* %wxo_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:75]   --->   Operation 450 'getelementptr' 'wxo_V_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 451 [3/3] (1.15ns)   --->   "%wxo_V_load = load i16* %wxo_V_addr, align 2" [src/kernel/cnn.h:75]   --->   Operation 451 'load' 'wxo_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "br label %.preheader3479" [src/kernel/cnn.h:64]   --->   Operation 452 'br' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.15>
ST_13 : Operation 453 [2/3] (1.15ns)   --->   "%wxf_V_load = load i16* %wxf_V_addr, align 2" [src/kernel/cnn.h:66]   --->   Operation 453 'load' 'wxf_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_13 : Operation 454 [2/3] (1.15ns)   --->   "%wxg_V_load = load i16* %wxg_V_addr, align 2" [src/kernel/cnn.h:69]   --->   Operation 454 'load' 'wxg_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_13 : Operation 455 [2/3] (1.15ns)   --->   "%wxi_V_load = load i16* %wxi_V_addr31, align 2" [src/kernel/cnn.h:72]   --->   Operation 455 'load' 'wxi_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_13 : Operation 456 [2/3] (1.15ns)   --->   "%whi_V_load = load i16* %whi_V_addr, align 2" [src/kernel/cnn.h:73]   --->   Operation 456 'load' 'whi_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_13 : Operation 457 [2/3] (1.15ns)   --->   "%wxo_V_load = load i16* %wxo_V_addr, align 2" [src/kernel/cnn.h:75]   --->   Operation 457 'load' 'wxo_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 14 <SV = 9> <Delay = 1.69>
ST_14 : Operation 458 [1/3] (1.15ns)   --->   "%wxf_V_load = load i16* %wxf_V_addr, align 2" [src/kernel/cnn.h:66]   --->   Operation 458 'load' 'wxf_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wxf_V_load to i32" [src/kernel/cnn.h:66]   --->   Operation 459 'sext' 'sext_ln1118' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 460 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18" [src/kernel/cnn.h:66]   --->   Operation 460 'mul' 'r_V_28' <Predicate = (!icmp_ln64)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 461 [1/3] (1.15ns)   --->   "%wxg_V_load = load i16* %wxg_V_addr, align 2" [src/kernel/cnn.h:69]   --->   Operation 461 'load' 'wxg_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %wxg_V_load to i32" [src/kernel/cnn.h:69]   --->   Operation 462 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 463 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8" [src/kernel/cnn.h:69]   --->   Operation 463 'mul' 'r_V_30' <Predicate = (!icmp_ln64)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 464 [1/3] (1.15ns)   --->   "%wxi_V_load = load i16* %wxi_V_addr31, align 2" [src/kernel/cnn.h:72]   --->   Operation 464 'load' 'wxi_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %wxi_V_load to i32" [src/kernel/cnn.h:72]   --->   Operation 465 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 466 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10" [src/kernel/cnn.h:72]   --->   Operation 466 'mul' 'r_V_32' <Predicate = (!icmp_ln64)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 467 [1/3] (1.15ns)   --->   "%whi_V_load = load i16* %whi_V_addr, align 2" [src/kernel/cnn.h:73]   --->   Operation 467 'load' 'whi_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_14 : Operation 468 [1/3] (1.15ns)   --->   "%wxo_V_load = load i16* %wxo_V_addr, align 2" [src/kernel/cnn.h:75]   --->   Operation 468 'load' 'wxo_V_load' <Predicate = (!icmp_ln64)> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 15 <SV = 10> <Delay = 1.76>
ST_15 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i9 %s5_0 to i16" [src/kernel/cnn.h:66]   --->   Operation 469 'zext' 'zext_ln1265_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 470 [1/1] (0.60ns)   --->   "%add_ln1265_4 = add i16 %add_ln203_99, %zext_ln1265_5" [src/kernel/cnn.h:66]   --->   Operation 470 'add' 'add_ln1265_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1265_6 = zext i16 %add_ln1265_4 to i64" [src/kernel/cnn.h:66]   --->   Operation 471 'zext' 'zext_ln1265_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%LSTM_f_V_addr_3 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln1265_6" [src/kernel/cnn.h:66]   --->   Operation 472 'getelementptr' 'LSTM_f_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.60ns)   --->   "%add_ln1265_5 = add i16 %add_ln203_98, %zext_ln1265_5" [src/kernel/cnn.h:69]   --->   Operation 473 'add' 'add_ln1265_5' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln1265_7 = zext i16 %add_ln1265_5 to i64" [src/kernel/cnn.h:69]   --->   Operation 474 'zext' 'zext_ln1265_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%LSTM_g_V_addr_2 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln1265_7" [src/kernel/cnn.h:69]   --->   Operation 475 'getelementptr' 'LSTM_g_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.60ns)   --->   "%add_ln1265_6 = add i16 %add_ln203_97, %zext_ln1265_5" [src/kernel/cnn.h:72]   --->   Operation 476 'add' 'add_ln1265_6' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i16 %add_ln1265_6 to i64" [src/kernel/cnn.h:72]   --->   Operation 477 'zext' 'zext_ln1265_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%LSTM_i_V_addr_2 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln1265_8" [src/kernel/cnn.h:72]   --->   Operation 478 'getelementptr' 'LSTM_i_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.60ns)   --->   "%add_ln1265_7 = add i16 %add_ln203_96, %zext_ln1265_5" [src/kernel/cnn.h:75]   --->   Operation 479 'add' 'add_ln1265_7' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1265_9 = zext i16 %add_ln1265_7 to i64" [src/kernel/cnn.h:75]   --->   Operation 480 'zext' 'zext_ln1265_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%LSTM_o_V_addr_2 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln1265_9" [src/kernel/cnn.h:75]   --->   Operation 481 'getelementptr' 'LSTM_o_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 482 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18" [src/kernel/cnn.h:66]   --->   Operation 482 'mul' 'r_V_28' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 483 [2/2] (1.15ns)   --->   "%p_Val2_179 = load i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:66]   --->   Operation 483 'load' 'p_Val2_179' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%whf_V_addr = getelementptr [102400 x i16]* %whf_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:67]   --->   Operation 484 'getelementptr' 'whf_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [3/3] (1.15ns)   --->   "%whf_V_load = load i16* %whf_V_addr, align 2" [src/kernel/cnn.h:67]   --->   Operation 485 'load' 'whf_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_15 : Operation 486 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8" [src/kernel/cnn.h:69]   --->   Operation 486 'mul' 'r_V_30' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 487 [2/2] (1.15ns)   --->   "%p_Val2_197 = load i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:69]   --->   Operation 487 'load' 'p_Val2_197' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%whg_V_addr = getelementptr [102400 x i16]* %whg_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:70]   --->   Operation 488 'getelementptr' 'whg_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [3/3] (1.15ns)   --->   "%whg_V_load = load i16* %whg_V_addr, align 2" [src/kernel/cnn.h:70]   --->   Operation 489 'load' 'whg_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_15 : Operation 490 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10" [src/kernel/cnn.h:72]   --->   Operation 490 'mul' 'r_V_32' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 491 [2/2] (1.15ns)   --->   "%p_Val2_211 = load i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:72]   --->   Operation 491 'load' 'p_Val2_211' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i16 %wxo_V_load to i32" [src/kernel/cnn.h:75]   --->   Operation 492 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12" [src/kernel/cnn.h:75]   --->   Operation 493 'mul' 'r_V_34' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 494 [2/2] (1.15ns)   --->   "%p_Val2_221 = load i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:75]   --->   Operation 494 'load' 'p_Val2_221' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%who_V_addr = getelementptr [102400 x i16]* %who_V, i64 0, i64 %zext_ln66_2" [src/kernel/cnn.h:76]   --->   Operation 495 'getelementptr' 'who_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [3/3] (1.15ns)   --->   "%who_V_load = load i16* %who_V_addr, align 2" [src/kernel/cnn.h:76]   --->   Operation 496 'load' 'who_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 16 <SV = 11> <Delay = 1.15>
ST_16 : Operation 497 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18" [src/kernel/cnn.h:66]   --->   Operation 497 'mul' 'r_V_28' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 498 [1/2] (1.15ns)   --->   "%p_Val2_179 = load i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:66]   --->   Operation 498 'load' 'p_Val2_179' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_16 : Operation 499 [2/3] (1.15ns)   --->   "%whf_V_load = load i16* %whf_V_addr, align 2" [src/kernel/cnn.h:67]   --->   Operation 499 'load' 'whf_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_16 : Operation 500 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8" [src/kernel/cnn.h:69]   --->   Operation 500 'mul' 'r_V_30' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 501 [1/2] (1.15ns)   --->   "%p_Val2_197 = load i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:69]   --->   Operation 501 'load' 'p_Val2_197' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_16 : Operation 502 [2/3] (1.15ns)   --->   "%whg_V_load = load i16* %whg_V_addr, align 2" [src/kernel/cnn.h:70]   --->   Operation 502 'load' 'whg_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_16 : Operation 503 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10" [src/kernel/cnn.h:72]   --->   Operation 503 'mul' 'r_V_32' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 504 [1/2] (1.15ns)   --->   "%p_Val2_211 = load i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:72]   --->   Operation 504 'load' 'p_Val2_211' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %whi_V_load to i32" [src/kernel/cnn.h:73]   --->   Operation 505 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11" [src/kernel/cnn.h:73]   --->   Operation 506 'mul' 'r_V_33' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 507 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12" [src/kernel/cnn.h:75]   --->   Operation 507 'mul' 'r_V_34' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 508 [1/2] (1.15ns)   --->   "%p_Val2_221 = load i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:75]   --->   Operation 508 'load' 'p_Val2_221' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_16 : Operation 509 [2/3] (1.15ns)   --->   "%who_V_load = load i16* %who_V_addr, align 2" [src/kernel/cnn.h:76]   --->   Operation 509 'load' 'who_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 17 <SV = 12> <Delay = 1.67>
ST_17 : Operation 510 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18" [src/kernel/cnn.h:66]   --->   Operation 510 'mul' 'r_V_28' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 511 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_179, i12 0)" [src/kernel/cnn.h:66]   --->   Operation 511 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i28 %lhs_V_4 to i32" [src/kernel/cnn.h:66]   --->   Operation 512 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 513 [1/1] (0.66ns)   --->   "%ret_V = add i32 %sext_ln728, %r_V_28" [src/kernel/cnn.h:66]   --->   Operation 513 'add' 'ret_V' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 514 [1/1] (0.00ns)   --->   "%p_Result_188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 31)" [src/kernel/cnn.h:66]   --->   Operation 514 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 515 [1/1] (0.00ns)   --->   "%p_Val2_182 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 12, i32 27)" [src/kernel/cnn.h:66]   --->   Operation 515 'partselect' 'p_Val2_182' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node carry_21)   --->   "%p_Result_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 27)" [src/kernel/cnn.h:66]   --->   Operation 516 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_28, i32 11)" [src/kernel/cnn.h:66]   --->   Operation 517 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln415_8 = zext i1 %tmp_380 to i16" [src/kernel/cnn.h:66]   --->   Operation 518 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 519 [1/1] (0.60ns)   --->   "%p_Val2_183 = add i16 %zext_ln415_8, %p_Val2_182" [src/kernel/cnn.h:66]   --->   Operation 519 'add' 'p_Val2_183' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node carry_21)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_183, i32 15)" [src/kernel/cnn.h:66]   --->   Operation 520 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node carry_21)   --->   "%xor_ln416_18 = xor i1 %tmp_381, true" [src/kernel/cnn.h:66]   --->   Operation 521 'xor' 'xor_ln416_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 522 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_21 = and i1 %p_Result_189, %xor_ln416_18" [src/kernel/cnn.h:66]   --->   Operation 522 'and' 'carry_21' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 523 [1/1] (0.00ns)   --->   "%p_Result_190 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_183, i32 15)" [src/kernel/cnn.h:66]   --->   Operation 523 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V, i32 29, i32 31)" [src/kernel/cnn.h:66]   --->   Operation 524 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 525 [1/1] (0.49ns)   --->   "%Range2_all_ones = icmp eq i3 %tmp_23, -1" [src/kernel/cnn.h:66]   --->   Operation 525 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V, i32 28, i32 31)" [src/kernel/cnn.h:66]   --->   Operation 526 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 527 [1/1] (0.65ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_24, -1" [src/kernel/cnn.h:66]   --->   Operation 527 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 528 [1/1] (0.65ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_24, 0" [src/kernel/cnn.h:66]   --->   Operation 528 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_21, i1 %Range1_all_ones, i1 %Range1_all_zeros" [src/kernel/cnn.h:66]   --->   Operation 529 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 28)" [src/kernel/cnn.h:66]   --->   Operation 530 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779_5 = xor i1 %tmp_383, true" [src/kernel/cnn.h:66]   --->   Operation 531 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779_5" [src/kernel/cnn.h:66]   --->   Operation 532 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_21, i1 %and_ln779, i1 %Range1_all_ones" [src/kernel/cnn.h:66]   --->   Operation 533 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785_11 = xor i1 %deleted_zeros, true" [src/kernel/cnn.h:66]   --->   Operation 534 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785_5 = or i1 %p_Result_190, %xor_ln785_11" [src/kernel/cnn.h:66]   --->   Operation 535 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785_12 = xor i1 %p_Result_188, true" [src/kernel/cnn.h:66]   --->   Operation 536 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785_5, %xor_ln785_12" [src/kernel/cnn.h:66]   --->   Operation 537 'and' 'overflow' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 538 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_190, %deleted_ones" [src/kernel/cnn.h:66]   --->   Operation 538 'and' 'and_ln786' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 539 [1/3] (1.15ns)   --->   "%whf_V_load = load i16* %whf_V_addr, align 2" [src/kernel/cnn.h:67]   --->   Operation 539 'load' 'whf_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_17 : Operation 540 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8" [src/kernel/cnn.h:69]   --->   Operation 540 'mul' 'r_V_30' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%lhs_V_8 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_197, i12 0)" [src/kernel/cnn.h:69]   --->   Operation 541 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i28 %lhs_V_8 to i32" [src/kernel/cnn.h:69]   --->   Operation 542 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 543 [1/1] (0.66ns)   --->   "%ret_V_6 = add i32 %r_V_30, %sext_ln728_4" [src/kernel/cnn.h:69]   --->   Operation 543 'add' 'ret_V_6' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/1] (0.00ns)   --->   "%p_Result_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_6, i32 31)" [src/kernel/cnn.h:69]   --->   Operation 544 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 545 [1/1] (0.00ns)   --->   "%p_Val2_200 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_6, i32 12, i32 27)" [src/kernel/cnn.h:69]   --->   Operation 545 'partselect' 'p_Val2_200' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node carry_25)   --->   "%p_Result_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_6, i32 27)" [src/kernel/cnn.h:69]   --->   Operation 546 'bitselect' 'p_Result_195' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_30, i32 11)" [src/kernel/cnn.h:69]   --->   Operation 547 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln415_10 = zext i1 %tmp_396 to i16" [src/kernel/cnn.h:69]   --->   Operation 548 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (0.60ns)   --->   "%p_Val2_201 = add i16 %p_Val2_200, %zext_ln415_10" [src/kernel/cnn.h:69]   --->   Operation 549 'add' 'p_Val2_201' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node carry_25)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_201, i32 15)" [src/kernel/cnn.h:69]   --->   Operation 550 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node carry_25)   --->   "%xor_ln416_20 = xor i1 %tmp_397, true" [src/kernel/cnn.h:69]   --->   Operation 551 'xor' 'xor_ln416_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_25 = and i1 %p_Result_195, %xor_ln416_20" [src/kernel/cnn.h:69]   --->   Operation 552 'and' 'carry_25' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 553 [1/1] (0.00ns)   --->   "%p_Result_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_201, i32 15)" [src/kernel/cnn.h:69]   --->   Operation 553 'bitselect' 'p_Result_196' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_6, i32 29, i32 31)" [src/kernel/cnn.h:69]   --->   Operation 554 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.49ns)   --->   "%Range2_all_ones_28 = icmp eq i3 %tmp_27, -1" [src/kernel/cnn.h:69]   --->   Operation 555 'icmp' 'Range2_all_ones_28' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_6, i32 28, i32 31)" [src/kernel/cnn.h:69]   --->   Operation 556 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 557 [1/1] (0.65ns)   --->   "%Range1_all_ones_27 = icmp eq i4 %tmp_28, -1" [src/kernel/cnn.h:69]   --->   Operation 557 'icmp' 'Range1_all_ones_27' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 558 [1/1] (0.65ns)   --->   "%Range1_all_zeros_20 = icmp eq i4 %tmp_28, 0" [src/kernel/cnn.h:69]   --->   Operation 558 'icmp' 'Range1_all_zeros_20' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%deleted_zeros_11 = select i1 %carry_25, i1 %Range1_all_ones_27, i1 %Range1_all_zeros_20" [src/kernel/cnn.h:69]   --->   Operation 559 'select' 'deleted_zeros_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_6, i32 28)" [src/kernel/cnn.h:69]   --->   Operation 560 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%xor_ln779_7 = xor i1 %tmp_399, true" [src/kernel/cnn.h:69]   --->   Operation 561 'xor' 'xor_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_28, %xor_ln779_7" [src/kernel/cnn.h:69]   --->   Operation 562 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%deleted_ones_18 = select i1 %carry_25, i1 %and_ln779_3, i1 %Range1_all_ones_27" [src/kernel/cnn.h:69]   --->   Operation 563 'select' 'deleted_ones_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%xor_ln785_18 = xor i1 %deleted_zeros_11, true" [src/kernel/cnn.h:69]   --->   Operation 564 'xor' 'xor_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%or_ln785_7 = or i1 %p_Result_196, %xor_ln785_18" [src/kernel/cnn.h:69]   --->   Operation 565 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node overflow_18)   --->   "%xor_ln785_19 = xor i1 %p_Result_194, true" [src/kernel/cnn.h:69]   --->   Operation 566 'xor' 'xor_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 567 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_18 = and i1 %or_ln785_7, %xor_ln785_19" [src/kernel/cnn.h:69]   --->   Operation 567 'and' 'overflow_18' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 568 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %p_Result_196, %deleted_ones_18" [src/kernel/cnn.h:69]   --->   Operation 568 'and' 'and_ln786_17' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 569 [1/3] (1.15ns)   --->   "%whg_V_load = load i16* %whg_V_addr, align 2" [src/kernel/cnn.h:70]   --->   Operation 569 'load' 'whg_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>
ST_17 : Operation 570 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10" [src/kernel/cnn.h:72]   --->   Operation 570 'mul' 'r_V_32' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%lhs_V_11 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_211, i12 0)" [src/kernel/cnn.h:72]   --->   Operation 571 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i28 %lhs_V_11 to i32" [src/kernel/cnn.h:72]   --->   Operation 572 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.66ns)   --->   "%ret_V_8 = add i32 %r_V_32, %sext_ln728_6" [src/kernel/cnn.h:72]   --->   Operation 573 'add' 'ret_V_8' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 31)" [src/kernel/cnn.h:72]   --->   Operation 574 'bitselect' 'p_Result_200' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%p_Val2_214 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_8, i32 12, i32 27)" [src/kernel/cnn.h:72]   --->   Operation 575 'partselect' 'p_Val2_214' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node carry_29)   --->   "%p_Result_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 27)" [src/kernel/cnn.h:72]   --->   Operation 576 'bitselect' 'p_Result_201' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_32, i32 11)" [src/kernel/cnn.h:72]   --->   Operation 577 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln415_12 = zext i1 %tmp_410 to i16" [src/kernel/cnn.h:72]   --->   Operation 578 'zext' 'zext_ln415_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 579 [1/1] (0.60ns)   --->   "%p_Val2_215 = add i16 %p_Val2_214, %zext_ln415_12" [src/kernel/cnn.h:72]   --->   Operation 579 'add' 'p_Val2_215' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node carry_29)   --->   "%tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_215, i32 15)" [src/kernel/cnn.h:72]   --->   Operation 580 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node carry_29)   --->   "%xor_ln416_22 = xor i1 %tmp_411, true" [src/kernel/cnn.h:72]   --->   Operation 581 'xor' 'xor_ln416_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_29 = and i1 %p_Result_201, %xor_ln416_22" [src/kernel/cnn.h:72]   --->   Operation 582 'and' 'carry_29' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 583 [1/1] (0.00ns)   --->   "%p_Result_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_215, i32 15)" [src/kernel/cnn.h:72]   --->   Operation 583 'bitselect' 'p_Result_202' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_31 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_8, i32 29, i32 31)" [src/kernel/cnn.h:72]   --->   Operation 584 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 585 [1/1] (0.49ns)   --->   "%Range2_all_ones_30 = icmp eq i3 %tmp_31, -1" [src/kernel/cnn.h:72]   --->   Operation 585 'icmp' 'Range2_all_ones_30' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_8, i32 28, i32 31)" [src/kernel/cnn.h:72]   --->   Operation 586 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 587 [1/1] (0.65ns)   --->   "%Range1_all_ones_30 = icmp eq i4 %tmp_32, -1" [src/kernel/cnn.h:72]   --->   Operation 587 'icmp' 'Range1_all_ones_30' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [1/1] (0.65ns)   --->   "%Range1_all_zeros_22 = icmp eq i4 %tmp_32, 0" [src/kernel/cnn.h:72]   --->   Operation 588 'icmp' 'Range1_all_zeros_22' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%deleted_zeros_13 = select i1 %carry_29, i1 %Range1_all_ones_30, i1 %Range1_all_zeros_22" [src/kernel/cnn.h:72]   --->   Operation 589 'select' 'deleted_zeros_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 28)" [src/kernel/cnn.h:72]   --->   Operation 590 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%xor_ln779_9 = xor i1 %tmp_413, true" [src/kernel/cnn.h:72]   --->   Operation 591 'xor' 'xor_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%and_ln779_5 = and i1 %Range2_all_ones_30, %xor_ln779_9" [src/kernel/cnn.h:72]   --->   Operation 592 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%deleted_ones_21 = select i1 %carry_29, i1 %and_ln779_5, i1 %Range1_all_ones_30" [src/kernel/cnn.h:72]   --->   Operation 593 'select' 'deleted_ones_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln785_22 = xor i1 %deleted_zeros_13, true" [src/kernel/cnn.h:72]   --->   Operation 594 'xor' 'xor_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%or_ln785_9 = or i1 %p_Result_202, %xor_ln785_22" [src/kernel/cnn.h:72]   --->   Operation 595 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node overflow_21)   --->   "%xor_ln785_23 = xor i1 %p_Result_200, true" [src/kernel/cnn.h:72]   --->   Operation 596 'xor' 'xor_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_21 = and i1 %or_ln785_9, %xor_ln785_23" [src/kernel/cnn.h:72]   --->   Operation 597 'and' 'overflow_21' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %p_Result_202, %deleted_ones_21" [src/kernel/cnn.h:72]   --->   Operation 598 'and' 'and_ln786_21' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11" [src/kernel/cnn.h:73]   --->   Operation 599 'mul' 'r_V_33' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 600 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12" [src/kernel/cnn.h:75]   --->   Operation 600 'mul' 'r_V_34' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 601 [1/3] (1.15ns)   --->   "%who_V_load = load i16* %who_V_addr, align 2" [src/kernel/cnn.h:76]   --->   Operation 601 'load' 'who_V_load' <Predicate = true> <Delay = 1.15> <Core = "XPM_MEMORY">   --->   Core 84 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 102400> <RAM>

State 18 <SV = 13> <Delay = 1.67>
ST_18 : Operation 602 [1/1] (1.15ns)   --->   "store i16 %p_Val2_183, i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:66]   --->   Operation 602 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_18 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%and_ln781 = and i1 %carry_21, %Range1_all_ones" [src/kernel/cnn.h:66]   --->   Operation 603 'and' 'and_ln781' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786_5 = or i1 %and_ln781, %and_ln786" [src/kernel/cnn.h:66]   --->   Operation 604 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_7 = xor i1 %or_ln786_5, true" [src/kernel/cnn.h:66]   --->   Operation 605 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 606 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_188, %xor_ln786_7" [src/kernel/cnn.h:66]   --->   Operation 606 'and' 'underflow' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 607 [1/1] (0.12ns)   --->   "%or_ln340_20 = or i1 %underflow, %overflow" [src/kernel/cnn.h:66]   --->   Operation 607 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %or_ln340_20, label %3, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv" [src/kernel/cnn.h:66]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [src/kernel/cnn.h:66]   --->   Operation 609 'br' <Predicate = (or_ln340_20)> <Delay = 0.00>
ST_18 : Operation 610 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge3505" [src/kernel/cnn.h:66]   --->   Operation 610 'br' <Predicate = (or_ln340_20 & !overflow)> <Delay = 0.00>
ST_18 : Operation 611 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv"   --->   Operation 611 'br' <Predicate = (or_ln340_20 & !overflow)> <Delay = 0.00>
ST_18 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %whf_V_load to i32" [src/kernel/cnn.h:67]   --->   Operation 612 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 613 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7" [src/kernel/cnn.h:67]   --->   Operation 613 'mul' 'r_V_29' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 614 [1/1] (1.15ns)   --->   "store i16 %p_Val2_201, i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:69]   --->   Operation 614 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_18 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node underflow_18)   --->   "%and_ln781_6 = and i1 %carry_25, %Range1_all_ones_27" [src/kernel/cnn.h:69]   --->   Operation 615 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node underflow_18)   --->   "%or_ln786_7 = or i1 %and_ln781_6, %and_ln786_17" [src/kernel/cnn.h:69]   --->   Operation 616 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node underflow_18)   --->   "%xor_ln786_11 = xor i1 %or_ln786_7, true" [src/kernel/cnn.h:69]   --->   Operation 617 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 618 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_18 = and i1 %p_Result_194, %xor_ln786_11" [src/kernel/cnn.h:69]   --->   Operation 618 'and' 'underflow_18' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 619 [1/1] (0.12ns)   --->   "%or_ln340_25 = or i1 %underflow_18, %overflow_18" [src/kernel/cnn.h:69]   --->   Operation 619 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 620 [1/1] (0.00ns)   --->   "br i1 %or_ln340_25, label %11, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv" [src/kernel/cnn.h:69]   --->   Operation 620 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 621 [1/1] (0.00ns)   --->   "br i1 %overflow_18, label %12, label %13" [src/kernel/cnn.h:69]   --->   Operation 621 'br' <Predicate = (or_ln340_25)> <Delay = 0.00>
ST_18 : Operation 622 [1/1] (0.00ns)   --->   "br i1 %underflow_18, label %14, label %._crit_edge3509" [src/kernel/cnn.h:69]   --->   Operation 622 'br' <Predicate = (or_ln340_25 & !overflow_18)> <Delay = 0.00>
ST_18 : Operation 623 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv"   --->   Operation 623 'br' <Predicate = (or_ln340_25 & !overflow_18)> <Delay = 0.00>
ST_18 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %whg_V_load to i32" [src/kernel/cnn.h:70]   --->   Operation 624 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 625 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9" [src/kernel/cnn.h:70]   --->   Operation 625 'mul' 'r_V_31' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 626 [1/1] (1.15ns)   --->   "store i16 %p_Val2_215, i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:72]   --->   Operation 626 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_18 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node underflow_21)   --->   "%and_ln781_8 = and i1 %carry_29, %Range1_all_ones_30" [src/kernel/cnn.h:72]   --->   Operation 627 'and' 'and_ln781_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node underflow_21)   --->   "%or_ln786_9 = or i1 %and_ln781_8, %and_ln786_21" [src/kernel/cnn.h:72]   --->   Operation 628 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node underflow_21)   --->   "%xor_ln786_13 = xor i1 %or_ln786_9, true" [src/kernel/cnn.h:72]   --->   Operation 629 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 630 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_21 = and i1 %p_Result_200, %xor_ln786_13" [src/kernel/cnn.h:72]   --->   Operation 630 'and' 'underflow_21' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 631 [1/1] (0.12ns)   --->   "%or_ln340_28 = or i1 %underflow_21, %overflow_21" [src/kernel/cnn.h:72]   --->   Operation 631 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (0.00ns)   --->   "br i1 %or_ln340_28, label %19, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv" [src/kernel/cnn.h:72]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 633 [1/1] (0.00ns)   --->   "br i1 %overflow_21, label %20, label %21" [src/kernel/cnn.h:72]   --->   Operation 633 'br' <Predicate = (or_ln340_28)> <Delay = 0.00>
ST_18 : Operation 634 [1/1] (0.00ns)   --->   "br i1 %underflow_21, label %22, label %._crit_edge3513" [src/kernel/cnn.h:72]   --->   Operation 634 'br' <Predicate = (or_ln340_28 & !overflow_21)> <Delay = 0.00>
ST_18 : Operation 635 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv"   --->   Operation 635 'br' <Predicate = (or_ln340_28 & !overflow_21)> <Delay = 0.00>
ST_18 : Operation 636 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11" [src/kernel/cnn.h:73]   --->   Operation 636 'mul' 'r_V_33' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 637 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12" [src/kernel/cnn.h:75]   --->   Operation 637 'mul' 'r_V_34' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 638 [1/1] (0.00ns)   --->   "%lhs_V_13 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_221, i12 0)" [src/kernel/cnn.h:75]   --->   Operation 638 'bitconcatenate' 'lhs_V_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i28 %lhs_V_13 to i32" [src/kernel/cnn.h:75]   --->   Operation 639 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 640 [1/1] (0.66ns)   --->   "%ret_V_10 = add i32 %r_V_34, %sext_ln728_8" [src/kernel/cnn.h:75]   --->   Operation 640 'add' 'ret_V_10' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%p_Result_206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_10, i32 31)" [src/kernel/cnn.h:75]   --->   Operation 641 'bitselect' 'p_Result_206' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%p_Val2_224 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_10, i32 12, i32 27)" [src/kernel/cnn.h:75]   --->   Operation 642 'partselect' 'p_Val2_224' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node carry_33)   --->   "%p_Result_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_10, i32 27)" [src/kernel/cnn.h:75]   --->   Operation 643 'bitselect' 'p_Result_207' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_34, i32 11)" [src/kernel/cnn.h:75]   --->   Operation 644 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln415_14 = zext i1 %tmp_422 to i16" [src/kernel/cnn.h:75]   --->   Operation 645 'zext' 'zext_ln415_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (0.60ns)   --->   "%p_Val2_225 = add i16 %p_Val2_224, %zext_ln415_14" [src/kernel/cnn.h:75]   --->   Operation 646 'add' 'p_Val2_225' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node carry_33)   --->   "%tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_225, i32 15)" [src/kernel/cnn.h:75]   --->   Operation 647 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node carry_33)   --->   "%xor_ln416_24 = xor i1 %tmp_423, true" [src/kernel/cnn.h:75]   --->   Operation 648 'xor' 'xor_ln416_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 649 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_33 = and i1 %p_Result_207, %xor_ln416_24" [src/kernel/cnn.h:75]   --->   Operation 649 'and' 'carry_33' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [1/1] (0.00ns)   --->   "%p_Result_208 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_225, i32 15)" [src/kernel/cnn.h:75]   --->   Operation 650 'bitselect' 'p_Result_208' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_35 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_10, i32 29, i32 31)" [src/kernel/cnn.h:75]   --->   Operation 651 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (0.49ns)   --->   "%Range2_all_ones_32 = icmp eq i3 %tmp_35, -1" [src/kernel/cnn.h:75]   --->   Operation 652 'icmp' 'Range2_all_ones_32' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_36 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_10, i32 28, i32 31)" [src/kernel/cnn.h:75]   --->   Operation 653 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 654 [1/1] (0.65ns)   --->   "%Range1_all_ones_32 = icmp eq i4 %tmp_36, -1" [src/kernel/cnn.h:75]   --->   Operation 654 'icmp' 'Range1_all_ones_32' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [1/1] (0.65ns)   --->   "%Range1_all_zeros_24 = icmp eq i4 %tmp_36, 0" [src/kernel/cnn.h:75]   --->   Operation 655 'icmp' 'Range1_all_zeros_24' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%deleted_zeros_15 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_24" [src/kernel/cnn.h:75]   --->   Operation 656 'select' 'deleted_zeros_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_10, i32 28)" [src/kernel/cnn.h:75]   --->   Operation 657 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%xor_ln779_11 = xor i1 %tmp_425, true" [src/kernel/cnn.h:75]   --->   Operation 658 'xor' 'xor_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%and_ln779_7 = and i1 %Range2_all_ones_32, %xor_ln779_11" [src/kernel/cnn.h:75]   --->   Operation 659 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%deleted_ones_23 = select i1 %carry_33, i1 %and_ln779_7, i1 %Range1_all_ones_32" [src/kernel/cnn.h:75]   --->   Operation 660 'select' 'deleted_ones_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%xor_ln785_26 = xor i1 %deleted_zeros_15, true" [src/kernel/cnn.h:75]   --->   Operation 661 'xor' 'xor_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%or_ln785_11 = or i1 %p_Result_208, %xor_ln785_26" [src/kernel/cnn.h:75]   --->   Operation 662 'or' 'or_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node overflow_23)   --->   "%xor_ln785_27 = xor i1 %p_Result_206, true" [src/kernel/cnn.h:75]   --->   Operation 663 'xor' 'xor_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_23 = and i1 %or_ln785_11, %xor_ln785_27" [src/kernel/cnn.h:75]   --->   Operation 664 'and' 'overflow_23' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %p_Result_208, %deleted_ones_23" [src/kernel/cnn.h:75]   --->   Operation 665 'and' 'and_ln786_25' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 1.15>
ST_19 : Operation 666 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:66]   --->   Operation 666 'store' <Predicate = (or_ln340_20 & !overflow & underflow)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 667 [1/1] (0.00ns)   --->   "br label %._crit_edge3505" [src/kernel/cnn.h:66]   --->   Operation 667 'br' <Predicate = (or_ln340_20 & !overflow & underflow)> <Delay = 0.00>
ST_19 : Operation 668 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:66]   --->   Operation 668 'store' <Predicate = (or_ln340_20 & overflow)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv" [src/kernel/cnn.h:66]   --->   Operation 669 'br' <Predicate = (or_ln340_20 & overflow)> <Delay = 0.00>
ST_19 : Operation 670 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7" [src/kernel/cnn.h:67]   --->   Operation 670 'mul' 'r_V_29' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 671 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:69]   --->   Operation 671 'store' <Predicate = (or_ln340_25 & !overflow_18 & underflow_18)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 672 [1/1] (0.00ns)   --->   "br label %._crit_edge3509" [src/kernel/cnn.h:69]   --->   Operation 672 'br' <Predicate = (or_ln340_25 & !overflow_18 & underflow_18)> <Delay = 0.00>
ST_19 : Operation 673 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:69]   --->   Operation 673 'store' <Predicate = (or_ln340_25 & overflow_18)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 674 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv" [src/kernel/cnn.h:69]   --->   Operation 674 'br' <Predicate = (or_ln340_25 & overflow_18)> <Delay = 0.00>
ST_19 : Operation 675 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9" [src/kernel/cnn.h:70]   --->   Operation 675 'mul' 'r_V_31' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 676 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:72]   --->   Operation 676 'store' <Predicate = (or_ln340_28 & !overflow_21 & underflow_21)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 677 [1/1] (0.00ns)   --->   "br label %._crit_edge3513" [src/kernel/cnn.h:72]   --->   Operation 677 'br' <Predicate = (or_ln340_28 & !overflow_21 & underflow_21)> <Delay = 0.00>
ST_19 : Operation 678 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:72]   --->   Operation 678 'store' <Predicate = (or_ln340_28 & overflow_21)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 679 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv" [src/kernel/cnn.h:72]   --->   Operation 679 'br' <Predicate = (or_ln340_28 & overflow_21)> <Delay = 0.00>
ST_19 : Operation 680 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11" [src/kernel/cnn.h:73]   --->   Operation 680 'mul' 'r_V_33' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_33, i32 11)" [src/kernel/cnn.h:73]   --->   Operation 681 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (1.15ns)   --->   "store i16 %p_Val2_225, i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:75]   --->   Operation 682 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_19 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node underflow_23)   --->   "%and_ln781_10 = and i1 %carry_33, %Range1_all_ones_32" [src/kernel/cnn.h:75]   --->   Operation 683 'and' 'and_ln781_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node underflow_23)   --->   "%or_ln786_11 = or i1 %and_ln781_10, %and_ln786_25" [src/kernel/cnn.h:75]   --->   Operation 684 'or' 'or_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node underflow_23)   --->   "%xor_ln786_15 = xor i1 %or_ln786_11, true" [src/kernel/cnn.h:75]   --->   Operation 685 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 686 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_23 = and i1 %p_Result_206, %xor_ln786_15" [src/kernel/cnn.h:75]   --->   Operation 686 'and' 'underflow_23' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/1] (0.12ns)   --->   "%or_ln340_30 = or i1 %underflow_23, %overflow_23" [src/kernel/cnn.h:75]   --->   Operation 687 'or' 'or_ln340_30' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 688 [1/1] (0.00ns)   --->   "br i1 %or_ln340_30, label %27, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv" [src/kernel/cnn.h:75]   --->   Operation 688 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "br i1 %overflow_23, label %28, label %29" [src/kernel/cnn.h:75]   --->   Operation 689 'br' <Predicate = (or_ln340_30)> <Delay = 0.00>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %underflow_23, label %30, label %._crit_edge3517" [src/kernel/cnn.h:75]   --->   Operation 690 'br' <Predicate = (or_ln340_30 & !overflow_23)> <Delay = 0.00>
ST_19 : Operation 691 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv"   --->   Operation 691 'br' <Predicate = (or_ln340_30 & !overflow_23)> <Delay = 0.00>
ST_19 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i16 %who_V_load to i32" [src/kernel/cnn.h:76]   --->   Operation 692 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 693 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13" [src/kernel/cnn.h:76]   --->   Operation 693 'mul' 'r_V_35' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 15> <Delay = 1.15>
ST_20 : Operation 694 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7" [src/kernel/cnn.h:67]   --->   Operation 694 'mul' 'r_V_29' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 695 [2/2] (1.15ns)   --->   "%p_Val2_188 = load i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:67]   --->   Operation 695 'load' 'p_Val2_188' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_20 : Operation 696 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9" [src/kernel/cnn.h:70]   --->   Operation 696 'mul' 'r_V_31' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 697 [2/2] (1.15ns)   --->   "%p_Val2_206 = load i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:70]   --->   Operation 697 'load' 'p_Val2_206' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_20 : Operation 698 [2/2] (1.15ns)   --->   "%p_Val2_216 = load i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:73]   --->   Operation 698 'load' 'p_Val2_216' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_20 : Operation 699 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:75]   --->   Operation 699 'store' <Predicate = (or_ln340_30 & !overflow_23 & underflow_23)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_20 : Operation 700 [1/1] (0.00ns)   --->   "br label %._crit_edge3517" [src/kernel/cnn.h:75]   --->   Operation 700 'br' <Predicate = (or_ln340_30 & !overflow_23 & underflow_23)> <Delay = 0.00>
ST_20 : Operation 701 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:75]   --->   Operation 701 'store' <Predicate = (or_ln340_30 & overflow_23)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_20 : Operation 702 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv" [src/kernel/cnn.h:75]   --->   Operation 702 'br' <Predicate = (or_ln340_30 & overflow_23)> <Delay = 0.00>
ST_20 : Operation 703 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13" [src/kernel/cnn.h:76]   --->   Operation 703 'mul' 'r_V_35' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 16> <Delay = 2.32>
ST_21 : Operation 704 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7" [src/kernel/cnn.h:67]   --->   Operation 704 'mul' 'r_V_29' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 705 [1/2] (1.15ns)   --->   "%p_Val2_188 = load i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:67]   --->   Operation 705 'load' 'p_Val2_188' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_21 : Operation 706 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_188, i12 0)" [src/kernel/cnn.h:67]   --->   Operation 706 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i28 %lhs_V_6 to i32" [src/kernel/cnn.h:67]   --->   Operation 707 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 708 [1/1] (0.66ns)   --->   "%ret_V_5 = add i32 %r_V_29, %sext_ln728_3" [src/kernel/cnn.h:67]   --->   Operation 708 'add' 'ret_V_5' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 709 [1/1] (0.00ns)   --->   "%p_Result_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 31)" [src/kernel/cnn.h:67]   --->   Operation 709 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 710 [1/1] (0.00ns)   --->   "%p_Val2_191 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_5, i32 12, i32 27)" [src/kernel/cnn.h:67]   --->   Operation 710 'partselect' 'p_Val2_191' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_29, i32 11)" [src/kernel/cnn.h:67]   --->   Operation 711 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_5, i32 29, i32 31)" [src/kernel/cnn.h:67]   --->   Operation 712 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 713 [1/1] (0.49ns)   --->   "%Range2_all_ones_27 = icmp eq i3 %tmp_25, -1" [src/kernel/cnn.h:67]   --->   Operation 713 'icmp' 'Range2_all_ones_27' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_5, i32 28, i32 31)" [src/kernel/cnn.h:67]   --->   Operation 714 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 715 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9" [src/kernel/cnn.h:70]   --->   Operation 715 'mul' 'r_V_31' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 716 [1/2] (1.15ns)   --->   "%p_Val2_206 = load i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:70]   --->   Operation 716 'load' 'p_Val2_206' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_21 : Operation 717 [1/1] (0.00ns)   --->   "%lhs_V_10 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_206, i12 0)" [src/kernel/cnn.h:70]   --->   Operation 717 'bitconcatenate' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i28 %lhs_V_10 to i32" [src/kernel/cnn.h:70]   --->   Operation 718 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 719 [1/1] (0.66ns)   --->   "%ret_V_7 = add i32 %r_V_31, %sext_ln728_5" [src/kernel/cnn.h:70]   --->   Operation 719 'add' 'ret_V_7' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 720 [1/1] (0.00ns)   --->   "%p_Result_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_7, i32 31)" [src/kernel/cnn.h:70]   --->   Operation 720 'bitselect' 'p_Result_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 721 [1/1] (0.00ns)   --->   "%p_Val2_209 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_7, i32 12, i32 27)" [src/kernel/cnn.h:70]   --->   Operation 721 'partselect' 'p_Val2_209' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_31, i32 11)" [src/kernel/cnn.h:70]   --->   Operation 722 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_29 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_7, i32 29, i32 31)" [src/kernel/cnn.h:70]   --->   Operation 723 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 724 [1/1] (0.49ns)   --->   "%Range2_all_ones_29 = icmp eq i3 %tmp_29, -1" [src/kernel/cnn.h:70]   --->   Operation 724 'icmp' 'Range2_all_ones_29' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_7, i32 28, i32 31)" [src/kernel/cnn.h:70]   --->   Operation 725 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 726 [1/2] (1.15ns)   --->   "%p_Val2_216 = load i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:73]   --->   Operation 726 'load' 'p_Val2_216' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_21 : Operation 727 [1/1] (0.00ns)   --->   "%lhs_V_12 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_216, i12 0)" [src/kernel/cnn.h:73]   --->   Operation 727 'bitconcatenate' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i28 %lhs_V_12 to i32" [src/kernel/cnn.h:73]   --->   Operation 728 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 729 [1/1] (0.66ns)   --->   "%ret_V_9 = add i32 %r_V_33, %sext_ln728_7" [src/kernel/cnn.h:73]   --->   Operation 729 'add' 'ret_V_9' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_9, i32 31)" [src/kernel/cnn.h:73]   --->   Operation 730 'bitselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 731 [1/1] (0.00ns)   --->   "%p_Val2_219 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_9, i32 12, i32 27)" [src/kernel/cnn.h:73]   --->   Operation 731 'partselect' 'p_Val2_219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_9, i32 29, i32 31)" [src/kernel/cnn.h:73]   --->   Operation 732 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 733 [1/1] (0.49ns)   --->   "%Range2_all_ones_31 = icmp eq i3 %tmp_33, -1" [src/kernel/cnn.h:73]   --->   Operation 733 'icmp' 'Range2_all_ones_31' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_9, i32 28, i32 31)" [src/kernel/cnn.h:73]   --->   Operation 734 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 735 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13" [src/kernel/cnn.h:76]   --->   Operation 735 'mul' 'r_V_35' <Predicate = true> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 736 [2/2] (1.15ns)   --->   "%p_Val2_226 = load i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:76]   --->   Operation 736 'load' 'p_Val2_226' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 22 <SV = 17> <Delay = 2.32>
ST_22 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node carry_23)   --->   "%p_Result_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 27)" [src/kernel/cnn.h:67]   --->   Operation 737 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln415_9 = zext i1 %tmp_388 to i16" [src/kernel/cnn.h:67]   --->   Operation 738 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 739 [1/1] (0.60ns)   --->   "%p_Val2_192 = add i16 %p_Val2_191, %zext_ln415_9" [src/kernel/cnn.h:67]   --->   Operation 739 'add' 'p_Val2_192' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 740 [1/1] (1.15ns)   --->   "store i16 %p_Val2_192, i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:67]   --->   Operation 740 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_22 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node carry_23)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_192, i32 15)" [src/kernel/cnn.h:67]   --->   Operation 741 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node carry_23)   --->   "%xor_ln416_19 = xor i1 %tmp_389, true" [src/kernel/cnn.h:67]   --->   Operation 742 'xor' 'xor_ln416_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 743 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_23 = and i1 %p_Result_192, %xor_ln416_19" [src/kernel/cnn.h:67]   --->   Operation 743 'and' 'carry_23' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 744 [1/1] (0.00ns)   --->   "%p_Result_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_192, i32 15)" [src/kernel/cnn.h:67]   --->   Operation 744 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 745 [1/1] (0.65ns)   --->   "%Range1_all_ones_25 = icmp eq i4 %tmp_26, -1" [src/kernel/cnn.h:67]   --->   Operation 745 'icmp' 'Range1_all_ones_25' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 746 [1/1] (0.65ns)   --->   "%Range1_all_zeros_19 = icmp eq i4 %tmp_26, 0" [src/kernel/cnn.h:67]   --->   Operation 746 'icmp' 'Range1_all_zeros_19' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%deleted_zeros_10 = select i1 %carry_23, i1 %Range1_all_ones_25, i1 %Range1_all_zeros_19" [src/kernel/cnn.h:67]   --->   Operation 747 'select' 'deleted_zeros_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 28)" [src/kernel/cnn.h:67]   --->   Operation 748 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_6 = xor i1 %tmp_391, true" [src/kernel/cnn.h:67]   --->   Operation 749 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_27, %xor_ln779_6" [src/kernel/cnn.h:67]   --->   Operation 750 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%deleted_ones_16 = select i1 %carry_23, i1 %and_ln779_2, i1 %Range1_all_ones_25" [src/kernel/cnn.h:67]   --->   Operation 751 'select' 'deleted_ones_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node underflow_16)   --->   "%and_ln781_5 = and i1 %carry_23, %Range1_all_ones_25" [src/kernel/cnn.h:67]   --->   Operation 752 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%xor_ln785_14 = xor i1 %deleted_zeros_10, true" [src/kernel/cnn.h:67]   --->   Operation 753 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%or_ln785_6 = or i1 %p_Result_193, %xor_ln785_14" [src/kernel/cnn.h:67]   --->   Operation 754 'or' 'or_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node overflow_16)   --->   "%xor_ln785_15 = xor i1 %p_Result_191, true" [src/kernel/cnn.h:67]   --->   Operation 755 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_16 = and i1 %or_ln785_6, %xor_ln785_15" [src/kernel/cnn.h:67]   --->   Operation 756 'and' 'overflow_16' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 757 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %p_Result_193, %deleted_ones_16" [src/kernel/cnn.h:67]   --->   Operation 757 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node underflow_16)   --->   "%or_ln786_6 = or i1 %and_ln781_5, %and_ln786_13" [src/kernel/cnn.h:67]   --->   Operation 758 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node underflow_16)   --->   "%xor_ln786_10 = xor i1 %or_ln786_6, true" [src/kernel/cnn.h:67]   --->   Operation 759 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 760 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_16 = and i1 %p_Result_191, %xor_ln786_10" [src/kernel/cnn.h:67]   --->   Operation 760 'and' 'underflow_16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 761 [1/1] (0.12ns)   --->   "%or_ln340_22 = or i1 %underflow_16, %overflow_16" [src/kernel/cnn.h:67]   --->   Operation 761 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 762 [1/1] (0.00ns)   --->   "br i1 %or_ln340_22, label %7, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv" [src/kernel/cnn.h:67]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 763 [1/1] (0.00ns)   --->   "br i1 %overflow_16, label %8, label %9" [src/kernel/cnn.h:67]   --->   Operation 763 'br' <Predicate = (or_ln340_22)> <Delay = 0.00>
ST_22 : Operation 764 [1/1] (0.00ns)   --->   "br i1 %underflow_16, label %10, label %._crit_edge3507" [src/kernel/cnn.h:67]   --->   Operation 764 'br' <Predicate = (or_ln340_22 & !overflow_16)> <Delay = 0.00>
ST_22 : Operation 765 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv"   --->   Operation 765 'br' <Predicate = (or_ln340_22 & !overflow_16)> <Delay = 0.00>
ST_22 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node carry_27)   --->   "%p_Result_198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_7, i32 27)" [src/kernel/cnn.h:70]   --->   Operation 766 'bitselect' 'p_Result_198' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln415_11 = zext i1 %tmp_404 to i16" [src/kernel/cnn.h:70]   --->   Operation 767 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 768 [1/1] (0.60ns)   --->   "%p_Val2_210 = add i16 %p_Val2_209, %zext_ln415_11" [src/kernel/cnn.h:70]   --->   Operation 768 'add' 'p_Val2_210' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 769 [1/1] (1.15ns)   --->   "store i16 %p_Val2_210, i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:70]   --->   Operation 769 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_22 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node carry_27)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_210, i32 15)" [src/kernel/cnn.h:70]   --->   Operation 770 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node carry_27)   --->   "%xor_ln416_21 = xor i1 %tmp_405, true" [src/kernel/cnn.h:70]   --->   Operation 771 'xor' 'xor_ln416_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 772 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_27 = and i1 %p_Result_198, %xor_ln416_21" [src/kernel/cnn.h:70]   --->   Operation 772 'and' 'carry_27' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%p_Result_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_210, i32 15)" [src/kernel/cnn.h:70]   --->   Operation 773 'bitselect' 'p_Result_199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (0.65ns)   --->   "%Range1_all_ones_29 = icmp eq i4 %tmp_30, -1" [src/kernel/cnn.h:70]   --->   Operation 774 'icmp' 'Range1_all_ones_29' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 775 [1/1] (0.65ns)   --->   "%Range1_all_zeros_21 = icmp eq i4 %tmp_30, 0" [src/kernel/cnn.h:70]   --->   Operation 775 'icmp' 'Range1_all_zeros_21' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%deleted_zeros_12 = select i1 %carry_27, i1 %Range1_all_ones_29, i1 %Range1_all_zeros_21" [src/kernel/cnn.h:70]   --->   Operation 776 'select' 'deleted_zeros_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_7, i32 28)" [src/kernel/cnn.h:70]   --->   Operation 777 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln779_8 = xor i1 %tmp_407, true" [src/kernel/cnn.h:70]   --->   Operation 778 'xor' 'xor_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%and_ln779_4 = and i1 %Range2_all_ones_29, %xor_ln779_8" [src/kernel/cnn.h:70]   --->   Operation 779 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%deleted_ones_20 = select i1 %carry_27, i1 %and_ln779_4, i1 %Range1_all_ones_29" [src/kernel/cnn.h:70]   --->   Operation 780 'select' 'deleted_ones_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node underflow_20)   --->   "%and_ln781_7 = and i1 %carry_27, %Range1_all_ones_29" [src/kernel/cnn.h:70]   --->   Operation 781 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%xor_ln785_20 = xor i1 %deleted_zeros_12, true" [src/kernel/cnn.h:70]   --->   Operation 782 'xor' 'xor_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%or_ln785_8 = or i1 %p_Result_199, %xor_ln785_20" [src/kernel/cnn.h:70]   --->   Operation 783 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node overflow_20)   --->   "%xor_ln785_21 = xor i1 %p_Result_197, true" [src/kernel/cnn.h:70]   --->   Operation 784 'xor' 'xor_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_20 = and i1 %or_ln785_8, %xor_ln785_21" [src/kernel/cnn.h:70]   --->   Operation 785 'and' 'overflow_20' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 786 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %p_Result_199, %deleted_ones_20" [src/kernel/cnn.h:70]   --->   Operation 786 'and' 'and_ln786_19' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node underflow_20)   --->   "%or_ln786_8 = or i1 %and_ln781_7, %and_ln786_19" [src/kernel/cnn.h:70]   --->   Operation 787 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node underflow_20)   --->   "%xor_ln786_12 = xor i1 %or_ln786_8, true" [src/kernel/cnn.h:70]   --->   Operation 788 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 789 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_20 = and i1 %p_Result_197, %xor_ln786_12" [src/kernel/cnn.h:70]   --->   Operation 789 'and' 'underflow_20' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 790 [1/1] (0.12ns)   --->   "%or_ln340_26 = or i1 %underflow_20, %overflow_20" [src/kernel/cnn.h:70]   --->   Operation 790 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 791 [1/1] (0.00ns)   --->   "br i1 %or_ln340_26, label %15, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv" [src/kernel/cnn.h:70]   --->   Operation 791 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 792 [1/1] (0.00ns)   --->   "br i1 %overflow_20, label %16, label %17" [src/kernel/cnn.h:70]   --->   Operation 792 'br' <Predicate = (or_ln340_26)> <Delay = 0.00>
ST_22 : Operation 793 [1/1] (0.00ns)   --->   "br i1 %underflow_20, label %18, label %._crit_edge3511" [src/kernel/cnn.h:70]   --->   Operation 793 'br' <Predicate = (or_ln340_26 & !overflow_20)> <Delay = 0.00>
ST_22 : Operation 794 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv"   --->   Operation 794 'br' <Predicate = (or_ln340_26 & !overflow_20)> <Delay = 0.00>
ST_22 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node carry_31)   --->   "%p_Result_204 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_9, i32 27)" [src/kernel/cnn.h:73]   --->   Operation 795 'bitselect' 'p_Result_204' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln415_13 = zext i1 %tmp_416 to i16" [src/kernel/cnn.h:73]   --->   Operation 796 'zext' 'zext_ln415_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.60ns)   --->   "%p_Val2_220 = add i16 %p_Val2_219, %zext_ln415_13" [src/kernel/cnn.h:73]   --->   Operation 797 'add' 'p_Val2_220' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 798 [1/1] (1.15ns)   --->   "store i16 %p_Val2_220, i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:73]   --->   Operation 798 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_22 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node carry_31)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_220, i32 15)" [src/kernel/cnn.h:73]   --->   Operation 799 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node carry_31)   --->   "%xor_ln416_23 = xor i1 %tmp_417, true" [src/kernel/cnn.h:73]   --->   Operation 800 'xor' 'xor_ln416_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 801 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_31 = and i1 %p_Result_204, %xor_ln416_23" [src/kernel/cnn.h:73]   --->   Operation 801 'and' 'carry_31' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 802 [1/1] (0.00ns)   --->   "%p_Result_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_220, i32 15)" [src/kernel/cnn.h:73]   --->   Operation 802 'bitselect' 'p_Result_205' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 803 [1/1] (0.65ns)   --->   "%Range1_all_ones_31 = icmp eq i4 %tmp_34, -1" [src/kernel/cnn.h:73]   --->   Operation 803 'icmp' 'Range1_all_ones_31' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 804 [1/1] (0.65ns)   --->   "%Range1_all_zeros_23 = icmp eq i4 %tmp_34, 0" [src/kernel/cnn.h:73]   --->   Operation 804 'icmp' 'Range1_all_zeros_23' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%deleted_zeros_14 = select i1 %carry_31, i1 %Range1_all_ones_31, i1 %Range1_all_zeros_23" [src/kernel/cnn.h:73]   --->   Operation 805 'select' 'deleted_zeros_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_9, i32 28)" [src/kernel/cnn.h:73]   --->   Operation 806 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%xor_ln779_10 = xor i1 %tmp_419, true" [src/kernel/cnn.h:73]   --->   Operation 807 'xor' 'xor_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%and_ln779_6 = and i1 %Range2_all_ones_31, %xor_ln779_10" [src/kernel/cnn.h:73]   --->   Operation 808 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%deleted_ones_22 = select i1 %carry_31, i1 %and_ln779_6, i1 %Range1_all_ones_31" [src/kernel/cnn.h:73]   --->   Operation 809 'select' 'deleted_ones_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node underflow_22)   --->   "%and_ln781_9 = and i1 %carry_31, %Range1_all_ones_31" [src/kernel/cnn.h:73]   --->   Operation 810 'and' 'and_ln781_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%xor_ln785_24 = xor i1 %deleted_zeros_14, true" [src/kernel/cnn.h:73]   --->   Operation 811 'xor' 'xor_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%or_ln785_10 = or i1 %p_Result_205, %xor_ln785_24" [src/kernel/cnn.h:73]   --->   Operation 812 'or' 'or_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node overflow_22)   --->   "%xor_ln785_25 = xor i1 %p_Result_203, true" [src/kernel/cnn.h:73]   --->   Operation 813 'xor' 'xor_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 814 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_22 = and i1 %or_ln785_10, %xor_ln785_25" [src/kernel/cnn.h:73]   --->   Operation 814 'and' 'overflow_22' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 815 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_23 = and i1 %p_Result_205, %deleted_ones_22" [src/kernel/cnn.h:73]   --->   Operation 815 'and' 'and_ln786_23' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node underflow_22)   --->   "%or_ln786_10 = or i1 %and_ln781_9, %and_ln786_23" [src/kernel/cnn.h:73]   --->   Operation 816 'or' 'or_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node underflow_22)   --->   "%xor_ln786_14 = xor i1 %or_ln786_10, true" [src/kernel/cnn.h:73]   --->   Operation 817 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 818 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_22 = and i1 %p_Result_203, %xor_ln786_14" [src/kernel/cnn.h:73]   --->   Operation 818 'and' 'underflow_22' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 819 [1/1] (0.12ns)   --->   "%or_ln340_29 = or i1 %underflow_22, %overflow_22" [src/kernel/cnn.h:73]   --->   Operation 819 'or' 'or_ln340_29' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 820 [1/1] (0.00ns)   --->   "br i1 %or_ln340_29, label %23, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv" [src/kernel/cnn.h:73]   --->   Operation 820 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 821 [1/1] (0.00ns)   --->   "br i1 %overflow_22, label %24, label %25" [src/kernel/cnn.h:73]   --->   Operation 821 'br' <Predicate = (or_ln340_29)> <Delay = 0.00>
ST_22 : Operation 822 [1/1] (0.00ns)   --->   "br i1 %underflow_22, label %26, label %._crit_edge3515" [src/kernel/cnn.h:73]   --->   Operation 822 'br' <Predicate = (or_ln340_29 & !overflow_22)> <Delay = 0.00>
ST_22 : Operation 823 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv"   --->   Operation 823 'br' <Predicate = (or_ln340_29 & !overflow_22)> <Delay = 0.00>
ST_22 : Operation 824 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13" [src/kernel/cnn.h:76]   --->   Operation 824 'mul' 'r_V_35' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 825 [1/2] (1.15ns)   --->   "%p_Val2_226 = load i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:76]   --->   Operation 825 'load' 'p_Val2_226' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_22 : Operation 826 [1/1] (0.00ns)   --->   "%lhs_V_14 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_226, i12 0)" [src/kernel/cnn.h:76]   --->   Operation 826 'bitconcatenate' 'lhs_V_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i28 %lhs_V_14 to i32" [src/kernel/cnn.h:76]   --->   Operation 827 'sext' 'sext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 828 [1/1] (0.66ns)   --->   "%ret_V_11 = add i32 %r_V_35, %sext_ln728_9" [src/kernel/cnn.h:76]   --->   Operation 828 'add' 'ret_V_11' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 829 [1/1] (0.00ns)   --->   "%p_Result_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_11, i32 31)" [src/kernel/cnn.h:76]   --->   Operation 829 'bitselect' 'p_Result_209' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 830 [1/1] (0.00ns)   --->   "%p_Val2_229 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_11, i32 12, i32 27)" [src/kernel/cnn.h:76]   --->   Operation 830 'partselect' 'p_Val2_229' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_35, i32 11)" [src/kernel/cnn.h:76]   --->   Operation 831 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_37 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_11, i32 29, i32 31)" [src/kernel/cnn.h:76]   --->   Operation 832 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 833 [1/1] (0.49ns)   --->   "%Range2_all_ones_33 = icmp eq i3 %tmp_37, -1" [src/kernel/cnn.h:76]   --->   Operation 833 'icmp' 'Range2_all_ones_33' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_38 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_11, i32 28, i32 31)" [src/kernel/cnn.h:76]   --->   Operation 834 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 23 <SV = 18> <Delay = 1.76>
ST_23 : Operation 835 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:67]   --->   Operation 835 'store' <Predicate = (or_ln340_22 & !overflow_16 & underflow_16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 836 [1/1] (0.00ns)   --->   "br label %._crit_edge3507" [src/kernel/cnn.h:67]   --->   Operation 836 'br' <Predicate = (or_ln340_22 & !overflow_16 & underflow_16)> <Delay = 0.00>
ST_23 : Operation 837 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_f_V_addr_3, align 2" [src/kernel/cnn.h:67]   --->   Operation 837 'store' <Predicate = (or_ln340_22 & overflow_16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 838 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv" [src/kernel/cnn.h:67]   --->   Operation 838 'br' <Predicate = (or_ln340_22 & overflow_16)> <Delay = 0.00>
ST_23 : Operation 839 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:70]   --->   Operation 839 'store' <Predicate = (or_ln340_26 & !overflow_20 & underflow_20)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 840 [1/1] (0.00ns)   --->   "br label %._crit_edge3511" [src/kernel/cnn.h:70]   --->   Operation 840 'br' <Predicate = (or_ln340_26 & !overflow_20 & underflow_20)> <Delay = 0.00>
ST_23 : Operation 841 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_g_V_addr_2, align 2" [src/kernel/cnn.h:70]   --->   Operation 841 'store' <Predicate = (or_ln340_26 & overflow_20)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 842 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv" [src/kernel/cnn.h:70]   --->   Operation 842 'br' <Predicate = (or_ln340_26 & overflow_20)> <Delay = 0.00>
ST_23 : Operation 843 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:73]   --->   Operation 843 'store' <Predicate = (or_ln340_29 & !overflow_22 & underflow_22)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 844 [1/1] (0.00ns)   --->   "br label %._crit_edge3515" [src/kernel/cnn.h:73]   --->   Operation 844 'br' <Predicate = (or_ln340_29 & !overflow_22 & underflow_22)> <Delay = 0.00>
ST_23 : Operation 845 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_i_V_addr_2, align 2" [src/kernel/cnn.h:73]   --->   Operation 845 'store' <Predicate = (or_ln340_29 & overflow_22)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 846 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv" [src/kernel/cnn.h:73]   --->   Operation 846 'br' <Predicate = (or_ln340_29 & overflow_22)> <Delay = 0.00>
ST_23 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node carry_35)   --->   "%p_Result_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_11, i32 27)" [src/kernel/cnn.h:76]   --->   Operation 847 'bitselect' 'p_Result_210' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln415_15 = zext i1 %tmp_428 to i16" [src/kernel/cnn.h:76]   --->   Operation 848 'zext' 'zext_ln415_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 849 [1/1] (0.60ns)   --->   "%p_Val2_230 = add i16 %p_Val2_229, %zext_ln415_15" [src/kernel/cnn.h:76]   --->   Operation 849 'add' 'p_Val2_230' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 850 [1/1] (1.15ns)   --->   "store i16 %p_Val2_230, i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:76]   --->   Operation 850 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_23 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node carry_35)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_230, i32 15)" [src/kernel/cnn.h:76]   --->   Operation 851 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node carry_35)   --->   "%xor_ln416_25 = xor i1 %tmp_429, true" [src/kernel/cnn.h:76]   --->   Operation 852 'xor' 'xor_ln416_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 853 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_35 = and i1 %p_Result_210, %xor_ln416_25" [src/kernel/cnn.h:76]   --->   Operation 853 'and' 'carry_35' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_230, i32 15)" [src/kernel/cnn.h:76]   --->   Operation 854 'bitselect' 'p_Result_211' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 855 [1/1] (0.65ns)   --->   "%Range1_all_ones_33 = icmp eq i4 %tmp_38, -1" [src/kernel/cnn.h:76]   --->   Operation 855 'icmp' 'Range1_all_ones_33' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 856 [1/1] (0.65ns)   --->   "%Range1_all_zeros_25 = icmp eq i4 %tmp_38, 0" [src/kernel/cnn.h:76]   --->   Operation 856 'icmp' 'Range1_all_zeros_25' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%deleted_zeros_16 = select i1 %carry_35, i1 %Range1_all_ones_33, i1 %Range1_all_zeros_25" [src/kernel/cnn.h:76]   --->   Operation 857 'select' 'deleted_zeros_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_11, i32 28)" [src/kernel/cnn.h:76]   --->   Operation 858 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%xor_ln779_12 = xor i1 %tmp_431, true" [src/kernel/cnn.h:76]   --->   Operation 859 'xor' 'xor_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%and_ln779_8 = and i1 %Range2_all_ones_33, %xor_ln779_12" [src/kernel/cnn.h:76]   --->   Operation 860 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%deleted_ones_24 = select i1 %carry_35, i1 %and_ln779_8, i1 %Range1_all_ones_33" [src/kernel/cnn.h:76]   --->   Operation 861 'select' 'deleted_ones_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node underflow_24)   --->   "%and_ln781_11 = and i1 %carry_35, %Range1_all_ones_33" [src/kernel/cnn.h:76]   --->   Operation 862 'and' 'and_ln781_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%xor_ln785_28 = xor i1 %deleted_zeros_16, true" [src/kernel/cnn.h:76]   --->   Operation 863 'xor' 'xor_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%or_ln785_12 = or i1 %p_Result_211, %xor_ln785_28" [src/kernel/cnn.h:76]   --->   Operation 864 'or' 'or_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node overflow_24)   --->   "%xor_ln785_29 = xor i1 %p_Result_209, true" [src/kernel/cnn.h:76]   --->   Operation 865 'xor' 'xor_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 866 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_24 = and i1 %or_ln785_12, %xor_ln785_29" [src/kernel/cnn.h:76]   --->   Operation 866 'and' 'overflow_24' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 867 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %p_Result_211, %deleted_ones_24" [src/kernel/cnn.h:76]   --->   Operation 867 'and' 'and_ln786_27' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node underflow_24)   --->   "%or_ln786_12 = or i1 %and_ln781_11, %and_ln786_27" [src/kernel/cnn.h:76]   --->   Operation 868 'or' 'or_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node underflow_24)   --->   "%xor_ln786_16 = xor i1 %or_ln786_12, true" [src/kernel/cnn.h:76]   --->   Operation 869 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 870 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_24 = and i1 %p_Result_209, %xor_ln786_16" [src/kernel/cnn.h:76]   --->   Operation 870 'and' 'underflow_24' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 871 [1/1] (0.12ns)   --->   "%or_ln340_31 = or i1 %underflow_24, %overflow_24" [src/kernel/cnn.h:76]   --->   Operation 871 'or' 'or_ln340_31' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 872 [1/1] (0.00ns)   --->   "br i1 %or_ln340_31, label %31, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:76]   --->   Operation 872 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 873 [1/1] (0.00ns)   --->   "br i1 %overflow_24, label %32, label %33" [src/kernel/cnn.h:76]   --->   Operation 873 'br' <Predicate = (or_ln340_31)> <Delay = 0.00>
ST_23 : Operation 874 [1/1] (0.00ns)   --->   "br i1 %underflow_24, label %34, label %._crit_edge3519" [src/kernel/cnn.h:76]   --->   Operation 874 'br' <Predicate = (or_ln340_31 & !overflow_24)> <Delay = 0.00>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 875 'br' <Predicate = (or_ln340_31 & !overflow_24)> <Delay = 0.00>

State 24 <SV = 20> <Delay = 1.15>
ST_24 : Operation 876 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:76]   --->   Operation 876 'store' <Predicate = (or_ln340_31 & !overflow_24 & underflow_24)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_24 : Operation 877 [1/1] (0.00ns)   --->   "br label %._crit_edge3519" [src/kernel/cnn.h:76]   --->   Operation 877 'br' <Predicate = (or_ln340_31 & !overflow_24 & underflow_24)> <Delay = 0.00>
ST_24 : Operation 878 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_o_V_addr_2, align 2" [src/kernel/cnn.h:76]   --->   Operation 878 'store' <Predicate = (or_ln340_31 & overflow_24)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_24 : Operation 879 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:76]   --->   Operation 879 'br' <Predicate = (or_ln340_31 & overflow_24)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.15>
ST_25 : Operation 880 [2/2] (1.15ns)   --->   "%p_Val2_s = load i16* %LSTM_f_V_addr_2, align 2" [src/kernel/cnn.h:80]   --->   Operation 880 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_25 : Operation 881 [1/1] (0.00ns)   --->   "%bf_V_addr = getelementptr [320 x i16]* %bf_V, i64 0, i64 %zext_ln66" [src/kernel/cnn.h:80]   --->   Operation 881 'getelementptr' 'bf_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 882 [2/2] (1.15ns)   --->   "%p_Val2_176 = load i16* %bf_V_addr, align 2" [src/kernel/cnn.h:80]   --->   Operation 882 'load' 'p_Val2_176' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 26 <SV = 9> <Delay = 1.76>
ST_26 : Operation 883 [1/2] (1.15ns)   --->   "%p_Val2_s = load i16* %LSTM_f_V_addr_2, align 2" [src/kernel/cnn.h:80]   --->   Operation 883 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_26 : Operation 884 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [src/kernel/cnn.h:80]   --->   Operation 884 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 885 [1/2] (1.15ns)   --->   "%p_Val2_176 = load i16* %bf_V_addr, align 2" [src/kernel/cnn.h:80]   --->   Operation 885 'load' 'p_Val2_176' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_26 : Operation 886 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_176 to i17" [src/kernel/cnn.h:80]   --->   Operation 886 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 887 [1/1] (0.60ns)   --->   "%ret_V_12 = add nsw i17 %rhs_V, %lhs_V" [src/kernel/cnn.h:80]   --->   Operation 887 'add' 'ret_V_12' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 888 [1/1] (0.00ns)   --->   "%p_Result_212 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_12, i32 16)" [src/kernel/cnn.h:80]   --->   Operation 888 'bitselect' 'p_Result_212' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 889 [1/1] (0.60ns)   --->   "%p_Val2_178 = add i16 %p_Val2_s, %p_Val2_176" [src/kernel/cnn.h:80]   --->   Operation 889 'add' 'p_Val2_178' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 890 [1/1] (0.00ns)   --->   "%p_Result_213 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_178, i32 15)" [src/kernel/cnn.h:80]   --->   Operation 890 'bitselect' 'p_Result_213' <Predicate = true> <Delay = 0.00>

State 27 <SV = 10> <Delay = 1.15>
ST_27 : Operation 891 [1/1] (1.15ns)   --->   "store i16 %p_Val2_178, i16* %LSTM_f_V_addr_2, align 2" [src/kernel/cnn.h:80]   --->   Operation 891 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_27 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node overflow_14)   --->   "%xor_ln785_16 = xor i1 %p_Result_212, true" [src/kernel/cnn.h:80]   --->   Operation 892 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_14 = and i1 %p_Result_213, %xor_ln785_16" [src/kernel/cnn.h:80]   --->   Operation 893 'and' 'overflow_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node underflow_14)   --->   "%xor_ln786 = xor i1 %p_Result_213, true" [src/kernel/cnn.h:80]   --->   Operation 894 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 895 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_14 = and i1 %p_Result_212, %xor_ln786" [src/kernel/cnn.h:80]   --->   Operation 895 'and' 'underflow_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 896 [1/1] (0.12ns)   --->   "%xor_ln340_6 = xor i1 %p_Result_212, %p_Result_213" [src/kernel/cnn.h:80]   --->   Operation 896 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 897 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_6, label %35, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv" [src/kernel/cnn.h:80]   --->   Operation 897 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 898 [1/1] (0.00ns)   --->   "br i1 %overflow_14, label %36, label %37" [src/kernel/cnn.h:80]   --->   Operation 898 'br' <Predicate = (xor_ln340_6)> <Delay = 0.00>
ST_27 : Operation 899 [1/1] (0.00ns)   --->   "br i1 %underflow_14, label %38, label %._crit_edge3521" [src/kernel/cnn.h:80]   --->   Operation 899 'br' <Predicate = (xor_ln340_6 & !overflow_14)> <Delay = 0.00>

State 28 <SV = 11> <Delay = 1.15>
ST_28 : Operation 900 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_f_V_addr_2, align 2" [src/kernel/cnn.h:80]   --->   Operation 900 'store' <Predicate = (xor_ln340_6 & !overflow_14 & underflow_14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_28 : Operation 901 [1/1] (0.00ns)   --->   "br label %._crit_edge3521" [src/kernel/cnn.h:80]   --->   Operation 901 'br' <Predicate = (xor_ln340_6 & !overflow_14 & underflow_14)> <Delay = 0.00>
ST_28 : Operation 902 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv"   --->   Operation 902 'br' <Predicate = (xor_ln340_6 & !overflow_14)> <Delay = 0.00>
ST_28 : Operation 903 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_f_V_addr_2, align 2" [src/kernel/cnn.h:80]   --->   Operation 903 'store' <Predicate = (xor_ln340_6 & overflow_14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_28 : Operation 904 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv" [src/kernel/cnn.h:80]   --->   Operation 904 'br' <Predicate = (xor_ln340_6 & overflow_14)> <Delay = 0.00>
ST_28 : Operation 905 [2/2] (1.15ns)   --->   "%p_Val2_184 = load i16* %LSTM_g_V_addr_1, align 2" [src/kernel/cnn.h:81]   --->   Operation 905 'load' 'p_Val2_184' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_28 : Operation 906 [1/1] (0.00ns)   --->   "%bg_V_addr = getelementptr [320 x i16]* %bg_V, i64 0, i64 %zext_ln66" [src/kernel/cnn.h:81]   --->   Operation 906 'getelementptr' 'bg_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 907 [2/2] (1.15ns)   --->   "%p_Val2_185 = load i16* %bg_V_addr, align 2" [src/kernel/cnn.h:81]   --->   Operation 907 'load' 'p_Val2_185' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 29 <SV = 12> <Delay = 1.76>
ST_29 : Operation 908 [1/2] (1.15ns)   --->   "%p_Val2_184 = load i16* %LSTM_g_V_addr_1, align 2" [src/kernel/cnn.h:81]   --->   Operation 908 'load' 'p_Val2_184' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_29 : Operation 909 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %p_Val2_184 to i17" [src/kernel/cnn.h:81]   --->   Operation 909 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 910 [1/2] (1.15ns)   --->   "%p_Val2_185 = load i16* %bg_V_addr, align 2" [src/kernel/cnn.h:81]   --->   Operation 910 'load' 'p_Val2_185' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_29 : Operation 911 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_185 to i17" [src/kernel/cnn.h:81]   --->   Operation 911 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 912 [1/1] (0.60ns)   --->   "%ret_V_13 = add nsw i17 %rhs_V_2, %lhs_V_5" [src/kernel/cnn.h:81]   --->   Operation 912 'add' 'ret_V_13' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "%p_Result_214 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_13, i32 16)" [src/kernel/cnn.h:81]   --->   Operation 913 'bitselect' 'p_Result_214' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 914 [1/1] (0.60ns)   --->   "%p_Val2_187 = add i16 %p_Val2_184, %p_Val2_185" [src/kernel/cnn.h:81]   --->   Operation 914 'add' 'p_Val2_187' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [1/1] (0.00ns)   --->   "%p_Result_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_187, i32 15)" [src/kernel/cnn.h:81]   --->   Operation 915 'bitselect' 'p_Result_215' <Predicate = true> <Delay = 0.00>

State 30 <SV = 13> <Delay = 1.15>
ST_30 : Operation 916 [1/1] (1.15ns)   --->   "store i16 %p_Val2_187, i16* %LSTM_g_V_addr_1, align 2" [src/kernel/cnn.h:81]   --->   Operation 916 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_30 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node overflow_15)   --->   "%xor_ln785_17 = xor i1 %p_Result_214, true" [src/kernel/cnn.h:81]   --->   Operation 917 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 918 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_15 = and i1 %p_Result_215, %xor_ln785_17" [src/kernel/cnn.h:81]   --->   Operation 918 'and' 'overflow_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node underflow_15)   --->   "%xor_ln786_6 = xor i1 %p_Result_215, true" [src/kernel/cnn.h:81]   --->   Operation 919 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 920 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_15 = and i1 %p_Result_214, %xor_ln786_6" [src/kernel/cnn.h:81]   --->   Operation 920 'and' 'underflow_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 921 [1/1] (0.12ns)   --->   "%xor_ln340_7 = xor i1 %p_Result_214, %p_Result_215" [src/kernel/cnn.h:81]   --->   Operation 921 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 922 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_7, label %39, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv" [src/kernel/cnn.h:81]   --->   Operation 922 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 923 [1/1] (0.00ns)   --->   "br i1 %overflow_15, label %40, label %41" [src/kernel/cnn.h:81]   --->   Operation 923 'br' <Predicate = (xor_ln340_7)> <Delay = 0.00>
ST_30 : Operation 924 [1/1] (0.00ns)   --->   "br i1 %underflow_15, label %42, label %._crit_edge3523" [src/kernel/cnn.h:81]   --->   Operation 924 'br' <Predicate = (xor_ln340_7 & !overflow_15)> <Delay = 0.00>

State 31 <SV = 14> <Delay = 1.15>
ST_31 : Operation 925 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_g_V_addr_1, align 2" [src/kernel/cnn.h:81]   --->   Operation 925 'store' <Predicate = (xor_ln340_7 & !overflow_15 & underflow_15)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_31 : Operation 926 [1/1] (0.00ns)   --->   "br label %._crit_edge3523" [src/kernel/cnn.h:81]   --->   Operation 926 'br' <Predicate = (xor_ln340_7 & !overflow_15 & underflow_15)> <Delay = 0.00>
ST_31 : Operation 927 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv"   --->   Operation 927 'br' <Predicate = (xor_ln340_7 & !overflow_15)> <Delay = 0.00>
ST_31 : Operation 928 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_g_V_addr_1, align 2" [src/kernel/cnn.h:81]   --->   Operation 928 'store' <Predicate = (xor_ln340_7 & overflow_15)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_31 : Operation 929 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv" [src/kernel/cnn.h:81]   --->   Operation 929 'br' <Predicate = (xor_ln340_7 & overflow_15)> <Delay = 0.00>
ST_31 : Operation 930 [2/2] (1.15ns)   --->   "%p_Val2_193 = load i16* %LSTM_i_V_addr_1, align 2" [src/kernel/cnn.h:82]   --->   Operation 930 'load' 'p_Val2_193' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_31 : Operation 931 [1/1] (0.00ns)   --->   "%bi_V_addr = getelementptr [320 x i16]* %bi_V, i64 0, i64 %zext_ln66" [src/kernel/cnn.h:82]   --->   Operation 931 'getelementptr' 'bi_V_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 932 [2/2] (1.15ns)   --->   "%p_Val2_194 = load i16* %bi_V_addr, align 2" [src/kernel/cnn.h:82]   --->   Operation 932 'load' 'p_Val2_194' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 32 <SV = 15> <Delay = 1.76>
ST_32 : Operation 933 [1/2] (1.15ns)   --->   "%p_Val2_193 = load i16* %LSTM_i_V_addr_1, align 2" [src/kernel/cnn.h:82]   --->   Operation 933 'load' 'p_Val2_193' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_32 : Operation 934 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i16 %p_Val2_193 to i17" [src/kernel/cnn.h:82]   --->   Operation 934 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 935 [1/2] (1.15ns)   --->   "%p_Val2_194 = load i16* %bi_V_addr, align 2" [src/kernel/cnn.h:82]   --->   Operation 935 'load' 'p_Val2_194' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_32 : Operation 936 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_194 to i17" [src/kernel/cnn.h:82]   --->   Operation 936 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 937 [1/1] (0.60ns)   --->   "%ret_V_14 = add nsw i17 %rhs_V_3, %lhs_V_7" [src/kernel/cnn.h:82]   --->   Operation 937 'add' 'ret_V_14' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_216 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_14, i32 16)" [src/kernel/cnn.h:82]   --->   Operation 938 'bitselect' 'p_Result_216' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 939 [1/1] (0.60ns)   --->   "%p_Val2_196 = add i16 %p_Val2_193, %p_Val2_194" [src/kernel/cnn.h:82]   --->   Operation 939 'add' 'p_Val2_196' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 940 [1/1] (0.00ns)   --->   "%p_Result_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_196, i32 15)" [src/kernel/cnn.h:82]   --->   Operation 940 'bitselect' 'p_Result_217' <Predicate = true> <Delay = 0.00>

State 33 <SV = 16> <Delay = 1.15>
ST_33 : Operation 941 [1/1] (1.15ns)   --->   "store i16 %p_Val2_196, i16* %LSTM_i_V_addr_1, align 2" [src/kernel/cnn.h:82]   --->   Operation 941 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_33 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node overflow_17)   --->   "%xor_ln785_30 = xor i1 %p_Result_216, true" [src/kernel/cnn.h:82]   --->   Operation 942 'xor' 'xor_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 943 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_17 = and i1 %p_Result_217, %xor_ln785_30" [src/kernel/cnn.h:82]   --->   Operation 943 'and' 'overflow_17' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node underflow_17)   --->   "%xor_ln786_8 = xor i1 %p_Result_217, true" [src/kernel/cnn.h:82]   --->   Operation 944 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 945 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_17 = and i1 %p_Result_216, %xor_ln786_8" [src/kernel/cnn.h:82]   --->   Operation 945 'and' 'underflow_17' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 946 [1/1] (0.12ns)   --->   "%xor_ln340_8 = xor i1 %p_Result_216, %p_Result_217" [src/kernel/cnn.h:82]   --->   Operation 946 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 947 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_8, label %43, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv" [src/kernel/cnn.h:82]   --->   Operation 947 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 948 [1/1] (0.00ns)   --->   "br i1 %overflow_17, label %44, label %45" [src/kernel/cnn.h:82]   --->   Operation 948 'br' <Predicate = (xor_ln340_8)> <Delay = 0.00>
ST_33 : Operation 949 [1/1] (0.00ns)   --->   "br i1 %underflow_17, label %46, label %._crit_edge3525" [src/kernel/cnn.h:82]   --->   Operation 949 'br' <Predicate = (xor_ln340_8 & !overflow_17)> <Delay = 0.00>

State 34 <SV = 17> <Delay = 1.15>
ST_34 : Operation 950 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_i_V_addr_1, align 2" [src/kernel/cnn.h:82]   --->   Operation 950 'store' <Predicate = (xor_ln340_8 & !overflow_17 & underflow_17)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_34 : Operation 951 [1/1] (0.00ns)   --->   "br label %._crit_edge3525" [src/kernel/cnn.h:82]   --->   Operation 951 'br' <Predicate = (xor_ln340_8 & !overflow_17 & underflow_17)> <Delay = 0.00>
ST_34 : Operation 952 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv"   --->   Operation 952 'br' <Predicate = (xor_ln340_8 & !overflow_17)> <Delay = 0.00>
ST_34 : Operation 953 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_i_V_addr_1, align 2" [src/kernel/cnn.h:82]   --->   Operation 953 'store' <Predicate = (xor_ln340_8 & overflow_17)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_34 : Operation 954 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv" [src/kernel/cnn.h:82]   --->   Operation 954 'br' <Predicate = (xor_ln340_8 & overflow_17)> <Delay = 0.00>
ST_34 : Operation 955 [2/2] (1.15ns)   --->   "%p_Val2_202 = load i16* %LSTM_o_V_addr_1, align 2" [src/kernel/cnn.h:83]   --->   Operation 955 'load' 'p_Val2_202' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_34 : Operation 956 [1/1] (0.00ns)   --->   "%bo_V_addr = getelementptr [320 x i16]* %bo_V, i64 0, i64 %zext_ln66" [src/kernel/cnn.h:83]   --->   Operation 956 'getelementptr' 'bo_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 957 [2/2] (1.15ns)   --->   "%p_Val2_203 = load i16* %bo_V_addr, align 2" [src/kernel/cnn.h:83]   --->   Operation 957 'load' 'p_Val2_203' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 35 <SV = 18> <Delay = 1.76>
ST_35 : Operation 958 [1/2] (1.15ns)   --->   "%p_Val2_202 = load i16* %LSTM_o_V_addr_1, align 2" [src/kernel/cnn.h:83]   --->   Operation 958 'load' 'p_Val2_202' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_35 : Operation 959 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i16 %p_Val2_202 to i17" [src/kernel/cnn.h:83]   --->   Operation 959 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 960 [1/2] (1.15ns)   --->   "%p_Val2_203 = load i16* %bo_V_addr, align 2" [src/kernel/cnn.h:83]   --->   Operation 960 'load' 'p_Val2_203' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_35 : Operation 961 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %p_Val2_203 to i17" [src/kernel/cnn.h:83]   --->   Operation 961 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 962 [1/1] (0.60ns)   --->   "%ret_V_15 = add nsw i17 %rhs_V_4, %lhs_V_9" [src/kernel/cnn.h:83]   --->   Operation 962 'add' 'ret_V_15' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 963 [1/1] (0.00ns)   --->   "%p_Result_218 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_15, i32 16)" [src/kernel/cnn.h:83]   --->   Operation 963 'bitselect' 'p_Result_218' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 964 [1/1] (0.60ns)   --->   "%p_Val2_205 = add i16 %p_Val2_202, %p_Val2_203" [src/kernel/cnn.h:83]   --->   Operation 964 'add' 'p_Val2_205' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 965 [1/1] (0.00ns)   --->   "%p_Result_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_205, i32 15)" [src/kernel/cnn.h:83]   --->   Operation 965 'bitselect' 'p_Result_219' <Predicate = true> <Delay = 0.00>

State 36 <SV = 19> <Delay = 1.15>
ST_36 : Operation 966 [1/1] (1.15ns)   --->   "store i16 %p_Val2_205, i16* %LSTM_o_V_addr_1, align 2" [src/kernel/cnn.h:83]   --->   Operation 966 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_36 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node overflow_19)   --->   "%xor_ln785_31 = xor i1 %p_Result_218, true" [src/kernel/cnn.h:83]   --->   Operation 967 'xor' 'xor_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 968 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_19 = and i1 %p_Result_219, %xor_ln785_31" [src/kernel/cnn.h:83]   --->   Operation 968 'and' 'overflow_19' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node underflow_19)   --->   "%xor_ln786_9 = xor i1 %p_Result_219, true" [src/kernel/cnn.h:83]   --->   Operation 969 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 970 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_19 = and i1 %p_Result_218, %xor_ln786_9" [src/kernel/cnn.h:83]   --->   Operation 970 'and' 'underflow_19' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 971 [1/1] (0.12ns)   --->   "%xor_ln340_9 = xor i1 %p_Result_218, %p_Result_219" [src/kernel/cnn.h:83]   --->   Operation 971 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 972 [1/1] (0.00ns)   --->   "br i1 %xor_ln340_9, label %47, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:83]   --->   Operation 972 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 973 [1/1] (0.00ns)   --->   "br i1 %overflow_19, label %48, label %49" [src/kernel/cnn.h:83]   --->   Operation 973 'br' <Predicate = (xor_ln340_9)> <Delay = 0.00>
ST_36 : Operation 974 [1/1] (0.00ns)   --->   "br i1 %underflow_19, label %50, label %._crit_edge3527" [src/kernel/cnn.h:83]   --->   Operation 974 'br' <Predicate = (xor_ln340_9 & !overflow_19)> <Delay = 0.00>

State 37 <SV = 20> <Delay = 1.15>
ST_37 : Operation 975 [1/1] (1.15ns)   --->   "store i16 -32768, i16* %LSTM_o_V_addr_1, align 2" [src/kernel/cnn.h:83]   --->   Operation 975 'store' <Predicate = (xor_ln340_9 & !overflow_19 & underflow_19)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_37 : Operation 976 [1/1] (0.00ns)   --->   "br label %._crit_edge3527" [src/kernel/cnn.h:83]   --->   Operation 976 'br' <Predicate = (xor_ln340_9 & !overflow_19 & underflow_19)> <Delay = 0.00>
ST_37 : Operation 977 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 977 'br' <Predicate = (xor_ln340_9 & !overflow_19)> <Delay = 0.00>
ST_37 : Operation 978 [1/1] (1.15ns)   --->   "store i16 32767, i16* %LSTM_o_V_addr_1, align 2" [src/kernel/cnn.h:83]   --->   Operation 978 'store' <Predicate = (xor_ln340_9 & overflow_19)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_37 : Operation 979 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/kernel/cnn.h:83]   --->   Operation 979 'br' <Predicate = (xor_ln340_9 & overflow_19)> <Delay = 0.00>
ST_37 : Operation 980 [1/1] (0.00ns)   --->   "br label %.preheader3480" [src/kernel/cnn.h:62]   --->   Operation 980 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 6> <Delay = 1.76>
ST_38 : Operation 981 [1/1] (0.00ns)   --->   "%k6_0 = phi i9 [ %k_1, %hls_label_0 ], [ 0, %.preheader3478.preheader ]"   --->   Operation 981 'phi' 'k6_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 982 [1/1] (0.59ns)   --->   "%icmp_ln87 = icmp eq i9 %k6_0, -192" [src/kernel/cnn.h:87]   --->   Operation 982 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 983 [1/1] (0.00ns)   --->   "%empty_290 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 983 'speclooptripcount' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 984 [1/1] (0.51ns)   --->   "%k_1 = add i9 %k6_0, 1" [src/kernel/cnn.h:87]   --->   Operation 984 'add' 'k_1' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 985 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %51, label %hls_label_0" [src/kernel/cnn.h:87]   --->   Operation 985 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %k6_0 to i64" [src/kernel/cnn.h:93]   --->   Operation 986 'zext' 'zext_ln93' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln935 = zext i9 %k6_0 to i16" [src/kernel/cnn.h:93]   --->   Operation 987 'zext' 'zext_ln935' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 988 [1/1] (0.60ns)   --->   "%add_ln935 = add i16 %zext_ln935, %add_ln203_99" [src/kernel/cnn.h:93]   --->   Operation 988 'add' 'add_ln935' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln935_1 = zext i16 %add_ln935 to i64" [src/kernel/cnn.h:93]   --->   Operation 989 'zext' 'zext_ln935_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 990 [1/1] (0.00ns)   --->   "%LSTM_f_V_addr_1 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln935_1" [src/kernel/cnn.h:93]   --->   Operation 990 'getelementptr' 'LSTM_f_V_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 991 [1/1] (0.60ns)   --->   "%add_ln935_1 = add i16 %zext_ln935, %add_ln203_98" [src/kernel/cnn.h:97]   --->   Operation 991 'add' 'add_ln935_1' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln935_2 = zext i16 %add_ln935_1 to i64" [src/kernel/cnn.h:97]   --->   Operation 992 'zext' 'zext_ln935_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%LSTM_g_V_addr_3 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln935_2" [src/kernel/cnn.h:97]   --->   Operation 993 'getelementptr' 'LSTM_g_V_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 994 [1/1] (0.60ns)   --->   "%add_ln935_2 = add i16 %zext_ln935, %add_ln203_97" [src/kernel/cnn.h:100]   --->   Operation 994 'add' 'add_ln935_2' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln935_3 = zext i16 %add_ln935_2 to i64" [src/kernel/cnn.h:100]   --->   Operation 995 'zext' 'zext_ln935_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 996 [1/1] (0.00ns)   --->   "%LSTM_i_V_addr_3 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln935_3" [src/kernel/cnn.h:100]   --->   Operation 996 'getelementptr' 'LSTM_i_V_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 997 [1/1] (0.60ns)   --->   "%add_ln935_3 = add i16 %zext_ln935, %add_ln203_96" [src/kernel/cnn.h:103]   --->   Operation 997 'add' 'add_ln935_3' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln935_4 = zext i16 %add_ln935_3 to i64" [src/kernel/cnn.h:103]   --->   Operation 998 'zext' 'zext_ln935_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 999 [1/1] (0.00ns)   --->   "%LSTM_o_V_addr_3 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln935_4" [src/kernel/cnn.h:103]   --->   Operation 999 'getelementptr' 'LSTM_o_V_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 1000 [2/2] (1.15ns)   --->   "%tmp_V_37 = load i16* %LSTM_f_V_addr_1, align 2" [src/kernel/cnn.h:93]   --->   Operation 1000 'load' 'tmp_V_37' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_38 : Operation 1001 [2/2] (1.15ns)   --->   "%tmp_V_39 = load i16* %LSTM_g_V_addr_3, align 2" [src/kernel/cnn.h:97]   --->   Operation 1001 'load' 'tmp_V_39' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_38 : Operation 1002 [2/2] (1.15ns)   --->   "%tmp_V_41 = load i16* %LSTM_i_V_addr_3, align 2" [src/kernel/cnn.h:100]   --->   Operation 1002 'load' 'tmp_V_41' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_38 : Operation 1003 [2/2] (1.15ns)   --->   "%tmp_V_43 = load i16* %LSTM_o_V_addr_3, align 2" [src/kernel/cnn.h:103]   --->   Operation 1003 'load' 'tmp_V_43' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_38 : Operation 1004 [1/1] (0.00ns)   --->   "%c_prev_V_addr_1 = getelementptr [320 x i16]* %c_prev_V, i64 0, i64 %zext_ln93" [src/kernel/cnn.h:110]   --->   Operation 1004 'getelementptr' 'c_prev_V_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 1005 [2/2] (1.15ns)   --->   "%c_prev_V_load = load i16* %c_prev_V_addr_1, align 2" [src/kernel/cnn.h:110]   --->   Operation 1005 'load' 'c_prev_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_38 : Operation 1006 [1/1] (0.00ns)   --->   "%in_V_addr_3 = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln93" [src/kernel/cnn.h:120]   --->   Operation 1006 'getelementptr' 'in_V_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 1007 [2/2] (1.15ns)   --->   "%in_V_load_1 = load i16* %in_V_addr_3, align 2" [src/kernel/cnn.h:120]   --->   Operation 1007 'load' 'in_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_38 : Operation 1008 [1/1] (0.00ns)   --->   "%h_prev_V_addr_2 = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln93" [src/kernel/cnn.h:121]   --->   Operation 1008 'getelementptr' 'h_prev_V_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_38 : Operation 1009 [2/2] (1.15ns)   --->   "%h_prev_V_load_1 = load i16* %h_prev_V_addr_2, align 2" [src/kernel/cnn.h:121]   --->   Operation 1009 'load' 'h_prev_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 39 <SV = 7> <Delay = 2.31>
ST_39 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i9 %k6_0 to i10" [src/kernel/cnn.h:87]   --->   Operation 1010 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i19 %add_ln203 to i9" [src/kernel/cnn.h:120]   --->   Operation 1011 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1012 [1/1] (0.21ns)   --->   "%or_ln203 = or i9 %trunc_ln203, %k6_0" [src/kernel/cnn.h:120]   --->   Operation 1012 'or' 'or_ln203' <Predicate = (!icmp_ln87)> <Delay = 0.21> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_294 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %add_ln203, i32 9, i32 18)" [src/kernel/cnn.h:120]   --->   Operation 1013 'partselect' 'tmp_294' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_295 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_294, i9 %or_ln203)" [src/kernel/cnn.h:120]   --->   Operation 1014 'bitconcatenate' 'tmp_295' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln203_256 = zext i19 %tmp_295 to i64" [src/kernel/cnn.h:120]   --->   Operation 1015 'zext' 'zext_ln203_256' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1016 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_256" [src/kernel/cnn.h:120]   --->   Operation 1016 'getelementptr' 'LSTM_cache_V_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1017 [1/2] (1.15ns)   --->   "%tmp_V_37 = load i16* %LSTM_f_V_addr_1, align 2" [src/kernel/cnn.h:93]   --->   Operation 1017 'load' 'tmp_V_37' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1018 [1/1] (0.00ns)   --->   "%p_Result_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_37, i32 15)" [src/kernel/cnn.h:93]   --->   Operation 1018 'bitselect' 'p_Result_220' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1019 [1/1] (0.60ns)   --->   "%tmp_V = sub i16 0, %tmp_V_37" [src/kernel/cnn.h:93]   --->   Operation 1019 'sub' 'tmp_V' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1020 [1/2] (1.15ns)   --->   "%tmp_V_39 = load i16* %LSTM_g_V_addr_3, align 2" [src/kernel/cnn.h:97]   --->   Operation 1020 'load' 'tmp_V_39' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1021 [1/1] (0.00ns)   --->   "%p_Result_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_39, i32 15)" [src/kernel/cnn.h:97]   --->   Operation 1021 'bitselect' 'p_Result_227' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1022 [1/1] (0.60ns)   --->   "%tmp_V_23 = sub i16 0, %tmp_V_39" [src/kernel/cnn.h:97]   --->   Operation 1022 'sub' 'tmp_V_23' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1023 [1/2] (1.15ns)   --->   "%tmp_V_41 = load i16* %LSTM_i_V_addr_3, align 2" [src/kernel/cnn.h:100]   --->   Operation 1023 'load' 'tmp_V_41' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1024 [1/1] (0.00ns)   --->   "%p_Result_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_41, i32 15)" [src/kernel/cnn.h:100]   --->   Operation 1024 'bitselect' 'p_Result_234' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1025 [1/1] (0.60ns)   --->   "%tmp_V_26 = sub i16 0, %tmp_V_41" [src/kernel/cnn.h:100]   --->   Operation 1025 'sub' 'tmp_V_26' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1026 [1/2] (1.15ns)   --->   "%tmp_V_43 = load i16* %LSTM_o_V_addr_3, align 2" [src/kernel/cnn.h:103]   --->   Operation 1026 'load' 'tmp_V_43' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1027 [1/1] (0.00ns)   --->   "%p_Result_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_43, i32 15)" [src/kernel/cnn.h:103]   --->   Operation 1027 'bitselect' 'p_Result_241' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1028 [1/2] (1.15ns)   --->   "%c_prev_V_load = load i16* %c_prev_V_addr_1, align 2" [src/kernel/cnn.h:110]   --->   Operation 1028 'load' 'c_prev_V_load' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1029 [1/2] (1.15ns)   --->   "%in_V_load_1 = load i16* %in_V_addr_3, align 2" [src/kernel/cnn.h:120]   --->   Operation 1029 'load' 'in_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1030 [1/1] (1.15ns)   --->   "store i16 %in_V_load_1, i16* %LSTM_cache_V_addr, align 2" [src/kernel/cnn.h:120]   --->   Operation 1030 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1031 [1/1] (0.54ns)   --->   "%add_ln121 = add i10 320, %zext_ln87_2" [src/kernel/cnn.h:121]   --->   Operation 1031 'add' 'add_ln121' <Predicate = (!icmp_ln87)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln203_257 = zext i10 %add_ln121 to i19" [src/kernel/cnn.h:121]   --->   Operation 1032 'zext' 'zext_ln203_257' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1033 [1/1] (0.56ns)   --->   "%add_ln203_104 = add i19 %zext_ln203_257, %add_ln203" [src/kernel/cnn.h:121]   --->   Operation 1033 'add' 'add_ln203_104' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln203_258 = zext i19 %add_ln203_104 to i64" [src/kernel/cnn.h:121]   --->   Operation 1034 'zext' 'zext_ln203_258' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1035 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_1 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_258" [src/kernel/cnn.h:121]   --->   Operation 1035 'getelementptr' 'LSTM_cache_V_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_39 : Operation 1036 [1/2] (1.15ns)   --->   "%h_prev_V_load_1 = load i16* %h_prev_V_addr_2, align 2" [src/kernel/cnn.h:121]   --->   Operation 1036 'load' 'h_prev_V_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_39 : Operation 1037 [1/1] (1.15ns)   --->   "store i16 %h_prev_V_load_1, i16* %LSTM_cache_V_addr_1, align 2" [src/kernel/cnn.h:121]   --->   Operation 1037 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 40 <SV = 8> <Delay = 2.42>
ST_40 : Operation 1038 [1/1] (0.67ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_37, 0" [src/kernel/cnn.h:93]   --->   Operation 1038 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1039 [1/1] (0.24ns)   --->   "%tmp_V_38 = select i1 %p_Result_220, i16 %tmp_V, i16 %tmp_V_37" [src/kernel/cnn.h:93]   --->   Operation 1039 'select' 'tmp_V_38' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1040 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_38, i32 15, i32 0) nounwind" [src/kernel/cnn.h:93]   --->   Operation 1040 'partselect' 'p_Result_s' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1041 [1/1] (0.00ns)   --->   "%p_Result_221 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [src/kernel/cnn.h:93]   --->   Operation 1041 'bitconcatenate' 'p_Result_221' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1042 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_221, i1 true) nounwind" [src/kernel/cnn.h:93]   --->   Operation 1042 'cttz' 'l' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1043 [1/1] (0.66ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [src/kernel/cnn.h:93]   --->   Operation 1043 'sub' 'sub_ln944' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [src/kernel/cnn.h:93]   --->   Operation 1044 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1045 [1/1] (0.66ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [src/kernel/cnn.h:93]   --->   Operation 1045 'add' 'lsb_index' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_297 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [src/kernel/cnn.h:93]   --->   Operation 1046 'partselect' 'tmp_297' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [src/kernel/cnn.h:93]   --->   Operation 1047 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [src/kernel/cnn.h:93]   --->   Operation 1048 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1049 [1/1] (0.67ns)   --->   "%icmp_ln935_2 = icmp eq i16 %tmp_V_39, 0" [src/kernel/cnn.h:97]   --->   Operation 1049 'icmp' 'icmp_ln935_2' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1050 [1/1] (0.24ns)   --->   "%tmp_V_40 = select i1 %p_Result_227, i16 %tmp_V_23, i16 %tmp_V_39" [src/kernel/cnn.h:97]   --->   Operation 1050 'select' 'tmp_V_40' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1051 [1/1] (0.00ns)   --->   "%p_Result_109 = call i16 @llvm.part.select.i16(i16 %tmp_V_40, i32 15, i32 0) nounwind" [src/kernel/cnn.h:97]   --->   Operation 1051 'partselect' 'p_Result_109' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1052 [1/1] (0.00ns)   --->   "%p_Result_228 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_109)" [src/kernel/cnn.h:97]   --->   Operation 1052 'bitconcatenate' 'p_Result_228' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1053 [1/1] (0.84ns)   --->   "%l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_228, i1 true) nounwind" [src/kernel/cnn.h:97]   --->   Operation 1053 'cttz' 'l_2' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1054 [1/1] (0.66ns)   --->   "%sub_ln944_2 = sub nsw i32 16, %l_2" [src/kernel/cnn.h:97]   --->   Operation 1054 'sub' 'sub_ln944_2' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln944_2 = trunc i32 %sub_ln944_2 to i16" [src/kernel/cnn.h:97]   --->   Operation 1055 'trunc' 'trunc_ln944_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1056 [1/1] (0.66ns)   --->   "%lsb_index_2 = add nsw i32 -24, %sub_ln944_2" [src/kernel/cnn.h:97]   --->   Operation 1056 'add' 'lsb_index_2' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_311 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_2, i32 1, i32 31)" [src/kernel/cnn.h:97]   --->   Operation 1057 'partselect' 'tmp_311' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_2 to i5" [src/kernel/cnn.h:97]   --->   Operation 1058 'trunc' 'trunc_ln947_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1059 [1/1] (0.34ns)   --->   "%sub_ln947_2 = sub i5 9, %trunc_ln947_2" [src/kernel/cnn.h:97]   --->   Operation 1059 'sub' 'sub_ln947_2' <Predicate = (!icmp_ln87)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_2 to i8" [src/kernel/cnn.h:97]   --->   Operation 1060 'trunc' 'trunc_ln943_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1061 [1/1] (0.67ns)   --->   "%icmp_ln935_3 = icmp eq i16 %tmp_V_41, 0" [src/kernel/cnn.h:100]   --->   Operation 1061 'icmp' 'icmp_ln935_3' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1062 [1/1] (0.24ns)   --->   "%tmp_V_42 = select i1 %p_Result_234, i16 %tmp_V_26, i16 %tmp_V_41" [src/kernel/cnn.h:100]   --->   Operation 1062 'select' 'tmp_V_42' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1063 [1/1] (0.00ns)   --->   "%p_Result_120 = call i16 @llvm.part.select.i16(i16 %tmp_V_42, i32 15, i32 0) nounwind" [src/kernel/cnn.h:100]   --->   Operation 1063 'partselect' 'p_Result_120' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_235 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_120)" [src/kernel/cnn.h:100]   --->   Operation 1064 'bitconcatenate' 'p_Result_235' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1065 [1/1] (0.84ns)   --->   "%l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_235, i1 true) nounwind" [src/kernel/cnn.h:100]   --->   Operation 1065 'cttz' 'l_3' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1066 [1/1] (0.66ns)   --->   "%sub_ln944_3 = sub nsw i32 16, %l_3" [src/kernel/cnn.h:100]   --->   Operation 1066 'sub' 'sub_ln944_3' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln944_3 = trunc i32 %sub_ln944_3 to i16" [src/kernel/cnn.h:100]   --->   Operation 1067 'trunc' 'trunc_ln944_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1068 [1/1] (0.66ns)   --->   "%lsb_index_3 = add nsw i32 -24, %sub_ln944_3" [src/kernel/cnn.h:100]   --->   Operation 1068 'add' 'lsb_index_3' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_325 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_3, i32 1, i32 31)" [src/kernel/cnn.h:100]   --->   Operation 1069 'partselect' 'tmp_325' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln944_3 to i5" [src/kernel/cnn.h:100]   --->   Operation 1070 'trunc' 'trunc_ln947_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1071 [1/1] (0.34ns)   --->   "%sub_ln947_3 = sub i5 9, %trunc_ln947_3" [src/kernel/cnn.h:100]   --->   Operation 1071 'sub' 'sub_ln947_3' <Predicate = (!icmp_ln87)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_3 to i8" [src/kernel/cnn.h:100]   --->   Operation 1072 'trunc' 'trunc_ln943_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1073 [1/1] (0.67ns)   --->   "%icmp_ln935_4 = icmp eq i16 %tmp_V_43, 0" [src/kernel/cnn.h:103]   --->   Operation 1073 'icmp' 'icmp_ln935_4' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1074 [1/1] (0.60ns)   --->   "%tmp_V_29 = sub i16 0, %tmp_V_43" [src/kernel/cnn.h:103]   --->   Operation 1074 'sub' 'tmp_V_29' <Predicate = (!icmp_ln87 & p_Result_241)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1075 [1/1] (0.24ns)   --->   "%tmp_V_44 = select i1 %p_Result_241, i16 %tmp_V_29, i16 %tmp_V_43" [src/kernel/cnn.h:103]   --->   Operation 1075 'select' 'tmp_V_44' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_131 = call i16 @llvm.part.select.i16(i16 %tmp_V_44, i32 15, i32 0) nounwind" [src/kernel/cnn.h:103]   --->   Operation 1076 'partselect' 'p_Result_131' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1077 [1/1] (0.00ns)   --->   "%p_Result_242 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_131)" [src/kernel/cnn.h:103]   --->   Operation 1077 'bitconcatenate' 'p_Result_242' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1078 [1/1] (0.84ns)   --->   "%l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_242, i1 true) nounwind" [src/kernel/cnn.h:103]   --->   Operation 1078 'cttz' 'l_4' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_4 to i8" [src/kernel/cnn.h:103]   --->   Operation 1079 'trunc' 'trunc_ln943_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1080 [1/1] (0.54ns)   --->   "%add_ln122 = add i10 -384, %zext_ln87_2" [src/kernel/cnn.h:122]   --->   Operation 1080 'add' 'add_ln122' <Predicate = (!icmp_ln87)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln203_259 = zext i10 %add_ln122 to i19" [src/kernel/cnn.h:122]   --->   Operation 1081 'zext' 'zext_ln203_259' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1082 [1/1] (0.56ns)   --->   "%add_ln203_105 = add i19 %zext_ln203_259, %add_ln203" [src/kernel/cnn.h:122]   --->   Operation 1082 'add' 'add_ln203_105' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln203_260 = zext i19 %add_ln203_105 to i64" [src/kernel/cnn.h:122]   --->   Operation 1083 'zext' 'zext_ln203_260' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1084 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_2 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_260" [src/kernel/cnn.h:122]   --->   Operation 1084 'getelementptr' 'LSTM_cache_V_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_40 : Operation 1085 [1/1] (1.15ns)   --->   "store i16 %c_prev_V_load, i16* %LSTM_cache_V_addr_2, align 2" [src/kernel/cnn.h:122]   --->   Operation 1085 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 41 <SV = 9> <Delay = 2.32>
ST_41 : Operation 1086 [1/1] (0.84ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_297, 0" [src/kernel/cnn.h:93]   --->   Operation 1086 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1087 [1/1] (0.34ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [src/kernel/cnn.h:93]   --->   Operation 1087 'sub' 'sub_ln947' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_6)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [src/kernel/cnn.h:93]   --->   Operation 1088 'zext' 'zext_ln947' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_6)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [src/kernel/cnn.h:93]   --->   Operation 1089 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_6)   --->   "%p_Result_100 = and i16 %tmp_V_38, %lshr_ln947" [src/kernel/cnn.h:93]   --->   Operation 1090 'and' 'p_Result_100' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1091 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_6 = icmp ne i16 %p_Result_100, 0" [src/kernel/cnn.h:93]   --->   Operation 1091 'icmp' 'icmp_ln947_6' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_6" [src/kernel/cnn.h:93]   --->   Operation 1092 'and' 'a' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [src/kernel/cnn.h:93]   --->   Operation 1093 'bitselect' 'tmp_298' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_298, true" [src/kernel/cnn.h:93]   --->   Operation 1094 'xor' 'xor_ln949' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1095 [1/1] (0.60ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [src/kernel/cnn.h:93]   --->   Operation 1095 'add' 'add_ln949' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_38, i16 %add_ln949)" [src/kernel/cnn.h:93]   --->   Operation 1096 'bitselect' 'p_Result_101' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_101, %xor_ln949" [src/kernel/cnn.h:93]   --->   Operation 1097 'and' 'and_ln949' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_7 = or i1 %and_ln949, %a" [src/kernel/cnn.h:93]   --->   Operation 1098 'or' 'or_ln949_7' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1099 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_7)" [src/kernel/cnn.h:93]   --->   Operation 1099 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.12>
ST_41 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%m = zext i16 %tmp_V_38 to i64" [src/kernel/cnn.h:93]   --->   Operation 1100 'zext' 'm' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln957_5 = zext i16 %tmp_V_38 to i32" [src/kernel/cnn.h:93]   --->   Operation 1101 'zext' 'zext_ln957_5' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1102 [1/1] (0.85ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [src/kernel/cnn.h:93]   --->   Operation 1102 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1103 [1/1] (0.66ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [src/kernel/cnn.h:93]   --->   Operation 1103 'add' 'add_ln958' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_5, %add_ln958" [src/kernel/cnn.h:93]   --->   Operation 1104 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [src/kernel/cnn.h:93]   --->   Operation 1105 'zext' 'zext_ln958' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1106 [1/1] (0.66ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [src/kernel/cnn.h:93]   --->   Operation 1106 'sub' 'sub_ln958' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln958_6 = zext i32 %sub_ln958 to i64" [src/kernel/cnn.h:93]   --->   Operation 1107 'zext' 'zext_ln958_6' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_6" [src/kernel/cnn.h:93]   --->   Operation 1108 'shl' 'shl_ln958' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%m_23 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [src/kernel/cnn.h:93]   --->   Operation 1109 'select' 'm_23' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [src/kernel/cnn.h:93]   --->   Operation 1110 'zext' 'zext_ln961' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1111 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_24 = add i64 %zext_ln961, %m_23" [src/kernel/cnn.h:93]   --->   Operation 1111 'add' 'm_24' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1112 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_24, i32 1, i32 63)" [src/kernel/cnn.h:93]   --->   Operation 1112 'partselect' 'm_s' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_24, i32 25)" [src/kernel/cnn.h:93]   --->   Operation 1113 'bitselect' 'tmp_299' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_41 : Operation 1114 [1/1] (0.84ns)   --->   "%icmp_ln947_7 = icmp sgt i31 %tmp_311, 0" [src/kernel/cnn.h:97]   --->   Operation 1114 'icmp' 'icmp_ln947_7' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_8)   --->   "%zext_ln947_2 = zext i5 %sub_ln947_2 to i16" [src/kernel/cnn.h:97]   --->   Operation 1115 'zext' 'zext_ln947_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_8)   --->   "%lshr_ln947_2 = lshr i16 -1, %zext_ln947_2" [src/kernel/cnn.h:97]   --->   Operation 1116 'lshr' 'lshr_ln947_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_8)   --->   "%p_Result_111 = and i16 %tmp_V_40, %lshr_ln947_2" [src/kernel/cnn.h:97]   --->   Operation 1117 'and' 'p_Result_111' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1118 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_8 = icmp ne i16 %p_Result_111, 0" [src/kernel/cnn.h:97]   --->   Operation 1118 'icmp' 'icmp_ln947_8' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%a_2 = and i1 %icmp_ln947_7, %icmp_ln947_8" [src/kernel/cnn.h:97]   --->   Operation 1119 'and' 'a_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_2, i32 31)" [src/kernel/cnn.h:97]   --->   Operation 1120 'bitselect' 'tmp_312' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%xor_ln949_2 = xor i1 %tmp_312, true" [src/kernel/cnn.h:97]   --->   Operation 1121 'xor' 'xor_ln949_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1122 [1/1] (0.60ns)   --->   "%add_ln949_2 = add i16 -24, %trunc_ln944_2" [src/kernel/cnn.h:97]   --->   Operation 1122 'add' 'add_ln949_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%p_Result_112 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_40, i16 %add_ln949_2)" [src/kernel/cnn.h:97]   --->   Operation 1123 'bitselect' 'p_Result_112' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%and_ln949_2 = and i1 %p_Result_112, %xor_ln949_2" [src/kernel/cnn.h:97]   --->   Operation 1124 'and' 'and_ln949_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%or_ln949 = or i1 %and_ln949_2, %a_2" [src/kernel/cnn.h:97]   --->   Operation 1125 'or' 'or_ln949' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1126 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln949_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [src/kernel/cnn.h:97]   --->   Operation 1126 'bitconcatenate' 'or_ln949_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.12>
ST_41 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%m_27 = zext i16 %tmp_V_40 to i64" [src/kernel/cnn.h:97]   --->   Operation 1127 'zext' 'm_27' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln957_6 = zext i16 %tmp_V_40 to i32" [src/kernel/cnn.h:97]   --->   Operation 1128 'zext' 'zext_ln957_6' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1129 [1/1] (0.85ns)   --->   "%icmp_ln958_2 = icmp sgt i32 %lsb_index_2, 0" [src/kernel/cnn.h:97]   --->   Operation 1129 'icmp' 'icmp_ln958_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1130 [1/1] (0.66ns)   --->   "%add_ln958_2 = add nsw i32 -25, %sub_ln944_2" [src/kernel/cnn.h:97]   --->   Operation 1130 'add' 'add_ln958_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%lshr_ln958_2 = lshr i32 %zext_ln957_6, %add_ln958_2" [src/kernel/cnn.h:97]   --->   Operation 1131 'lshr' 'lshr_ln958_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln958_7 = zext i32 %lshr_ln958_2 to i64" [src/kernel/cnn.h:97]   --->   Operation 1132 'zext' 'zext_ln958_7' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1133 [1/1] (0.66ns)   --->   "%sub_ln958_2 = sub i32 25, %sub_ln944_2" [src/kernel/cnn.h:97]   --->   Operation 1133 'sub' 'sub_ln958_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln958_8 = zext i32 %sub_ln958_2 to i64" [src/kernel/cnn.h:97]   --->   Operation 1134 'zext' 'zext_ln958_8' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%shl_ln958_2 = shl i64 %m_27, %zext_ln958_8" [src/kernel/cnn.h:97]   --->   Operation 1135 'shl' 'shl_ln958_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%m_28 = select i1 %icmp_ln958_2, i64 %zext_ln958_7, i64 %shl_ln958_2" [src/kernel/cnn.h:97]   --->   Operation 1136 'select' 'm_28' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node m_29)   --->   "%zext_ln961_2 = zext i32 %or_ln949_2 to i64" [src/kernel/cnn.h:97]   --->   Operation 1137 'zext' 'zext_ln961_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1138 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_29 = add i64 %zext_ln961_2, %m_28" [src/kernel/cnn.h:97]   --->   Operation 1138 'add' 'm_29' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1139 [1/1] (0.00ns)   --->   "%m_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_29, i32 1, i32 63)" [src/kernel/cnn.h:97]   --->   Operation 1139 'partselect' 'm_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_29, i32 25)" [src/kernel/cnn.h:97]   --->   Operation 1140 'bitselect' 'tmp_313' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_41 : Operation 1141 [1/1] (0.30ns)   --->   "%select_ln964_2 = select i1 %tmp_313, i8 127, i8 126" [src/kernel/cnn.h:97]   --->   Operation 1141 'select' 'select_ln964_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1142 [1/1] (0.84ns)   --->   "%icmp_ln947_9 = icmp sgt i31 %tmp_325, 0" [src/kernel/cnn.h:100]   --->   Operation 1142 'icmp' 'icmp_ln947_9' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_10)   --->   "%zext_ln947_3 = zext i5 %sub_ln947_3 to i16" [src/kernel/cnn.h:100]   --->   Operation 1143 'zext' 'zext_ln947_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_10)   --->   "%lshr_ln947_3 = lshr i16 -1, %zext_ln947_3" [src/kernel/cnn.h:100]   --->   Operation 1144 'lshr' 'lshr_ln947_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_10)   --->   "%p_Result_122 = and i16 %tmp_V_42, %lshr_ln947_3" [src/kernel/cnn.h:100]   --->   Operation 1145 'and' 'p_Result_122' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1146 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_10 = icmp ne i16 %p_Result_122, 0" [src/kernel/cnn.h:100]   --->   Operation 1146 'icmp' 'icmp_ln947_10' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%a_3 = and i1 %icmp_ln947_9, %icmp_ln947_10" [src/kernel/cnn.h:100]   --->   Operation 1147 'and' 'a_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_3, i32 31)" [src/kernel/cnn.h:100]   --->   Operation 1148 'bitselect' 'tmp_326' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%xor_ln949_3 = xor i1 %tmp_326, true" [src/kernel/cnn.h:100]   --->   Operation 1149 'xor' 'xor_ln949_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1150 [1/1] (0.60ns)   --->   "%add_ln949_3 = add i16 -24, %trunc_ln944_3" [src/kernel/cnn.h:100]   --->   Operation 1150 'add' 'add_ln949_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%p_Result_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_42, i16 %add_ln949_3)" [src/kernel/cnn.h:100]   --->   Operation 1151 'bitselect' 'p_Result_123' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%and_ln949_3 = and i1 %p_Result_123, %xor_ln949_3" [src/kernel/cnn.h:100]   --->   Operation 1152 'and' 'and_ln949_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%or_ln949_8 = or i1 %and_ln949_3, %a_3" [src/kernel/cnn.h:100]   --->   Operation 1153 'or' 'or_ln949_8' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1154 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln949_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_8)" [src/kernel/cnn.h:100]   --->   Operation 1154 'bitconcatenate' 'or_ln949_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.12>
ST_41 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%m_32 = zext i16 %tmp_V_42 to i64" [src/kernel/cnn.h:100]   --->   Operation 1155 'zext' 'm_32' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln957_7 = zext i16 %tmp_V_42 to i32" [src/kernel/cnn.h:100]   --->   Operation 1156 'zext' 'zext_ln957_7' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1157 [1/1] (0.85ns)   --->   "%icmp_ln958_3 = icmp sgt i32 %lsb_index_3, 0" [src/kernel/cnn.h:100]   --->   Operation 1157 'icmp' 'icmp_ln958_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1158 [1/1] (0.66ns)   --->   "%add_ln958_3 = add nsw i32 -25, %sub_ln944_3" [src/kernel/cnn.h:100]   --->   Operation 1158 'add' 'add_ln958_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%lshr_ln958_3 = lshr i32 %zext_ln957_7, %add_ln958_3" [src/kernel/cnn.h:100]   --->   Operation 1159 'lshr' 'lshr_ln958_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln958_9 = zext i32 %lshr_ln958_3 to i64" [src/kernel/cnn.h:100]   --->   Operation 1160 'zext' 'zext_ln958_9' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1161 [1/1] (0.66ns)   --->   "%sub_ln958_3 = sub i32 25, %sub_ln944_3" [src/kernel/cnn.h:100]   --->   Operation 1161 'sub' 'sub_ln958_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln958_10 = zext i32 %sub_ln958_3 to i64" [src/kernel/cnn.h:100]   --->   Operation 1162 'zext' 'zext_ln958_10' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%shl_ln958_3 = shl i64 %m_32, %zext_ln958_10" [src/kernel/cnn.h:100]   --->   Operation 1163 'shl' 'shl_ln958_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%m_33 = select i1 %icmp_ln958_3, i64 %zext_ln958_9, i64 %shl_ln958_3" [src/kernel/cnn.h:100]   --->   Operation 1164 'select' 'm_33' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node m_34)   --->   "%zext_ln961_3 = zext i32 %or_ln949_3 to i64" [src/kernel/cnn.h:100]   --->   Operation 1165 'zext' 'zext_ln961_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1166 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_34 = add i64 %zext_ln961_3, %m_33" [src/kernel/cnn.h:100]   --->   Operation 1166 'add' 'm_34' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1167 [1/1] (0.00ns)   --->   "%m_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_34, i32 1, i32 63)" [src/kernel/cnn.h:100]   --->   Operation 1167 'partselect' 'm_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_34, i32 25)" [src/kernel/cnn.h:100]   --->   Operation 1168 'bitselect' 'tmp_327' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_41 : Operation 1169 [1/1] (0.66ns)   --->   "%sub_ln944_4 = sub nsw i32 16, %l_4" [src/kernel/cnn.h:103]   --->   Operation 1169 'sub' 'sub_ln944_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln944_4 = trunc i32 %sub_ln944_4 to i16" [src/kernel/cnn.h:103]   --->   Operation 1170 'trunc' 'trunc_ln944_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_41 : Operation 1171 [1/1] (0.66ns)   --->   "%lsb_index_4 = add nsw i32 -24, %sub_ln944_4" [src/kernel/cnn.h:103]   --->   Operation 1171 'add' 'lsb_index_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_339 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_4, i32 1, i32 31)" [src/kernel/cnn.h:103]   --->   Operation 1172 'partselect' 'tmp_339' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_41 : Operation 1173 [1/1] (0.84ns)   --->   "%icmp_ln947_11 = icmp sgt i31 %tmp_339, 0" [src/kernel/cnn.h:103]   --->   Operation 1173 'icmp' 'icmp_ln947_11' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_4 to i5" [src/kernel/cnn.h:103]   --->   Operation 1174 'trunc' 'trunc_ln947_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>

State 42 <SV = 10> <Delay = 2.37>
ST_42 : Operation 1175 [1/1] (0.00ns)   --->   "%m_52 = zext i63 %m_s to i64" [src/kernel/cnn.h:93]   --->   Operation 1175 'zext' 'm_52' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 1176 [1/1] (0.30ns)   --->   "%select_ln964 = select i1 %tmp_299, i8 127, i8 126" [src/kernel/cnn.h:93]   --->   Operation 1176 'select' 'select_ln964' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 4, %trunc_ln943" [src/kernel/cnn.h:93]   --->   Operation 1177 'sub' 'sub_ln964' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1178 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [src/kernel/cnn.h:93]   --->   Operation 1178 'add' 'add_ln964' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_220, i8 %add_ln964)" [src/kernel/cnn.h:93]   --->   Operation 1179 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 1180 [1/1] (0.00ns)   --->   "%p_Result_222 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_52, i9 %tmp_57, i32 23, i32 31)" [src/kernel/cnn.h:93]   --->   Operation 1180 'partset' 'p_Result_222' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_222 to i32" [src/kernel/cnn.h:93]   --->   Operation 1181 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 1182 [1/1] (0.00ns)   --->   "%m_53 = zext i63 %m_2 to i64" [src/kernel/cnn.h:97]   --->   Operation 1182 'zext' 'm_53' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_42 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_2 = sub i8 4, %trunc_ln943_2" [src/kernel/cnn.h:97]   --->   Operation 1183 'sub' 'sub_ln964_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1184 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln964_2, %select_ln964_2" [src/kernel/cnn.h:97]   --->   Operation 1184 'add' 'add_ln964_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_227, i8 %add_ln964_2)" [src/kernel/cnn.h:97]   --->   Operation 1185 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_42 : Operation 1186 [1/1] (0.00ns)   --->   "%p_Result_229 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_53, i9 %tmp_s, i32 23, i32 31)" [src/kernel/cnn.h:97]   --->   Operation 1186 'partset' 'p_Result_229' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_42 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln738_2 = trunc i64 %p_Result_229 to i32" [src/kernel/cnn.h:97]   --->   Operation 1187 'trunc' 'trunc_ln738_2' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_42 : Operation 1188 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738_2 to float" [src/kernel/cnn.h:97]   --->   Operation 1188 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 0.00>
ST_42 : Operation 1189 [2/2] (1.54ns)   --->   "%tmp_19 = fpext float %bitcast_ln739 to double" [src/kernel/cnn.h:98]   --->   Operation 1189 'fpext' 'tmp_19' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1190 [1/1] (0.00ns)   --->   "%m_54 = zext i63 %m_3 to i64" [src/kernel/cnn.h:100]   --->   Operation 1190 'zext' 'm_54' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_42 : Operation 1191 [1/1] (0.30ns)   --->   "%select_ln964_3 = select i1 %tmp_327, i8 127, i8 126" [src/kernel/cnn.h:100]   --->   Operation 1191 'select' 'select_ln964_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 4, %trunc_ln943_3" [src/kernel/cnn.h:100]   --->   Operation 1192 'sub' 'sub_ln964_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1193 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, %select_ln964_3" [src/kernel/cnn.h:100]   --->   Operation 1193 'add' 'add_ln964_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_59 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_234, i8 %add_ln964_3)" [src/kernel/cnn.h:100]   --->   Operation 1194 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_42 : Operation 1195 [1/1] (0.00ns)   --->   "%p_Result_236 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_54, i9 %tmp_59, i32 23, i32 31)" [src/kernel/cnn.h:100]   --->   Operation 1195 'partset' 'p_Result_236' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_42 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln738_3 = trunc i64 %p_Result_236 to i32" [src/kernel/cnn.h:100]   --->   Operation 1196 'trunc' 'trunc_ln738_3' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_42 : Operation 1197 [1/1] (0.34ns)   --->   "%sub_ln947_4 = sub i5 9, %trunc_ln947_4" [src/kernel/cnn.h:103]   --->   Operation 1197 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_12)   --->   "%zext_ln947_4 = zext i5 %sub_ln947_4 to i16" [src/kernel/cnn.h:103]   --->   Operation 1198 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_12)   --->   "%lshr_ln947_4 = lshr i16 -1, %zext_ln947_4" [src/kernel/cnn.h:103]   --->   Operation 1199 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_12)   --->   "%p_Result_133 = and i16 %tmp_V_44, %lshr_ln947_4" [src/kernel/cnn.h:103]   --->   Operation 1200 'and' 'p_Result_133' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1201 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_12 = icmp ne i16 %p_Result_133, 0" [src/kernel/cnn.h:103]   --->   Operation 1201 'icmp' 'icmp_ln947_12' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%a_4 = and i1 %icmp_ln947_11, %icmp_ln947_12" [src/kernel/cnn.h:103]   --->   Operation 1202 'and' 'a_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_4, i32 31)" [src/kernel/cnn.h:103]   --->   Operation 1203 'bitselect' 'tmp_340' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%xor_ln949_4 = xor i1 %tmp_340, true" [src/kernel/cnn.h:103]   --->   Operation 1204 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1205 [1/1] (0.60ns)   --->   "%add_ln949_4 = add i16 -24, %trunc_ln944_4" [src/kernel/cnn.h:103]   --->   Operation 1205 'add' 'add_ln949_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%p_Result_134 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_44, i16 %add_ln949_4)" [src/kernel/cnn.h:103]   --->   Operation 1206 'bitselect' 'p_Result_134' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%and_ln949_4 = and i1 %p_Result_134, %xor_ln949_4" [src/kernel/cnn.h:103]   --->   Operation 1207 'and' 'and_ln949_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%or_ln949_9 = or i1 %and_ln949_4, %a_4" [src/kernel/cnn.h:103]   --->   Operation 1208 'or' 'or_ln949_9' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1209 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln949_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_9)" [src/kernel/cnn.h:103]   --->   Operation 1209 'bitconcatenate' 'or_ln949_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.12>
ST_42 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%m_37 = zext i16 %tmp_V_44 to i64" [src/kernel/cnn.h:103]   --->   Operation 1210 'zext' 'm_37' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%zext_ln957_8 = zext i16 %tmp_V_44 to i32" [src/kernel/cnn.h:103]   --->   Operation 1211 'zext' 'zext_ln957_8' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1212 [1/1] (0.85ns)   --->   "%icmp_ln958_4 = icmp sgt i32 %lsb_index_4, 0" [src/kernel/cnn.h:103]   --->   Operation 1212 'icmp' 'icmp_ln958_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1213 [1/1] (0.66ns)   --->   "%add_ln958_4 = add nsw i32 -25, %sub_ln944_4" [src/kernel/cnn.h:103]   --->   Operation 1213 'add' 'add_ln958_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%lshr_ln958_4 = lshr i32 %zext_ln957_8, %add_ln958_4" [src/kernel/cnn.h:103]   --->   Operation 1214 'lshr' 'lshr_ln958_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%zext_ln958_11 = zext i32 %lshr_ln958_4 to i64" [src/kernel/cnn.h:103]   --->   Operation 1215 'zext' 'zext_ln958_11' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1216 [1/1] (0.66ns)   --->   "%sub_ln958_4 = sub i32 25, %sub_ln944_4" [src/kernel/cnn.h:103]   --->   Operation 1216 'sub' 'sub_ln958_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%zext_ln958_12 = zext i32 %sub_ln958_4 to i64" [src/kernel/cnn.h:103]   --->   Operation 1217 'zext' 'zext_ln958_12' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%shl_ln958_4 = shl i64 %m_37, %zext_ln958_12" [src/kernel/cnn.h:103]   --->   Operation 1218 'shl' 'shl_ln958_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%m_38 = select i1 %icmp_ln958_4, i64 %zext_ln958_11, i64 %shl_ln958_4" [src/kernel/cnn.h:103]   --->   Operation 1219 'select' 'm_38' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node m_39)   --->   "%zext_ln961_4 = zext i32 %or_ln949_4 to i64" [src/kernel/cnn.h:103]   --->   Operation 1220 'zext' 'zext_ln961_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1221 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_39 = add i64 %zext_ln961_4, %m_38" [src/kernel/cnn.h:103]   --->   Operation 1221 'add' 'm_39' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1222 [1/1] (0.00ns)   --->   "%m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_39, i32 1, i32 63)" [src/kernel/cnn.h:103]   --->   Operation 1222 'partselect' 'm_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_42 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_39, i32 25)" [src/kernel/cnn.h:103]   --->   Operation 1223 'bitselect' 'tmp_341' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>

State 43 <SV = 11> <Delay = 1.95>
ST_43 : Operation 1224 [1/1] (0.21ns)   --->   "%xor_ln94 = xor i32 %trunc_ln738, -2147483648" [src/kernel/cnn.h:94]   --->   Operation 1224 'xor' 'xor_ln94' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.21> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1225 [1/1] (0.00ns)   --->   "%bitcast_ln94 = bitcast i32 %xor_ln94 to float" [src/kernel/cnn.h:94]   --->   Operation 1225 'bitcast' 'bitcast_ln94' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 1226 [2/2] (1.54ns)   --->   "%tmp_18 = fpext float %bitcast_ln94 to double" [src/kernel/cnn.h:94]   --->   Operation 1226 'fpext' 'tmp_18' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1227 [1/2] (1.54ns)   --->   "%tmp_19 = fpext float %bitcast_ln739 to double" [src/kernel/cnn.h:98]   --->   Operation 1227 'fpext' 'tmp_19' <Predicate = (!icmp_ln87 & !icmp_ln935_2)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1228 [1/1] (0.41ns)   --->   "%select_ln98 = select i1 %icmp_ln935_2, double 0.000000e+00, double %tmp_19" [src/kernel/cnn.h:98]   --->   Operation 1228 'select' 'select_ln98' <Predicate = (!icmp_ln87)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1229 [1/1] (0.21ns)   --->   "%xor_ln101 = xor i32 %trunc_ln738_3, -2147483648" [src/kernel/cnn.h:101]   --->   Operation 1229 'xor' 'xor_ln101' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.21> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %xor_ln101 to float" [src/kernel/cnn.h:101]   --->   Operation 1230 'bitcast' 'bitcast_ln101' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 0.00>
ST_43 : Operation 1231 [2/2] (1.54ns)   --->   "%tmp_20 = fpext float %bitcast_ln101 to double" [src/kernel/cnn.h:101]   --->   Operation 1231 'fpext' 'tmp_20' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1232 [1/1] (0.00ns)   --->   "%m_55 = zext i63 %m_4 to i64" [src/kernel/cnn.h:103]   --->   Operation 1232 'zext' 'm_55' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_43 : Operation 1233 [1/1] (0.30ns)   --->   "%select_ln964_4 = select i1 %tmp_341, i8 127, i8 126" [src/kernel/cnn.h:103]   --->   Operation 1233 'select' 'select_ln964_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 4, %trunc_ln943_4" [src/kernel/cnn.h:103]   --->   Operation 1234 'sub' 'sub_ln964_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1235 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %sub_ln964_4, %select_ln964_4" [src/kernel/cnn.h:103]   --->   Operation 1235 'add' 'add_ln964_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_61 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_241, i8 %add_ln964_4)" [src/kernel/cnn.h:103]   --->   Operation 1236 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_43 : Operation 1237 [1/1] (0.00ns)   --->   "%p_Result_243 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_55, i9 %tmp_61, i32 23, i32 31)" [src/kernel/cnn.h:103]   --->   Operation 1237 'partset' 'p_Result_243' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_43 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln738_4 = trunc i64 %p_Result_243 to i32" [src/kernel/cnn.h:103]   --->   Operation 1238 'trunc' 'trunc_ln738_4' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>

State 44 <SV = 12> <Delay = 2.01>
ST_44 : Operation 1239 [1/2] (1.54ns)   --->   "%tmp_18 = fpext float %bitcast_ln94 to double" [src/kernel/cnn.h:94]   --->   Operation 1239 'fpext' 'tmp_18' <Predicate = (!icmp_ln87 & !icmp_ln935)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1240 [1/1] (0.41ns)   --->   "%select_ln94 = select i1 %icmp_ln935, double -0.000000e+00, double %tmp_18" [src/kernel/cnn.h:94]   --->   Operation 1240 'select' 'select_ln94' <Predicate = (!icmp_ln87)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1241 [97/97] (2.01ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1241 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1242 [1/2] (1.54ns)   --->   "%tmp_20 = fpext float %bitcast_ln101 to double" [src/kernel/cnn.h:101]   --->   Operation 1242 'fpext' 'tmp_20' <Predicate = (!icmp_ln87 & !icmp_ln935_3)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1243 [1/1] (0.41ns)   --->   "%select_ln101 = select i1 %icmp_ln935_3, double -0.000000e+00, double %tmp_20" [src/kernel/cnn.h:101]   --->   Operation 1243 'select' 'select_ln101' <Predicate = (!icmp_ln87)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1244 [1/1] (0.21ns)   --->   "%xor_ln104 = xor i32 %trunc_ln738_4, -2147483648" [src/kernel/cnn.h:104]   --->   Operation 1244 'xor' 'xor_ln104' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.21> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1245 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast i32 %xor_ln104 to float" [src/kernel/cnn.h:104]   --->   Operation 1245 'bitcast' 'bitcast_ln104' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 0.00>
ST_44 : Operation 1246 [2/2] (1.54ns)   --->   "%tmp_21 = fpext float %bitcast_ln104 to double" [src/kernel/cnn.h:104]   --->   Operation 1246 'fpext' 'tmp_21' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 13> <Delay = 2.42>
ST_45 : Operation 1247 [96/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1247 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1248 [30/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1248 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1249 [1/2] (1.54ns)   --->   "%tmp_21 = fpext float %bitcast_ln104 to double" [src/kernel/cnn.h:104]   --->   Operation 1249 'fpext' 'tmp_21' <Predicate = (!icmp_ln87 & !icmp_ln935_4)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1250 [1/1] (0.41ns)   --->   "%select_ln104 = select i1 %icmp_ln935_4, double -0.000000e+00, double %tmp_21" [src/kernel/cnn.h:104]   --->   Operation 1250 'select' 'select_ln104' <Predicate = (!icmp_ln87)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 14> <Delay = 2.42>
ST_46 : Operation 1251 [30/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1251 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1252 [95/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1252 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1253 [29/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1253 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 15> <Delay = 2.42>
ST_47 : Operation 1254 [29/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1254 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1255 [94/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1255 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1256 [28/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1256 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1257 [30/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1257 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 16> <Delay = 2.42>
ST_48 : Operation 1258 [28/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1258 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1259 [93/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1259 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1260 [27/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1260 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1261 [29/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1261 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 17> <Delay = 2.42>
ST_49 : Operation 1262 [27/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1262 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1263 [92/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1263 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1264 [26/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1264 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1265 [28/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1265 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 18> <Delay = 2.42>
ST_50 : Operation 1266 [26/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1266 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1267 [91/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1267 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1268 [25/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1268 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1269 [27/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1269 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 19> <Delay = 2.42>
ST_51 : Operation 1270 [25/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1270 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1271 [90/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1271 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1272 [24/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1272 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1273 [26/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1273 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 20> <Delay = 2.42>
ST_52 : Operation 1274 [24/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1274 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1275 [89/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1275 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1276 [23/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1276 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1277 [25/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1277 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 21> <Delay = 2.42>
ST_53 : Operation 1278 [23/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1278 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1279 [88/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1279 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1280 [22/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1280 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1281 [24/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1281 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 22> <Delay = 2.42>
ST_54 : Operation 1282 [22/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1282 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1283 [87/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1283 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1284 [21/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1284 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1285 [23/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1285 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 23> <Delay = 2.42>
ST_55 : Operation 1286 [21/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1286 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1287 [86/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1287 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1288 [20/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1288 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1289 [22/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1289 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 24> <Delay = 2.42>
ST_56 : Operation 1290 [20/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1290 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1291 [85/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1291 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1292 [19/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1292 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1293 [21/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1293 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 25> <Delay = 2.42>
ST_57 : Operation 1294 [19/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1294 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1295 [84/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1295 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1296 [18/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1296 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1297 [20/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1297 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 26> <Delay = 2.42>
ST_58 : Operation 1298 [18/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1298 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1299 [83/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1299 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1300 [17/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1300 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1301 [19/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1301 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 27> <Delay = 2.42>
ST_59 : Operation 1302 [17/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1302 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1303 [82/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1303 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1304 [16/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1304 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1305 [18/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1305 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 28> <Delay = 2.42>
ST_60 : Operation 1306 [16/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1306 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1307 [81/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1307 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1308 [15/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1308 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1309 [17/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1309 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 29> <Delay = 2.42>
ST_61 : Operation 1310 [15/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1310 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1311 [80/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1311 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1312 [14/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1312 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1313 [16/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1313 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 30> <Delay = 2.42>
ST_62 : Operation 1314 [14/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1314 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1315 [79/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1315 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1316 [13/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1316 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1317 [15/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1317 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 31> <Delay = 2.42>
ST_63 : Operation 1318 [13/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1318 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1319 [78/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1319 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1320 [12/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1320 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1321 [14/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1321 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 32> <Delay = 2.42>
ST_64 : Operation 1322 [12/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1322 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1323 [77/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1323 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1324 [11/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1324 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 1325 [13/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1325 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 33> <Delay = 2.42>
ST_65 : Operation 1326 [11/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1326 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1327 [76/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1327 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1328 [10/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1328 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 1329 [12/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1329 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 34> <Delay = 2.42>
ST_66 : Operation 1330 [10/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1330 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1331 [75/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1331 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1332 [9/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1332 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 1333 [11/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1333 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 35> <Delay = 2.42>
ST_67 : Operation 1334 [9/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1334 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1335 [74/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1335 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1336 [8/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1336 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 1337 [10/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1337 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 36> <Delay = 2.42>
ST_68 : Operation 1338 [8/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1338 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1339 [73/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1339 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1340 [7/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1340 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 1341 [9/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1341 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 37> <Delay = 2.42>
ST_69 : Operation 1342 [7/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1342 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1343 [72/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1343 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 1344 [6/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1344 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 1345 [8/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1345 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 38> <Delay = 2.42>
ST_70 : Operation 1346 [6/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1346 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1347 [71/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1347 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1348 [5/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1348 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1349 [7/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1349 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 39> <Delay = 2.42>
ST_71 : Operation 1350 [5/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1350 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1351 [70/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1351 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1352 [4/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1352 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1353 [6/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1353 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 40> <Delay = 2.42>
ST_72 : Operation 1354 [4/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1354 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1355 [69/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1355 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1356 [3/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1356 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 1357 [5/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1357 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 41> <Delay = 2.42>
ST_73 : Operation 1358 [3/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1358 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1359 [68/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1359 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 1360 [2/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1360 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 1361 [4/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1361 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 42> <Delay = 2.42>
ST_74 : Operation 1362 [2/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1362 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1363 [67/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1363 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1364 [1/30] (1.95ns)   --->   "%tmp_5 = call double @llvm.exp.f64(double %select_ln101)" [src/kernel/cnn.h:101]   --->   Operation 1364 'dexp' 'tmp_5' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_74 : Operation 1365 [3/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1365 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 43> <Delay = 2.42>
ST_75 : Operation 1366 [1/30] (1.95ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %select_ln94)" [src/kernel/cnn.h:94]   --->   Operation 1366 'dexp' 'tmp_1' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_75 : Operation 1367 [66/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1367 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 1368 [8/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1368 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1369 [2/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1369 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 44> <Delay = 2.42>
ST_76 : Operation 1370 [2/2] (1.82ns)   --->   "%temp = fptrunc double %tmp_1 to float" [src/kernel/cnn.h:94]   --->   Operation 1370 'fptrunc' 'temp' <Predicate = (!icmp_ln87)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1371 [65/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1371 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 1372 [7/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1372 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1373 [1/30] (1.95ns)   --->   "%tmp_8 = call double @llvm.exp.f64(double %select_ln104)" [src/kernel/cnn.h:104]   --->   Operation 1373 'dexp' 'tmp_8' <Predicate = (!icmp_ln87)> <Delay = 1.95> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 29> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 45> <Delay = 2.42>
ST_77 : Operation 1374 [1/2] (1.82ns)   --->   "%temp = fptrunc double %tmp_1 to float" [src/kernel/cnn.h:94]   --->   Operation 1374 'fptrunc' 'temp' <Predicate = (!icmp_ln87)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1375 [64/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1375 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1376 [6/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1376 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1377 [8/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1377 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 46> <Delay = 2.42>
ST_78 : Operation 1378 [7/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1378 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1379 [63/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1379 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1380 [5/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1380 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1381 [7/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1381 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 47> <Delay = 2.42>
ST_79 : Operation 1382 [6/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1382 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1383 [62/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1383 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1384 [4/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1384 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1385 [6/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1385 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 48> <Delay = 2.42>
ST_80 : Operation 1386 [5/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1386 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1387 [61/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1387 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 1388 [3/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1388 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1389 [5/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1389 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 49> <Delay = 2.42>
ST_81 : Operation 1390 [4/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1390 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1391 [60/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1391 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1392 [2/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1392 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1393 [4/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1393 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 50> <Delay = 2.42>
ST_82 : Operation 1394 [3/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1394 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1395 [59/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1395 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 1396 [1/8] (1.90ns)   --->   "%tmp_6 = fadd double %tmp_5, 1.000000e+00" [src/kernel/cnn.h:101]   --->   Operation 1396 'dadd' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1397 [3/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1397 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 51> <Delay = 2.42>
ST_83 : Operation 1398 [2/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1398 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1399 [58/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1399 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 1400 [31/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1400 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1401 [2/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1401 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 52> <Delay = 2.42>
ST_84 : Operation 1402 [1/7] (2.34ns)   --->   "%tmp_2 = fadd float %temp, 1.000000e+00" [src/kernel/cnn.h:96]   --->   Operation 1402 'fadd' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1403 [57/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1403 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 1404 [30/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1404 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1405 [1/8] (1.90ns)   --->   "%tmp_9 = fadd double %tmp_8, 1.000000e+00" [src/kernel/cnn.h:104]   --->   Operation 1405 'dadd' 'tmp_9' <Predicate = (!icmp_ln87)> <Delay = 1.90> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 53> <Delay = 2.42>
ST_85 : Operation 1406 [12/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1406 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1407 [56/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1407 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 1408 [29/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1408 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1409 [31/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1409 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 54> <Delay = 2.42>
ST_86 : Operation 1410 [11/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1410 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1411 [55/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1411 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 1412 [28/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1412 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1413 [30/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1413 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 55> <Delay = 2.42>
ST_87 : Operation 1414 [10/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1414 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1415 [54/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1415 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 1416 [27/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1416 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1417 [29/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1417 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 56> <Delay = 2.42>
ST_88 : Operation 1418 [9/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1418 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1419 [53/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1419 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 1420 [26/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1420 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1421 [28/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1421 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 57> <Delay = 2.42>
ST_89 : Operation 1422 [8/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1422 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1423 [52/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1423 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1424 [25/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1424 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1425 [27/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1425 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 58> <Delay = 2.42>
ST_90 : Operation 1426 [7/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1426 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1427 [51/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1427 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1428 [24/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1428 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1429 [26/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1429 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 59> <Delay = 2.42>
ST_91 : Operation 1430 [6/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1430 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1431 [50/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1431 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1432 [23/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1432 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1433 [25/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1433 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 60> <Delay = 2.42>
ST_92 : Operation 1434 [5/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1434 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1435 [49/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1435 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 1436 [22/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1436 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1437 [24/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1437 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 61> <Delay = 2.42>
ST_93 : Operation 1438 [4/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1438 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1439 [48/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1439 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1440 [21/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1440 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1441 [23/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1441 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 62> <Delay = 2.42>
ST_94 : Operation 1442 [3/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1442 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1443 [47/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1443 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1444 [20/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1444 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1445 [22/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1445 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 63> <Delay = 2.42>
ST_95 : Operation 1446 [2/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1446 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1447 [46/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1447 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 1448 [19/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1448 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1449 [21/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1449 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 64> <Delay = 2.42>
ST_96 : Operation 1450 [1/12] (2.32ns)   --->   "%v_assign = fdiv float 1.000000e+00, %tmp_2" [src/kernel/cnn.h:96]   --->   Operation 1450 'fdiv' 'v_assign' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1451 [45/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1451 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 1452 [18/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1452 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1453 [20/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1453 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 65> <Delay = 2.42>
ST_97 : Operation 1454 [2/2] (1.54ns)   --->   "%d_assign = fpext float %v_assign to double" [src/kernel/cnn.h:96]   --->   Operation 1454 'fpext' 'd_assign' <Predicate = (!icmp_ln87)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1455 [44/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1455 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 1456 [17/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1456 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1457 [19/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1457 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 66> <Delay = 2.42>
ST_98 : Operation 1458 [1/2] (1.54ns)   --->   "%d_assign = fpext float %v_assign to double" [src/kernel/cnn.h:96]   --->   Operation 1458 'fpext' 'd_assign' <Predicate = (!icmp_ln87)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1459 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [src/kernel/cnn.h:96]   --->   Operation 1459 'bitcast' 'ireg_V' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_98 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [src/kernel/cnn.h:96]   --->   Operation 1460 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_98 : Operation 1461 [1/1] (0.00ns)   --->   "%p_Result_223 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [src/kernel/cnn.h:96]   --->   Operation 1461 'bitselect' 'p_Result_223' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_98 : Operation 1462 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [src/kernel/cnn.h:96]   --->   Operation 1462 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_98 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [src/kernel/cnn.h:96]   --->   Operation 1463 'zext' 'zext_ln461' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_98 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [src/kernel/cnn.h:96]   --->   Operation 1464 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_98 : Operation 1465 [1/1] (0.52ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [src/kernel/cnn.h:96]   --->   Operation 1465 'sub' 'F2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1466 [43/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1466 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 1467 [16/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1467 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1468 [18/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1468 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 67> <Delay = 2.42>
ST_99 : Operation 1469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V = add i12 -1023, %zext_ln461" [src/kernel/cnn.h:96]   --->   Operation 1469 'add' 'exp_V' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [src/kernel/cnn.h:96]   --->   Operation 1470 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1471 [1/1] (0.00ns)   --->   "%p_Result_224 = zext i53 %tmp to i54" [src/kernel/cnn.h:96]   --->   Operation 1471 'zext' 'p_Result_224' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1472 [1/1] (0.74ns)   --->   "%man_V_10 = sub i54 0, %p_Result_224" [src/kernel/cnn.h:96]   --->   Operation 1472 'sub' 'man_V_10' <Predicate = (!icmp_ln87 & p_Result_223)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1473 [1/1] (0.26ns)   --->   "%p_Val2_231 = select i1 %p_Result_223, i54 %man_V_10, i54 %p_Result_224" [src/kernel/cnn.h:96]   --->   Operation 1473 'select' 'p_Val2_231' <Predicate = (!icmp_ln87)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1474 [1/1] (1.05ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [src/kernel/cnn.h:96]   --->   Operation 1474 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1475 [1/1] (0.62ns)   --->   "%QUAN_INC = icmp sgt i12 %F2, 12" [src/kernel/cnn.h:96]   --->   Operation 1475 'icmp' 'QUAN_INC' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1476 [1/1] (0.52ns)   --->   "%add_ln581 = add i12 -12, %F2" [src/kernel/cnn.h:96]   --->   Operation 1476 'add' 'add_ln581' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1477 [1/1] (0.52ns)   --->   "%sub_ln581 = sub i12 12, %F2" [src/kernel/cnn.h:96]   --->   Operation 1477 'sub' 'sub_ln581' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1478 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581" [src/kernel/cnn.h:96]   --->   Operation 1478 'select' 'sh_amt' <Predicate = (!icmp_ln87)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %p_Val2_231 to i16" [src/kernel/cnn.h:96]   --->   Operation 1479 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1480 [1/1] (0.62ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [src/kernel/cnn.h:96]   --->   Operation 1480 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_301 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [src/kernel/cnn.h:96]   --->   Operation 1481 'partselect' 'tmp_301' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1482 [1/1] (0.58ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_301, 0" [src/kernel/cnn.h:96]   --->   Operation 1482 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln87)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1483 [1/1] (0.62ns)   --->   "%icmp_ln591 = icmp sgt i12 %add_ln581, 54" [src/kernel/cnn.h:96]   --->   Operation 1483 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1484 [1/1] (0.27ns)   --->   "%tmp357_cast_cast = select i1 %QUAN_INC, i12 2, i12 1" [src/kernel/cnn.h:96]   --->   Operation 1484 'select' 'tmp357_cast_cast' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1485 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_291 = add i12 %exp_V, %tmp357_cast_cast" [src/kernel/cnn.h:96]   --->   Operation 1485 'add' 'empty_291' <Predicate = (!icmp_ln87)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_305 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_291, i32 2, i32 11)" [src/kernel/cnn.h:96]   --->   Operation 1486 'partselect' 'tmp_305' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1487 [1/1] (0.60ns)   --->   "%icmp159 = icmp sgt i10 %tmp_305, 0" [src/kernel/cnn.h:96]   --->   Operation 1487 'icmp' 'icmp159' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1488 [1/1] (0.52ns)   --->   "%pos1 = add i12 4, %F2" [src/kernel/cnn.h:96]   --->   Operation 1488 'add' 'pos1' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_13)   --->   "%sext_ln618 = sext i12 %pos1 to i32" [src/kernel/cnn.h:96]   --->   Operation 1489 'sext' 'sext_ln618' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1490 [1/1] (0.52ns)   --->   "%pos2 = add i12 5, %F2" [src/kernel/cnn.h:96]   --->   Operation 1490 'add' 'pos2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln619 = sext i12 %pos2 to i32" [src/kernel/cnn.h:96]   --->   Operation 1491 'sext' 'sext_ln619' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1492 [1/1] (0.62ns)   --->   "%icmp_ln621 = icmp slt i12 %pos1, 54" [src/kernel/cnn.h:96]   --->   Operation 1492 'icmp' 'icmp_ln621' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [src/kernel/cnn.h:96]   --->   Operation 1493 'bitselect' 'tmp_307' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1494 [1/1] (0.12ns)   --->   "%xor_ln621_6 = xor i1 %tmp_307, true" [src/kernel/cnn.h:96]   --->   Operation 1494 'xor' 'xor_ln621_6' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_13)   --->   "%zext_ln623 = zext i32 %sext_ln618 to i54" [src/kernel/cnn.h:96]   --->   Operation 1495 'zext' 'zext_ln623' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_13)   --->   "%ashr_ln623 = ashr i54 %p_Val2_231, %zext_ln623" [src/kernel/cnn.h:96]   --->   Operation 1496 'ashr' 'ashr_ln623' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_13)   --->   "%lD = trunc i54 %ashr_ln623 to i1" [src/kernel/cnn.h:96]   --->   Operation 1497 'trunc' 'lD' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_13)   --->   "%and_ln621 = and i1 %lD, %xor_ln621_6" [src/kernel/cnn.h:96]   --->   Operation 1498 'and' 'and_ln621' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1499 [1/1] (1.12ns) (out node of the LUT)   --->   "%Range1_all_ones_13 = and i1 %and_ln621, %icmp_ln621" [src/kernel/cnn.h:96]   --->   Operation 1499 'and' 'Range1_all_ones_13' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [src/kernel/cnn.h:96]   --->   Operation 1500 'bitselect' 'tmp_308' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1501 [1/1] (0.62ns)   --->   "%icmp_ln631 = icmp slt i12 %pos2, 54" [src/kernel/cnn.h:96]   --->   Operation 1501 'icmp' 'icmp_ln631' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln635 = zext i32 %sext_ln619 to i54" [src/kernel/cnn.h:96]   --->   Operation 1502 'zext' 'zext_ln635' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_99 : Operation 1503 [1/1] (1.12ns)   --->   "%Range2_V_6 = lshr i54 %p_Val2_231, %zext_ln635" [src/kernel/cnn.h:96]   --->   Operation 1503 'lshr' 'Range2_V_6' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1504 [1/1] (0.62ns)   --->   "%icmp_ln642 = icmp eq i12 %pos2, 54" [src/kernel/cnn.h:96]   --->   Operation 1504 'icmp' 'icmp_ln642' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%xor_ln639_6 = xor i1 %icmp_ln631, true" [src/kernel/cnn.h:96]   --->   Operation 1505 'xor' 'xor_ln639_6' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln642)   --->   "%or_ln639 = or i1 %tmp_307, %xor_ln639_6" [src/kernel/cnn.h:96]   --->   Operation 1506 'or' 'or_ln639' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1507 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln642 = and i1 %icmp_ln642, %or_ln639" [src/kernel/cnn.h:96]   --->   Operation 1507 'and' 'and_ln642' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1508 [42/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1508 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1509 [15/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1509 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1510 [17/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1510 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 68> <Delay = 2.42>
ST_100 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [src/kernel/cnn.h:96]   --->   Operation 1511 'sext' 'sext_ln581' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_100 : Operation 1512 [1/1] (0.62ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 12" [src/kernel/cnn.h:96]   --->   Operation 1512 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [src/kernel/cnn.h:96]   --->   Operation 1513 'zext' 'zext_ln586' <Predicate = (!icmp_ln87 & icmp_ln585)> <Delay = 0.00>
ST_100 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83)   --->   "%ashr_ln586 = ashr i54 %p_Val2_231, %zext_ln586" [src/kernel/cnn.h:96]   --->   Operation 1514 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln87 & icmp_ln585)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [src/kernel/cnn.h:96]   --->   Operation 1515 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln87 & icmp_ln585)> <Delay = 0.00>
ST_100 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83)   --->   "%bitcast_ln696 = bitcast float %v_assign to i32" [src/kernel/cnn.h:96]   --->   Operation 1516 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln87 & !icmp_ln585)> <Delay = 0.00>
ST_100 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [src/kernel/cnn.h:96]   --->   Operation 1517 'bitselect' 'tmp_302' <Predicate = (!icmp_ln87 & !icmp_ln585)> <Delay = 0.00>
ST_100 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83)   --->   "%select_ln588 = select i1 %tmp_302, i16 -1, i16 0" [src/kernel/cnn.h:96]   --->   Operation 1518 'select' 'select_ln588' <Predicate = (!icmp_ln87 & !icmp_ln585)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1519 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_83 = select i1 %icmp_ln585, i16 %trunc_ln586, i16 %select_ln588" [src/kernel/cnn.h:96]   --->   Operation 1519 'select' 'p_Val2_83' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1520 [1/1] (0.52ns)   --->   "%add_ln591 = add i12 -13, %F2" [src/kernel/cnn.h:96]   --->   Operation 1520 'add' 'add_ln591' <Predicate = (!icmp_ln87 & !icmp_ln591)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%sext_ln591 = sext i12 %add_ln591 to i32" [src/kernel/cnn.h:96]   --->   Operation 1521 'sext' 'sext_ln591' <Predicate = (!icmp_ln87 & !icmp_ln591)> <Delay = 0.00>
ST_100 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_231, i32 %sext_ln591) nounwind" [src/kernel/cnn.h:96]   --->   Operation 1522 'bitselect' 'p_Result_105' <Predicate = (!icmp_ln87 & !icmp_ln591)> <Delay = 0.00>
ST_100 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%qb = select i1 %icmp_ln591, i1 %p_Result_223, i1 %p_Result_105" [src/kernel/cnn.h:96]   --->   Operation 1523 'select' 'qb' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1524 [1/1] (0.00ns)   --->   "%p_Result_225 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 15)" [src/kernel/cnn.h:96]   --->   Operation 1524 'bitselect' 'p_Result_225' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_100 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_84)   --->   "%zext_ln415 = zext i1 %qb to i16" [src/kernel/cnn.h:96]   --->   Operation 1525 'zext' 'zext_ln415' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_100 : Operation 1526 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_Val2_84 = add i16 %zext_ln415, %p_Val2_83" [src/kernel/cnn.h:96]   --->   Operation 1526 'add' 'p_Val2_84' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84, i32 15)" [src/kernel/cnn.h:96]   --->   Operation 1527 'bitselect' 'tmp_304' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_100 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%xor_ln416 = xor i1 %tmp_304, true" [src/kernel/cnn.h:96]   --->   Operation 1528 'xor' 'xor_ln416' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln403)   --->   "%select_ln582 = select i1 %icmp_ln582, i16 %trunc_ln583, i16 0" [src/kernel/cnn.h:96]   --->   Operation 1529 'select' 'select_ln582' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln578)   --->   "%xor_ln582 = xor i1 %icmp_ln582, true" [src/kernel/cnn.h:96]   --->   Operation 1530 'xor' 'xor_ln582' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1531 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln578 = and i1 %QUAN_INC, %xor_ln582" [src/kernel/cnn.h:96]   --->   Operation 1531 'and' 'and_ln578' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1532 [1/1] (0.12ns)   --->   "%and_ln403 = and i1 %and_ln578, %p_Result_225" [src/kernel/cnn.h:96]   --->   Operation 1532 'and' 'and_ln403' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1533 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403 = select i1 %and_ln403, i16 %p_Val2_84, i16 %select_ln582" [src/kernel/cnn.h:96]   --->   Operation 1533 'select' 'select_ln403' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_6)   --->   "%xor_ln403 = xor i1 %p_Result_225, true" [src/kernel/cnn.h:96]   --->   Operation 1534 'xor' 'xor_ln403' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_6)   --->   "%and_ln403_10 = and i1 %and_ln578, %xor_ln403" [src/kernel/cnn.h:96]   --->   Operation 1535 'and' 'and_ln403_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1536 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_6 = select i1 %and_ln403_10, i16 %p_Val2_84, i16 %select_ln403" [src/kernel/cnn.h:96]   --->   Operation 1536 'select' 'select_ln403_6' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1537 [1/1] (0.62ns)   --->   "%icmp_ln578 = icmp slt i12 %F2, 12" [src/kernel/cnn.h:96]   --->   Operation 1537 'icmp' 'icmp_ln578' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1538 [1/1] (0.12ns)   --->   "%and_ln603 = and i1 %icmp_ln578, %icmp_ln603" [src/kernel/cnn.h:96]   --->   Operation 1538 'and' 'and_ln603' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%and_ln403_11 = and i1 %and_ln403, %xor_ln416" [src/kernel/cnn.h:96]   --->   Operation 1539 'and' 'and_ln403_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%and_ln603_10 = and i1 %icmp_ln578, %icmp_ln603" [src/kernel/cnn.h:96]   --->   Operation 1540 'and' 'and_ln603_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_11)   --->   "%xor_ln603 = xor i1 %and_ln603_10, true" [src/kernel/cnn.h:96]   --->   Operation 1541 'xor' 'xor_ln603' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1542 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603_11 = and i1 %and_ln403_11, %xor_ln603" [src/kernel/cnn.h:96]   --->   Operation 1542 'and' 'and_ln603_11' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1543 [1/1] (0.12ns)   --->   "%xor_ln631 = xor i1 %tmp_308, true" [src/kernel/cnn.h:96]   --->   Operation 1543 'xor' 'xor_ln631' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node select_ln631)   --->   "%and_ln631 = and i1 %icmp_ln631, %xor_ln631" [src/kernel/cnn.h:96]   --->   Operation 1544 'and' 'and_ln631' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_21)   --->   "%r_V = lshr i54 -1, %zext_ln635" [src/kernel/cnn.h:96]   --->   Operation 1545 'lshr' 'r_V' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1546 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_21 = icmp eq i54 %Range2_V_6, %r_V" [src/kernel/cnn.h:96]   --->   Operation 1546 'icmp' 'Range2_all_ones_21' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1547 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones_21, i1 %xor_ln631" [src/kernel/cnn.h:96]   --->   Operation 1547 'select' 'select_ln631' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1548 [1/1] (0.12ns)   --->   "%and_ln639 = and i1 %icmp_ln631, %xor_ln621_6" [src/kernel/cnn.h:96]   --->   Operation 1548 'and' 'and_ln639' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%Range1_all_ones_12 = and i1 %select_ln631, %Range1_all_ones_13" [src/kernel/cnn.h:96]   --->   Operation 1549 'and' 'Range1_all_ones_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1550 [1/1] (0.99ns)   --->   "%icmp_ln641 = icmp eq i54 %Range2_V_6, 0" [src/kernel/cnn.h:96]   --->   Operation 1550 'icmp' 'icmp_ln641' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1551 [1/1] (0.12ns)   --->   "%Range1_all_zeros_8 = xor i1 %Range1_all_ones_13, true" [src/kernel/cnn.h:96]   --->   Operation 1551 'xor' 'Range1_all_zeros_8' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_7)   --->   "%and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros_8" [src/kernel/cnn.h:96]   --->   Operation 1552 'and' 'and_ln641' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1553 [1/1] (0.99ns)   --->   "%Range1_all_zeros_9 = icmp eq i54 %p_Val2_231, 0" [src/kernel/cnn.h:96]   --->   Operation 1553 'icmp' 'Range1_all_zeros_9' <Predicate = (!icmp_ln87 & !and_ln642)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_6)   --->   "%or_ln645 = or i1 %Range1_all_zeros_9, %xor_ln621_6" [src/kernel/cnn.h:96]   --->   Operation 1554 'or' 'or_ln645' <Predicate = (!icmp_ln87 & !and_ln642)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node select_ln639)   --->   "%select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_13, i1 %xor_ln621_6" [src/kernel/cnn.h:96]   --->   Operation 1555 'select' 'select_ln642' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1556 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones_12, i1 %select_ln642" [src/kernel/cnn.h:96]   --->   Operation 1556 'select' 'select_ln639' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1557 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln642_6 = select i1 %and_ln642, i1 %Range1_all_zeros_8, i1 %or_ln645" [src/kernel/cnn.h:96]   --->   Operation 1557 'select' 'select_ln642_6' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_7)   --->   "%select_ln639_6 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_6" [src/kernel/cnn.h:96]   --->   Operation 1558 'select' 'select_ln639_6' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_7)   --->   "%deleted_zeros_4 = select i1 %and_ln603_11, i1 %select_ln639, i1 %select_ln639_6" [src/kernel/cnn.h:96]   --->   Operation 1559 'select' 'deleted_zeros_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_15)   --->   "%xor_ln652_15 = xor i1 %and_ln403, true" [src/kernel/cnn.h:96]   --->   Operation 1560 'xor' 'xor_ln652_15' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_15)   --->   "%or_ln652_20 = or i1 %tmp_304, %xor_ln652_15" [src/kernel/cnn.h:96]   --->   Operation 1561 'or' 'or_ln652_20' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1562 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln652_15 = or i1 %and_ln603, %or_ln652_20" [src/kernel/cnn.h:96]   --->   Operation 1562 'or' 'or_ln652_15' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_8)   --->   "%xor_ln652 = xor i1 %select_ln631, true" [src/kernel/cnn.h:96]   --->   Operation 1563 'xor' 'xor_ln652' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_8)   --->   "%or_ln652 = or i1 %or_ln652_15, %xor_ln652" [src/kernel/cnn.h:96]   --->   Operation 1564 'or' 'or_ln652' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_8)   --->   "%and_ln652 = and i1 %select_ln639, %or_ln652_15" [src/kernel/cnn.h:96]   --->   Operation 1565 'and' 'and_ln652' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_8)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [src/kernel/cnn.h:96]   --->   Operation 1566 'bitselect' 'tmp_309' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_100 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_8)   --->   "%or_ln652_6 = or i1 %tmp_309, %Range1_all_zeros_8" [src/kernel/cnn.h:96]   --->   Operation 1567 'or' 'or_ln652_6' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1568 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_8 = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_6" [src/kernel/cnn.h:96]   --->   Operation 1568 'select' 'deleted_ones_8' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1569 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln658_7 = xor i1 %deleted_zeros_4, true" [src/kernel/cnn.h:96]   --->   Operation 1569 'xor' 'xor_ln658_7' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1570 [41/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1570 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 1571 [14/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1571 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1572 [16/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1572 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 69> <Delay = 2.42>
ST_101 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_85)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [src/kernel/cnn.h:96]   --->   Operation 1573 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln87 & and_ln603)> <Delay = 0.00>
ST_101 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_85)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [src/kernel/cnn.h:96]   --->   Operation 1574 'shl' 'shl_ln604' <Predicate = (!icmp_ln87 & and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1575 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Val2_85 = select i1 %and_ln603, i16 %shl_ln604, i16 %select_ln403_6" [src/kernel/cnn.h:96]   --->   Operation 1575 'select' 'p_Val2_85' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1576 [1/1] (0.00ns)   --->   "%p_Result_226 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85, i32 15)" [src/kernel/cnn.h:96]   --->   Operation 1576 'bitselect' 'p_Result_226' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_101 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln654 = and i1 %and_ln603_11, %select_ln639" [src/kernel/cnn.h:96]   --->   Operation 1577 'and' 'and_ln654' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%empty_292 = xor i1 %and_ln654, true" [src/kernel/cnn.h:96]   --->   Operation 1578 'xor' 'empty_292' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1579 [1/1] (0.12ns)   --->   "%xor_ln621 = xor i1 %icmp_ln621, true" [src/kernel/cnn.h:96]   --->   Operation 1579 'xor' 'xor_ln621' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node and_ln659)   --->   "%or_ln557 = or i1 %deleted_ones_8, %xor_ln621" [src/kernel/cnn.h:96]   --->   Operation 1580 'or' 'or_ln557' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_16)   --->   "%and_ln621_15 = and i1 %p_Result_226, %xor_ln621" [src/kernel/cnn.h:96]   --->   Operation 1581 'and' 'and_ln621_15' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1582 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln621_16 = and i1 %and_ln621_15, %p_Result_223" [src/kernel/cnn.h:96]   --->   Operation 1582 'and' 'and_ln621_16' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node select_ln557)   --->   "%and_ln557 = and i1 %icmp_ln621, %p_Result_223" [src/kernel/cnn.h:96]   --->   Operation 1583 'and' 'and_ln557' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1584 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln557 = select i1 %and_ln557, i1 %empty_292, i1 %and_ln621_16" [src/kernel/cnn.h:96]   --->   Operation 1584 'select' 'select_ln557' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%and_ln658 = and i1 %icmp_ln621, %xor_ln658_7" [src/kernel/cnn.h:96]   --->   Operation 1585 'and' 'and_ln658' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%or_ln658 = or i1 %p_Result_226, %and_ln658" [src/kernel/cnn.h:96]   --->   Operation 1586 'or' 'or_ln658' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node overflow_8)   --->   "%xor_ln658_6 = xor i1 %p_Result_223, true" [src/kernel/cnn.h:96]   --->   Operation 1587 'xor' 'xor_ln658_6' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1588 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_8 = and i1 %or_ln658, %xor_ln658_6" [src/kernel/cnn.h:96]   --->   Operation 1588 'and' 'overflow_8' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1589 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln659 = and i1 %p_Result_226, %or_ln557" [src/kernel/cnn.h:96]   --->   Operation 1589 'and' 'and_ln659' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node underflow_8)   --->   "%xor_ln659 = xor i1 %and_ln659, true" [src/kernel/cnn.h:96]   --->   Operation 1590 'xor' 'xor_ln659' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1591 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_8 = and i1 %select_ln557, %xor_ln659" [src/kernel/cnn.h:96]   --->   Operation 1591 'and' 'underflow_8' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340 = or i1 %underflow_8, %overflow_8" [src/kernel/cnn.h:96]   --->   Operation 1592 'or' 'or_ln340' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_6)   --->   "%xor_ln340 = xor i1 %select_ln557, true" [src/kernel/cnn.h:96]   --->   Operation 1593 'xor' 'xor_ln340' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_6)   --->   "%or_ln340_27 = or i1 %overflow_8, %xor_ln340" [src/kernel/cnn.h:96]   --->   Operation 1594 'or' 'or_ln340_27' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_6)   --->   "%or_ln340_37 = or i1 %or_ln340_27, %and_ln659" [src/kernel/cnn.h:96]   --->   Operation 1595 'or' 'or_ln340_37' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%select_ln340_7 = select i1 %or_ln340, i16 32767, i16 %p_Val2_85" [src/kernel/cnn.h:96]   --->   Operation 1596 'select' 'select_ln340_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%select_ln571 = select i1 %icmp_ln571, i16 0, i16 -32768" [src/kernel/cnn.h:96]   --->   Operation 1597 'select' 'select_ln571' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%or_ln571 = or i1 %icmp_ln571, %underflow_8" [src/kernel/cnn.h:96]   --->   Operation 1598 'or' 'or_ln571' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1599 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln571_6 = select i1 %or_ln571, i16 %select_ln571, i16 %p_Val2_85" [src/kernel/cnn.h:96]   --->   Operation 1599 'select' 'select_ln571_6' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp58)   --->   "%sel_tmp57_demorgan = or i1 %icmp_ln571, %icmp159" [src/kernel/cnn.h:96]   --->   Operation 1600 'or' 'sel_tmp57_demorgan' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1601 [1/1] (0.24ns) (out node of the LUT)   --->   "%sel_tmp58 = select i1 %sel_tmp57_demorgan, i16 %select_ln571_6, i16 %p_Val2_85" [src/kernel/cnn.h:96]   --->   Operation 1601 'select' 'sel_tmp58' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_6)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [src/kernel/cnn.h:96]   --->   Operation 1602 'xor' 'xor_ln571' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_6)   --->   "%and_ln340 = and i1 %or_ln340_37, %xor_ln571" [src/kernel/cnn.h:96]   --->   Operation 1603 'and' 'and_ln340' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1604 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln340_6 = and i1 %and_ln340, %icmp159" [src/kernel/cnn.h:96]   --->   Operation 1604 'and' 'and_ln340_6' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1605 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %and_ln340_6, i16 %select_ln340_7, i16 %sel_tmp58" [src/kernel/cnn.h:96]   --->   Operation 1605 'select' 'select_ln340_14' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1606 [40/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1606 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 1607 [13/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1607 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1608 [15/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1608 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 70> <Delay = 2.42>
ST_102 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i9 %k6_0 to i11" [src/kernel/cnn.h:87]   --->   Operation 1609 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_102 : Operation 1610 [1/1] (1.15ns)   --->   "store i16 %select_ln340_14, i16* %LSTM_f_V_addr_1, align 2" [src/kernel/cnn.h:96]   --->   Operation 1610 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_102 : Operation 1611 [39/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1611 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 1612 [12/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1612 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1613 [14/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1613 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1614 [1/1] (0.00ns)   --->   "%r_V_13 = sext i16 %select_ln340_14 to i32" [src/kernel/cnn.h:110]   --->   Operation 1614 'sext' 'r_V_13' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_102 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %c_prev_V_load to i32" [src/kernel/cnn.h:110]   --->   Operation 1615 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_102 : Operation 1616 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5" [src/kernel/cnn.h:110]   --->   Operation 1616 'mul' 'r_V_36' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1617 [1/1] (0.53ns)   --->   "%add_ln124 = add i11 -768, %zext_ln87_1" [src/kernel/cnn.h:124]   --->   Operation 1617 'add' 'add_ln124' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln203_263 = zext i11 %add_ln124 to i19" [src/kernel/cnn.h:124]   --->   Operation 1618 'zext' 'zext_ln203_263' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_102 : Operation 1619 [1/1] (0.56ns)   --->   "%add_ln203_107 = add i19 %zext_ln203_263, %add_ln203" [src/kernel/cnn.h:124]   --->   Operation 1619 'add' 'add_ln203_107' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln203_264 = zext i19 %add_ln203_107 to i64" [src/kernel/cnn.h:124]   --->   Operation 1620 'zext' 'zext_ln203_264' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_102 : Operation 1621 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_4 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_264" [src/kernel/cnn.h:124]   --->   Operation 1621 'getelementptr' 'LSTM_cache_V_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_102 : Operation 1622 [1/1] (1.15ns)   --->   "store i16 %select_ln340_14, i16* %LSTM_cache_V_addr_4, align 2" [src/kernel/cnn.h:124]   --->   Operation 1622 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 103 <SV = 71> <Delay = 2.42>
ST_103 : Operation 1623 [38/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1623 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 1624 [11/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1624 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1625 [13/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1625 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1626 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5" [src/kernel/cnn.h:110]   --->   Operation 1626 'mul' 'r_V_36' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 104 <SV = 72> <Delay = 2.42>
ST_104 : Operation 1627 [37/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1627 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 1628 [10/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1628 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1629 [12/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1629 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1630 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5" [src/kernel/cnn.h:110]   --->   Operation 1630 'mul' 'r_V_36' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 73> <Delay = 2.42>
ST_105 : Operation 1631 [36/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1631 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 1632 [9/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1632 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1633 [11/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1633 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1634 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5" [src/kernel/cnn.h:110]   --->   Operation 1634 'mul' 'r_V_36' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i32 %r_V_36 to i29" [src/kernel/cnn.h:110]   --->   Operation 1635 'trunc' 'trunc_ln1192_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 106 <SV = 74> <Delay = 2.42>
ST_106 : Operation 1636 [35/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1636 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 1637 [8/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1637 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1638 [10/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1638 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 75> <Delay = 2.42>
ST_107 : Operation 1639 [34/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1639 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 1640 [7/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1640 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1641 [9/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1641 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 76> <Delay = 2.42>
ST_108 : Operation 1642 [33/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1642 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 1643 [6/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1643 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1644 [8/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1644 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 77> <Delay = 2.42>
ST_109 : Operation 1645 [32/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1645 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_109 : Operation 1646 [5/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1646 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1647 [7/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1647 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 78> <Delay = 2.42>
ST_110 : Operation 1648 [31/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1648 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 1649 [4/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1649 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1650 [6/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1650 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 79> <Delay = 2.42>
ST_111 : Operation 1651 [30/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1651 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 1652 [3/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1652 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1653 [5/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1653 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 80> <Delay = 2.42>
ST_112 : Operation 1654 [29/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1654 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 1655 [2/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1655 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1656 [4/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1656 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 81> <Delay = 2.42>
ST_113 : Operation 1657 [28/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1657 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_113 : Operation 1658 [1/31] (2.35ns)   --->   "%v_assign_3 = fdiv double 1.000000e+00, %tmp_6" [src/kernel/cnn.h:101]   --->   Operation 1658 'ddiv' 'v_assign_3' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1659 [3/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1659 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 82> <Delay = 2.42>
ST_114 : Operation 1660 [27/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1660 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1661 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %v_assign_3 to i64" [src/kernel/cnn.h:101]   --->   Operation 1661 'bitcast' 'ireg_V_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln556_3 = trunc i64 %ireg_V_3 to i63" [src/kernel/cnn.h:101]   --->   Operation 1662 'trunc' 'trunc_ln556_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1663 [1/1] (0.00ns)   --->   "%p_Result_237 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [src/kernel/cnn.h:101]   --->   Operation 1663 'bitselect' 'p_Result_237' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1664 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [src/kernel/cnn.h:101]   --->   Operation 1664 'partselect' 'exp_tmp_V_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12" [src/kernel/cnn.h:101]   --->   Operation 1665 'zext' 'zext_ln461_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V_3 = add i12 -1023, %zext_ln461_3" [src/kernel/cnn.h:101]   --->   Operation 1666 'add' 'exp_V_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_V_3 to i52" [src/kernel/cnn.h:101]   --->   Operation 1667 'trunc' 'trunc_ln565_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_60 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)" [src/kernel/cnn.h:101]   --->   Operation 1668 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1669 [1/1] (0.00ns)   --->   "%p_Result_238 = zext i53 %tmp_60 to i54" [src/kernel/cnn.h:101]   --->   Operation 1669 'zext' 'p_Result_238' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1670 [1/1] (0.74ns)   --->   "%man_V_16 = sub i54 0, %p_Result_238" [src/kernel/cnn.h:101]   --->   Operation 1670 'sub' 'man_V_16' <Predicate = (!icmp_ln87)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1671 [1/1] (0.26ns)   --->   "%p_Val2_233 = select i1 %p_Result_237, i54 %man_V_16, i54 %p_Result_238" [src/kernel/cnn.h:101]   --->   Operation 1671 'select' 'p_Val2_233' <Predicate = (!icmp_ln87)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1672 [1/1] (1.05ns)   --->   "%icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0" [src/kernel/cnn.h:101]   --->   Operation 1672 'icmp' 'icmp_ln571_3' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1673 [1/1] (0.52ns)   --->   "%F2_3 = sub i12 1075, %zext_ln461_3" [src/kernel/cnn.h:101]   --->   Operation 1673 'sub' 'F2_3' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1674 [1/1] (0.62ns)   --->   "%QUAN_INC_3 = icmp sgt i12 %F2_3, 12" [src/kernel/cnn.h:101]   --->   Operation 1674 'icmp' 'QUAN_INC_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1675 [1/1] (0.52ns)   --->   "%add_ln581_3 = add i12 -12, %F2_3" [src/kernel/cnn.h:101]   --->   Operation 1675 'add' 'add_ln581_3' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1676 [1/1] (0.52ns)   --->   "%sub_ln581_3 = sub i12 12, %F2_3" [src/kernel/cnn.h:101]   --->   Operation 1676 'sub' 'sub_ln581_3' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1677 [1/1] (0.29ns)   --->   "%sh_amt_3 = select i1 %QUAN_INC_3, i12 %add_ln581_3, i12 %sub_ln581_3" [src/kernel/cnn.h:101]   --->   Operation 1677 'select' 'sh_amt_3' <Predicate = (!icmp_ln87)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %p_Val2_233 to i16" [src/kernel/cnn.h:101]   --->   Operation 1678 'trunc' 'trunc_ln583_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1679 [1/1] (0.62ns)   --->   "%icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54" [src/kernel/cnn.h:101]   --->   Operation 1679 'icmp' 'icmp_ln585_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_329 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_3, i32 4, i32 11)" [src/kernel/cnn.h:101]   --->   Operation 1680 'partselect' 'tmp_329' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1681 [1/1] (0.58ns)   --->   "%icmp_ln603_3 = icmp eq i8 %tmp_329, 0" [src/kernel/cnn.h:101]   --->   Operation 1681 'icmp' 'icmp_ln603_3' <Predicate = (!icmp_ln87)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1682 [1/1] (0.62ns)   --->   "%icmp_ln591_3 = icmp sgt i12 %add_ln581_3, 54" [src/kernel/cnn.h:101]   --->   Operation 1682 'icmp' 'icmp_ln591_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1683 [1/1] (0.27ns)   --->   "%tmp367_cast_cast = select i1 %QUAN_INC_3, i12 2, i12 1" [src/kernel/cnn.h:101]   --->   Operation 1683 'select' 'tmp367_cast_cast' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1684 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_295 = add i12 %exp_V_3, %tmp367_cast_cast" [src/kernel/cnn.h:101]   --->   Operation 1684 'add' 'empty_295' <Predicate = (!icmp_ln87)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_333 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_295, i32 2, i32 11)" [src/kernel/cnn.h:101]   --->   Operation 1685 'partselect' 'tmp_333' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1686 [1/1] (0.52ns)   --->   "%pos1_3 = add i12 4, %F2_3" [src/kernel/cnn.h:101]   --->   Operation 1686 'add' 'pos1_3' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1687 [1/1] (0.52ns)   --->   "%pos2_3 = add i12 5, %F2_3" [src/kernel/cnn.h:101]   --->   Operation 1687 'add' 'pos2_3' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln619_3 = sext i12 %pos2_3 to i32" [src/kernel/cnn.h:101]   --->   Operation 1688 'sext' 'sext_ln619_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1689 [1/1] (0.62ns)   --->   "%icmp_ln621_3 = icmp slt i12 %pos1_3, 54" [src/kernel/cnn.h:101]   --->   Operation 1689 'icmp' 'icmp_ln621_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_3, i32 11)" [src/kernel/cnn.h:101]   --->   Operation 1690 'bitselect' 'tmp_335' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_3, i32 11)" [src/kernel/cnn.h:101]   --->   Operation 1691 'bitselect' 'tmp_336' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1692 [1/1] (0.62ns)   --->   "%icmp_ln631_3 = icmp slt i12 %pos2_3, 54" [src/kernel/cnn.h:101]   --->   Operation 1692 'icmp' 'icmp_ln631_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln635_3 = zext i32 %sext_ln619_3 to i54" [src/kernel/cnn.h:101]   --->   Operation 1693 'zext' 'zext_ln635_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_114 : Operation 1694 [1/1] (1.12ns)   --->   "%Range2_V_10 = lshr i54 %p_Val2_233, %zext_ln635_3" [src/kernel/cnn.h:101]   --->   Operation 1694 'lshr' 'Range2_V_10' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1695 [1/1] (0.62ns)   --->   "%icmp_ln642_3 = icmp eq i12 %pos2_3, 54" [src/kernel/cnn.h:101]   --->   Operation 1695 'icmp' 'icmp_ln642_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1696 [2/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1696 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 83> <Delay = 2.42>
ST_115 : Operation 1697 [26/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1697 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3 to i32" [src/kernel/cnn.h:101]   --->   Operation 1698 'sext' 'sext_ln581_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1699 [1/1] (0.62ns)   --->   "%icmp_ln582_4 = icmp eq i12 %F2_3, 12" [src/kernel/cnn.h:101]   --->   Operation 1699 'icmp' 'icmp_ln582_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%zext_ln586_3 = zext i32 %sext_ln581_3 to i54" [src/kernel/cnn.h:101]   --->   Operation 1700 'zext' 'zext_ln586_3' <Predicate = (!icmp_ln87 & icmp_ln585_3)> <Delay = 0.00>
ST_115 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%ashr_ln586_3 = ashr i54 %p_Val2_233, %zext_ln586_3" [src/kernel/cnn.h:101]   --->   Operation 1701 'ashr' 'ashr_ln586_3' <Predicate = (!icmp_ln87 & icmp_ln585_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i16" [src/kernel/cnn.h:101]   --->   Operation 1702 'trunc' 'trunc_ln586_3' <Predicate = (!icmp_ln87 & icmp_ln585_3)> <Delay = 0.00>
ST_115 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [src/kernel/cnn.h:101]   --->   Operation 1703 'bitselect' 'tmp_330' <Predicate = (!icmp_ln87 & !icmp_ln585_3)> <Delay = 0.00>
ST_115 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_109)   --->   "%select_ln588_3 = select i1 %tmp_330, i16 -1, i16 0" [src/kernel/cnn.h:101]   --->   Operation 1704 'select' 'select_ln588_3' <Predicate = (!icmp_ln87 & !icmp_ln585_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1705 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_109 = select i1 %icmp_ln585_3, i16 %trunc_ln586_3, i16 %select_ln588_3" [src/kernel/cnn.h:101]   --->   Operation 1705 'select' 'p_Val2_109' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1706 [1/1] (0.52ns)   --->   "%add_ln591_3 = add i12 -13, %F2_3" [src/kernel/cnn.h:101]   --->   Operation 1706 'add' 'add_ln591_3' <Predicate = (!icmp_ln87 & !icmp_ln591_3)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_110)   --->   "%sext_ln591_3 = sext i12 %add_ln591_3 to i32" [src/kernel/cnn.h:101]   --->   Operation 1707 'sext' 'sext_ln591_3' <Predicate = (!icmp_ln87 & !icmp_ln591_3)> <Delay = 0.00>
ST_115 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_110)   --->   "%p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_233, i32 %sext_ln591_3) nounwind" [src/kernel/cnn.h:101]   --->   Operation 1708 'bitselect' 'p_Result_127' <Predicate = (!icmp_ln87 & !icmp_ln591_3)> <Delay = 0.00>
ST_115 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_110)   --->   "%qb_3 = select i1 %icmp_ln591_3, i1 %p_Result_237, i1 %p_Result_127" [src/kernel/cnn.h:101]   --->   Operation 1709 'select' 'qb_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1710 [1/1] (0.00ns)   --->   "%p_Result_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_109, i32 15)" [src/kernel/cnn.h:101]   --->   Operation 1710 'bitselect' 'p_Result_239' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_110)   --->   "%zext_ln415_3 = zext i1 %qb_3 to i16" [src/kernel/cnn.h:101]   --->   Operation 1711 'zext' 'zext_ln415_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1712 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_Val2_110 = add i16 %zext_ln415_3, %p_Val2_109" [src/kernel/cnn.h:101]   --->   Operation 1712 'add' 'p_Val2_110' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_110, i32 15)" [src/kernel/cnn.h:101]   --->   Operation 1713 'bitselect' 'tmp_332' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_17)   --->   "%xor_ln416_14 = xor i1 %tmp_332, true" [src/kernel/cnn.h:101]   --->   Operation 1714 'xor' 'xor_ln416_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_9)   --->   "%select_ln582_3 = select i1 %icmp_ln582_4, i16 %trunc_ln583_3, i16 0" [src/kernel/cnn.h:101]   --->   Operation 1715 'select' 'select_ln582_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln578_3)   --->   "%xor_ln582_3 = xor i1 %icmp_ln582_4, true" [src/kernel/cnn.h:101]   --->   Operation 1716 'xor' 'xor_ln582_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1717 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln578_3 = and i1 %QUAN_INC_3, %xor_ln582_3" [src/kernel/cnn.h:101]   --->   Operation 1717 'and' 'and_ln578_3' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1718 [1/1] (0.12ns)   --->   "%and_ln403_15 = and i1 %and_ln578_3, %p_Result_239" [src/kernel/cnn.h:101]   --->   Operation 1718 'and' 'and_ln403_15' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1719 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_9 = select i1 %and_ln403_15, i16 %p_Val2_110, i16 %select_ln582_3" [src/kernel/cnn.h:101]   --->   Operation 1719 'select' 'select_ln403_9' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_10)   --->   "%xor_ln403_3 = xor i1 %p_Result_239, true" [src/kernel/cnn.h:101]   --->   Operation 1720 'xor' 'xor_ln403_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_10)   --->   "%and_ln403_16 = and i1 %and_ln578_3, %xor_ln403_3" [src/kernel/cnn.h:101]   --->   Operation 1721 'and' 'and_ln403_16' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_10 = select i1 %and_ln403_16, i16 %p_Val2_110, i16 %select_ln403_9" [src/kernel/cnn.h:101]   --->   Operation 1722 'select' 'select_ln403_10' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1723 [1/1] (0.62ns)   --->   "%icmp_ln578_6 = icmp slt i12 %F2_3, 12" [src/kernel/cnn.h:101]   --->   Operation 1723 'icmp' 'icmp_ln578_6' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1724 [1/1] (0.12ns)   --->   "%and_ln603_15 = and i1 %icmp_ln578_6, %icmp_ln603_3" [src/kernel/cnn.h:101]   --->   Operation 1724 'and' 'and_ln603_15' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_17)   --->   "%and_ln403_17 = and i1 %and_ln403_15, %xor_ln416_14" [src/kernel/cnn.h:101]   --->   Operation 1725 'and' 'and_ln403_17' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_17)   --->   "%and_ln603_16 = and i1 %icmp_ln578_6, %icmp_ln603_3" [src/kernel/cnn.h:101]   --->   Operation 1726 'and' 'and_ln603_16' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_17)   --->   "%xor_ln603_3 = xor i1 %and_ln603_16, true" [src/kernel/cnn.h:101]   --->   Operation 1727 'xor' 'xor_ln603_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1728 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603_17 = and i1 %and_ln403_17, %xor_ln603_3" [src/kernel/cnn.h:101]   --->   Operation 1728 'and' 'and_ln603_17' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1729 [1/1] (0.60ns)   --->   "%icmp227 = icmp sgt i10 %tmp_333, 0" [src/kernel/cnn.h:101]   --->   Operation 1729 'icmp' 'icmp227' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_17)   --->   "%sext_ln618_3 = sext i12 %pos1_3 to i32" [src/kernel/cnn.h:101]   --->   Operation 1730 'sext' 'sext_ln618_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1731 [1/1] (0.12ns)   --->   "%xor_ln621_8 = xor i1 %tmp_335, true" [src/kernel/cnn.h:101]   --->   Operation 1731 'xor' 'xor_ln621_8' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_17)   --->   "%zext_ln623_3 = zext i32 %sext_ln618_3 to i54" [src/kernel/cnn.h:101]   --->   Operation 1732 'zext' 'zext_ln623_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_17)   --->   "%ashr_ln623_3 = ashr i54 %p_Val2_233, %zext_ln623_3" [src/kernel/cnn.h:101]   --->   Operation 1733 'ashr' 'ashr_ln623_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_17)   --->   "%lD_3 = trunc i54 %ashr_ln623_3 to i1" [src/kernel/cnn.h:101]   --->   Operation 1734 'trunc' 'lD_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_17)   --->   "%and_ln621_21 = and i1 %lD_3, %xor_ln621_8" [src/kernel/cnn.h:101]   --->   Operation 1735 'and' 'and_ln621_21' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1736 [1/1] (1.12ns) (out node of the LUT)   --->   "%Range1_all_ones_17 = and i1 %and_ln621_21, %icmp_ln621_3" [src/kernel/cnn.h:101]   --->   Operation 1736 'and' 'Range1_all_ones_17' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1737 [1/1] (0.12ns)   --->   "%xor_ln631_3 = xor i1 %tmp_336, true" [src/kernel/cnn.h:101]   --->   Operation 1737 'xor' 'xor_ln631_3' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node select_ln631_3)   --->   "%and_ln631_3 = and i1 %icmp_ln631_3, %xor_ln631_3" [src/kernel/cnn.h:101]   --->   Operation 1738 'and' 'and_ln631_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_23)   --->   "%r_V_11 = lshr i54 -1, %zext_ln635_3" [src/kernel/cnn.h:101]   --->   Operation 1739 'lshr' 'r_V_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1740 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_23 = icmp eq i54 %Range2_V_10, %r_V_11" [src/kernel/cnn.h:101]   --->   Operation 1740 'icmp' 'Range2_all_ones_23' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1741 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln631_3 = select i1 %and_ln631_3, i1 %Range2_all_ones_23, i1 %xor_ln631_3" [src/kernel/cnn.h:101]   --->   Operation 1741 'select' 'select_ln631_3' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1742 [1/1] (0.12ns)   --->   "%and_ln639_3 = and i1 %icmp_ln631_3, %xor_ln621_8" [src/kernel/cnn.h:101]   --->   Operation 1742 'and' 'and_ln639_3' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_9)   --->   "%Range1_all_ones_16 = and i1 %select_ln631_3, %Range1_all_ones_17" [src/kernel/cnn.h:101]   --->   Operation 1743 'and' 'Range1_all_ones_16' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1744 [1/1] (0.99ns)   --->   "%icmp_ln641_3 = icmp eq i54 %Range2_V_10, 0" [src/kernel/cnn.h:101]   --->   Operation 1744 'icmp' 'icmp_ln641_3' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1745 [1/1] (0.12ns)   --->   "%Range1_all_zeros_12 = xor i1 %Range1_all_ones_17, true" [src/kernel/cnn.h:101]   --->   Operation 1745 'xor' 'Range1_all_zeros_12' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_9)   --->   "%and_ln641_3 = and i1 %icmp_ln641_3, %Range1_all_zeros_12" [src/kernel/cnn.h:101]   --->   Operation 1746 'and' 'and_ln641_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1747 [1/1] (0.99ns)   --->   "%Range1_all_zeros_13 = icmp eq i54 %p_Val2_233, 0" [src/kernel/cnn.h:101]   --->   Operation 1747 'icmp' 'Range1_all_zeros_13' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_10)   --->   "%or_ln645_3 = or i1 %Range1_all_zeros_13, %xor_ln621_8" [src/kernel/cnn.h:101]   --->   Operation 1748 'or' 'or_ln645_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_3)   --->   "%xor_ln639_7 = xor i1 %icmp_ln631_3, true" [src/kernel/cnn.h:101]   --->   Operation 1749 'xor' 'xor_ln639_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_3)   --->   "%or_ln639_3 = or i1 %tmp_335, %xor_ln639_7" [src/kernel/cnn.h:101]   --->   Operation 1750 'or' 'or_ln639_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1751 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln642_3 = and i1 %icmp_ln642_3, %or_ln639_3" [src/kernel/cnn.h:101]   --->   Operation 1751 'and' 'and_ln642_3' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_9)   --->   "%select_ln642_9 = select i1 %and_ln642_3, i1 %Range1_all_ones_17, i1 %xor_ln621_8" [src/kernel/cnn.h:101]   --->   Operation 1752 'select' 'select_ln642_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1753 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln639_9 = select i1 %and_ln639_3, i1 %Range1_all_ones_16, i1 %select_ln642_9" [src/kernel/cnn.h:101]   --->   Operation 1753 'select' 'select_ln639_9' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1754 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln642_10 = select i1 %and_ln642_3, i1 %Range1_all_zeros_12, i1 %or_ln645_3" [src/kernel/cnn.h:101]   --->   Operation 1754 'select' 'select_ln642_10' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_9)   --->   "%select_ln639_10 = select i1 %and_ln639_3, i1 %and_ln641_3, i1 %select_ln642_10" [src/kernel/cnn.h:101]   --->   Operation 1755 'select' 'select_ln639_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_9)   --->   "%deleted_zeros_6 = select i1 %and_ln603_17, i1 %select_ln639_9, i1 %select_ln639_10" [src/kernel/cnn.h:101]   --->   Operation 1756 'select' 'deleted_zeros_6' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_17)   --->   "%xor_ln652_17 = xor i1 %and_ln403_15, true" [src/kernel/cnn.h:101]   --->   Operation 1757 'xor' 'xor_ln652_17' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_17)   --->   "%or_ln652_22 = or i1 %tmp_332, %xor_ln652_17" [src/kernel/cnn.h:101]   --->   Operation 1758 'or' 'or_ln652_22' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1759 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln652_17 = or i1 %and_ln603_15, %or_ln652_22" [src/kernel/cnn.h:101]   --->   Operation 1759 'or' 'or_ln652_17' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_10)   --->   "%xor_ln652_10 = xor i1 %select_ln631_3, true" [src/kernel/cnn.h:101]   --->   Operation 1760 'xor' 'xor_ln652_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_10)   --->   "%or_ln652_9 = or i1 %or_ln652_17, %xor_ln652_10" [src/kernel/cnn.h:101]   --->   Operation 1761 'or' 'or_ln652_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_10)   --->   "%and_ln652_3 = and i1 %select_ln639_9, %or_ln652_17" [src/kernel/cnn.h:101]   --->   Operation 1762 'and' 'and_ln652_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_10)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_3, i32 11)" [src/kernel/cnn.h:101]   --->   Operation 1763 'bitselect' 'tmp_337' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_115 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_10)   --->   "%or_ln652_10 = or i1 %tmp_337, %Range1_all_zeros_12" [src/kernel/cnn.h:101]   --->   Operation 1764 'or' 'or_ln652_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1765 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_10 = select i1 %or_ln652_9, i1 %and_ln652_3, i1 %or_ln652_10" [src/kernel/cnn.h:101]   --->   Operation 1765 'select' 'deleted_ones_10' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1766 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln658_9 = xor i1 %deleted_zeros_6, true" [src/kernel/cnn.h:101]   --->   Operation 1766 'xor' 'xor_ln658_9' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1767 [1/31] (2.35ns)   --->   "%v_assign_4 = fdiv double 1.000000e+00, %tmp_9" [src/kernel/cnn.h:104]   --->   Operation 1767 'ddiv' 'v_assign_4' <Predicate = (!icmp_ln87)> <Delay = 2.35> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 84> <Delay = 2.42>
ST_116 : Operation 1768 [25/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1768 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_111)   --->   "%sext_ln581_3cast = trunc i32 %sext_ln581_3 to i16" [src/kernel/cnn.h:101]   --->   Operation 1769 'trunc' 'sext_ln581_3cast' <Predicate = (!icmp_ln87 & and_ln603_15)> <Delay = 0.00>
ST_116 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_111)   --->   "%shl_ln604_3 = shl i16 %trunc_ln583_3, %sext_ln581_3cast" [src/kernel/cnn.h:101]   --->   Operation 1770 'shl' 'shl_ln604_3' <Predicate = (!icmp_ln87 & and_ln603_15)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1771 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Val2_111 = select i1 %and_ln603_15, i16 %shl_ln604_3, i16 %select_ln403_10" [src/kernel/cnn.h:101]   --->   Operation 1771 'select' 'p_Val2_111' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1772 [1/1] (0.00ns)   --->   "%p_Result_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_111, i32 15)" [src/kernel/cnn.h:101]   --->   Operation 1772 'bitselect' 'p_Result_240' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_3)   --->   "%and_ln654_3 = and i1 %and_ln603_17, %select_ln639_9" [src/kernel/cnn.h:101]   --->   Operation 1773 'and' 'and_ln654_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_3)   --->   "%empty_296 = xor i1 %and_ln654_3, true" [src/kernel/cnn.h:101]   --->   Operation 1774 'xor' 'empty_296' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1775 [1/1] (0.12ns)   --->   "%xor_ln621_3 = xor i1 %icmp_ln621_3, true" [src/kernel/cnn.h:101]   --->   Operation 1775 'xor' 'xor_ln621_3' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln659_9)   --->   "%or_ln557_3 = or i1 %deleted_ones_10, %xor_ln621_3" [src/kernel/cnn.h:101]   --->   Operation 1776 'or' 'or_ln557_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_24)   --->   "%and_ln621_23 = and i1 %p_Result_240, %xor_ln621_3" [src/kernel/cnn.h:101]   --->   Operation 1777 'and' 'and_ln621_23' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1778 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln621_24 = and i1 %and_ln621_23, %p_Result_237" [src/kernel/cnn.h:101]   --->   Operation 1778 'and' 'and_ln621_24' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_3)   --->   "%and_ln557_3 = and i1 %icmp_ln621_3, %p_Result_237" [src/kernel/cnn.h:101]   --->   Operation 1779 'and' 'and_ln557_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1780 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln557_3 = select i1 %and_ln557_3, i1 %empty_296, i1 %and_ln621_24" [src/kernel/cnn.h:101]   --->   Operation 1780 'select' 'select_ln557_3' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%and_ln658_9 = and i1 %icmp_ln621_3, %xor_ln658_9" [src/kernel/cnn.h:101]   --->   Operation 1781 'and' 'and_ln658_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%or_ln658_3 = or i1 %p_Result_240, %and_ln658_9" [src/kernel/cnn.h:101]   --->   Operation 1782 'or' 'or_ln658_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node overflow_10)   --->   "%xor_ln658_10 = xor i1 %p_Result_237, true" [src/kernel/cnn.h:101]   --->   Operation 1783 'xor' 'xor_ln658_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1784 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_10 = and i1 %or_ln658_3, %xor_ln658_10" [src/kernel/cnn.h:101]   --->   Operation 1784 'and' 'overflow_10' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1785 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln659_9 = and i1 %p_Result_240, %or_ln557_3" [src/kernel/cnn.h:101]   --->   Operation 1785 'and' 'and_ln659_9' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node underflow_10)   --->   "%xor_ln659_3 = xor i1 %and_ln659_9, true" [src/kernel/cnn.h:101]   --->   Operation 1786 'xor' 'xor_ln659_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1787 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_10 = and i1 %select_ln557_3, %xor_ln659_3" [src/kernel/cnn.h:101]   --->   Operation 1787 'and' 'underflow_10' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%or_ln340_33 = or i1 %underflow_10, %overflow_10" [src/kernel/cnn.h:101]   --->   Operation 1788 'or' 'or_ln340_33' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_10)   --->   "%xor_ln340_3 = xor i1 %select_ln557_3, true" [src/kernel/cnn.h:101]   --->   Operation 1789 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_10)   --->   "%or_ln340_41 = or i1 %overflow_10, %xor_ln340_3" [src/kernel/cnn.h:101]   --->   Operation 1790 'or' 'or_ln340_41' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_10)   --->   "%or_ln340_42 = or i1 %or_ln340_41, %and_ln659_9" [src/kernel/cnn.h:101]   --->   Operation 1791 'or' 'or_ln340_42' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%select_ln340_9 = select i1 %or_ln340_33, i16 32767, i16 %p_Val2_111" [src/kernel/cnn.h:101]   --->   Operation 1792 'select' 'select_ln340_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%select_ln571_9 = select i1 %icmp_ln571_3, i16 0, i16 -32768" [src/kernel/cnn.h:101]   --->   Operation 1793 'select' 'select_ln571_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%or_ln571_3 = or i1 %icmp_ln571_3, %underflow_10" [src/kernel/cnn.h:101]   --->   Operation 1794 'or' 'or_ln571_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1795 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln571_10 = select i1 %or_ln571_3, i16 %select_ln571_9, i16 %p_Val2_111" [src/kernel/cnn.h:101]   --->   Operation 1795 'select' 'select_ln571_10' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp196)   --->   "%sel_tmp195_demorgan = or i1 %icmp_ln571_3, %icmp227" [src/kernel/cnn.h:101]   --->   Operation 1796 'or' 'sel_tmp195_demorgan' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1797 [1/1] (0.24ns) (out node of the LUT)   --->   "%sel_tmp196 = select i1 %sel_tmp195_demorgan, i16 %select_ln571_10, i16 %p_Val2_111" [src/kernel/cnn.h:101]   --->   Operation 1797 'select' 'sel_tmp196' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_10)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, true" [src/kernel/cnn.h:101]   --->   Operation 1798 'xor' 'xor_ln571_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_10)   --->   "%and_ln340_9 = and i1 %or_ln340_42, %xor_ln571_3" [src/kernel/cnn.h:101]   --->   Operation 1799 'and' 'and_ln340_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1800 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln340_10 = and i1 %and_ln340_9, %icmp227" [src/kernel/cnn.h:101]   --->   Operation 1800 'and' 'and_ln340_10' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_16 = select i1 %and_ln340_10, i16 %select_ln340_9, i16 %sel_tmp196" [src/kernel/cnn.h:101]   --->   Operation 1801 'select' 'select_ln340_16' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1802 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %v_assign_4 to i64" [src/kernel/cnn.h:104]   --->   Operation 1802 'bitcast' 'ireg_V_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1803 [1/1] (0.00ns)   --->   "%trunc_ln556_4 = trunc i64 %ireg_V_4 to i63" [src/kernel/cnn.h:104]   --->   Operation 1803 'trunc' 'trunc_ln556_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1804 [1/1] (0.00ns)   --->   "%p_Result_244 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [src/kernel/cnn.h:104]   --->   Operation 1804 'bitselect' 'p_Result_244' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1805 [1/1] (0.00ns)   --->   "%exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [src/kernel/cnn.h:104]   --->   Operation 1805 'partselect' 'exp_tmp_V_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln461_4 = zext i11 %exp_tmp_V_4 to i12" [src/kernel/cnn.h:104]   --->   Operation 1806 'zext' 'zext_ln461_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V_4 = add i12 -1023, %zext_ln461_4" [src/kernel/cnn.h:104]   --->   Operation 1807 'add' 'exp_V_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i64 %ireg_V_4 to i52" [src/kernel/cnn.h:104]   --->   Operation 1808 'trunc' 'trunc_ln565_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_62 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_4)" [src/kernel/cnn.h:104]   --->   Operation 1809 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1810 [1/1] (0.00ns)   --->   "%p_Result_245 = zext i53 %tmp_62 to i54" [src/kernel/cnn.h:104]   --->   Operation 1810 'zext' 'p_Result_245' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1811 [1/1] (0.74ns)   --->   "%man_V_19 = sub i54 0, %p_Result_245" [src/kernel/cnn.h:104]   --->   Operation 1811 'sub' 'man_V_19' <Predicate = (!icmp_ln87)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1812 [1/1] (0.26ns)   --->   "%p_Val2_234 = select i1 %p_Result_244, i54 %man_V_19, i54 %p_Result_245" [src/kernel/cnn.h:104]   --->   Operation 1812 'select' 'p_Val2_234' <Predicate = (!icmp_ln87)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1813 [1/1] (1.05ns)   --->   "%icmp_ln571_4 = icmp eq i63 %trunc_ln556_4, 0" [src/kernel/cnn.h:104]   --->   Operation 1813 'icmp' 'icmp_ln571_4' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1814 [1/1] (0.52ns)   --->   "%F2_4 = sub i12 1075, %zext_ln461_4" [src/kernel/cnn.h:104]   --->   Operation 1814 'sub' 'F2_4' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1815 [1/1] (0.62ns)   --->   "%QUAN_INC_4 = icmp sgt i12 %F2_4, 12" [src/kernel/cnn.h:104]   --->   Operation 1815 'icmp' 'QUAN_INC_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln583_4 = trunc i54 %p_Val2_234 to i16" [src/kernel/cnn.h:104]   --->   Operation 1816 'trunc' 'trunc_ln583_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1817 [1/1] (0.27ns)   --->   "%tmp372_cast_cast = select i1 %QUAN_INC_4, i12 2, i12 1" [src/kernel/cnn.h:104]   --->   Operation 1817 'select' 'tmp372_cast_cast' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1818 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_297 = add i12 %exp_V_4, %tmp372_cast_cast" [src/kernel/cnn.h:104]   --->   Operation 1818 'add' 'empty_297' <Predicate = (!icmp_ln87)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_347 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_297, i32 2, i32 11)" [src/kernel/cnn.h:104]   --->   Operation 1819 'partselect' 'tmp_347' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1820 [1/1] (0.52ns)   --->   "%pos2_4 = add i12 5, %F2_4" [src/kernel/cnn.h:104]   --->   Operation 1820 'add' 'pos2_4' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln619_4 = sext i12 %pos2_4 to i32" [src/kernel/cnn.h:104]   --->   Operation 1821 'sext' 'sext_ln619_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1822 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_4, i32 11)" [src/kernel/cnn.h:104]   --->   Operation 1822 'bitselect' 'tmp_350' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1823 [1/1] (0.62ns)   --->   "%icmp_ln631_4 = icmp slt i12 %pos2_4, 54" [src/kernel/cnn.h:104]   --->   Operation 1823 'icmp' 'icmp_ln631_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln635_4 = zext i32 %sext_ln619_4 to i54" [src/kernel/cnn.h:104]   --->   Operation 1824 'zext' 'zext_ln635_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_116 : Operation 1825 [1/1] (1.12ns)   --->   "%Range2_V_12 = lshr i54 %p_Val2_234, %zext_ln635_4" [src/kernel/cnn.h:104]   --->   Operation 1825 'lshr' 'Range2_V_12' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1826 [1/1] (0.62ns)   --->   "%icmp_ln642_4 = icmp eq i12 %pos2_4, 54" [src/kernel/cnn.h:104]   --->   Operation 1826 'icmp' 'icmp_ln642_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 85> <Delay = 2.42>
ST_117 : Operation 1827 [24/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1827 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 1828 [1/1] (1.15ns)   --->   "store i16 %select_ln340_16, i16* %LSTM_i_V_addr_3, align 2" [src/kernel/cnn.h:101]   --->   Operation 1828 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_117 : Operation 1829 [1/1] (0.60ns)   --->   "%icmp261 = icmp sgt i10 %tmp_347, 0" [src/kernel/cnn.h:104]   --->   Operation 1829 'icmp' 'icmp261' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1830 [1/1] (0.53ns)   --->   "%add_ln123 = add i11 960, %zext_ln87_1" [src/kernel/cnn.h:123]   --->   Operation 1830 'add' 'add_ln123' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln203_261 = zext i11 %add_ln123 to i19" [src/kernel/cnn.h:123]   --->   Operation 1831 'zext' 'zext_ln203_261' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_117 : Operation 1832 [1/1] (0.56ns)   --->   "%add_ln203_106 = add i19 %zext_ln203_261, %add_ln203" [src/kernel/cnn.h:123]   --->   Operation 1832 'add' 'add_ln203_106' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln203_262 = zext i19 %add_ln203_106 to i64" [src/kernel/cnn.h:123]   --->   Operation 1833 'zext' 'zext_ln203_262' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_117 : Operation 1834 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_3 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_262" [src/kernel/cnn.h:123]   --->   Operation 1834 'getelementptr' 'LSTM_cache_V_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_117 : Operation 1835 [1/1] (1.15ns)   --->   "store i16 %select_ln340_16, i16* %LSTM_cache_V_addr_3, align 2" [src/kernel/cnn.h:123]   --->   Operation 1835 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 118 <SV = 86> <Delay = 2.42>
ST_118 : Operation 1836 [23/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1836 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 1837 [1/1] (0.52ns)   --->   "%add_ln581_4 = add i12 -12, %F2_4" [src/kernel/cnn.h:104]   --->   Operation 1837 'add' 'add_ln581_4' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1838 [1/1] (0.52ns)   --->   "%sub_ln581_4 = sub i12 12, %F2_4" [src/kernel/cnn.h:104]   --->   Operation 1838 'sub' 'sub_ln581_4' <Predicate = (!icmp_ln87 & !QUAN_INC_4)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1839 [1/1] (0.29ns)   --->   "%sh_amt_4 = select i1 %QUAN_INC_4, i12 %add_ln581_4, i12 %sub_ln581_4" [src/kernel/cnn.h:104]   --->   Operation 1839 'select' 'sh_amt_4' <Predicate = (!icmp_ln87)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 1840 [1/1] (0.62ns)   --->   "%icmp_ln585_4 = icmp ult i12 %sh_amt_4, 54" [src/kernel/cnn.h:104]   --->   Operation 1840 'icmp' 'icmp_ln585_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_343 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_4, i32 4, i32 11)" [src/kernel/cnn.h:104]   --->   Operation 1841 'partselect' 'tmp_343' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_118 : Operation 1842 [1/1] (0.58ns)   --->   "%icmp_ln603_4 = icmp eq i8 %tmp_343, 0" [src/kernel/cnn.h:104]   --->   Operation 1842 'icmp' 'icmp_ln603_4' <Predicate = (!icmp_ln87)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1843 [1/1] (0.62ns)   --->   "%icmp_ln591_4 = icmp sgt i12 %add_ln581_4, 54" [src/kernel/cnn.h:104]   --->   Operation 1843 'icmp' 'icmp_ln591_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1844 [1/1] (0.52ns)   --->   "%pos1_4 = add i12 4, %F2_4" [src/kernel/cnn.h:104]   --->   Operation 1844 'add' 'pos1_4' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1845 [1/1] (0.62ns)   --->   "%icmp_ln621_4 = icmp slt i12 %pos1_4, 54" [src/kernel/cnn.h:104]   --->   Operation 1845 'icmp' 'icmp_ln621_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_4, i32 11)" [src/kernel/cnn.h:104]   --->   Operation 1846 'bitselect' 'tmp_349' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 119 <SV = 87> <Delay = 2.42>
ST_119 : Operation 1847 [22/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1847 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln581_4 = sext i12 %sh_amt_4 to i32" [src/kernel/cnn.h:104]   --->   Operation 1848 'sext' 'sext_ln581_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1849 [1/1] (0.62ns)   --->   "%icmp_ln582_5 = icmp eq i12 %F2_4, 12" [src/kernel/cnn.h:104]   --->   Operation 1849 'icmp' 'icmp_ln582_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_130)   --->   "%zext_ln586_4 = zext i32 %sext_ln581_4 to i54" [src/kernel/cnn.h:104]   --->   Operation 1850 'zext' 'zext_ln586_4' <Predicate = (!icmp_ln87 & icmp_ln585_4)> <Delay = 0.00>
ST_119 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_130)   --->   "%ashr_ln586_4 = ashr i54 %p_Val2_234, %zext_ln586_4" [src/kernel/cnn.h:104]   --->   Operation 1851 'ashr' 'ashr_ln586_4' <Predicate = (!icmp_ln87 & icmp_ln585_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_130)   --->   "%trunc_ln586_4 = trunc i54 %ashr_ln586_4 to i16" [src/kernel/cnn.h:104]   --->   Operation 1852 'trunc' 'trunc_ln586_4' <Predicate = (!icmp_ln87 & icmp_ln585_4)> <Delay = 0.00>
ST_119 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_130)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [src/kernel/cnn.h:104]   --->   Operation 1853 'bitselect' 'tmp_344' <Predicate = (!icmp_ln87 & !icmp_ln585_4)> <Delay = 0.00>
ST_119 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_130)   --->   "%select_ln588_4 = select i1 %tmp_344, i16 -1, i16 0" [src/kernel/cnn.h:104]   --->   Operation 1854 'select' 'select_ln588_4' <Predicate = (!icmp_ln87 & !icmp_ln585_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1855 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_130 = select i1 %icmp_ln585_4, i16 %trunc_ln586_4, i16 %select_ln588_4" [src/kernel/cnn.h:104]   --->   Operation 1855 'select' 'p_Val2_130' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1856 [1/1] (0.52ns)   --->   "%add_ln591_4 = add i12 -13, %F2_4" [src/kernel/cnn.h:104]   --->   Operation 1856 'add' 'add_ln591_4' <Predicate = (!icmp_ln87 & !icmp_ln591_4)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_135)   --->   "%sext_ln591_4 = sext i12 %add_ln591_4 to i32" [src/kernel/cnn.h:104]   --->   Operation 1857 'sext' 'sext_ln591_4' <Predicate = (!icmp_ln87 & !icmp_ln591_4)> <Delay = 0.00>
ST_119 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_135)   --->   "%p_Result_138 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_234, i32 %sext_ln591_4) nounwind" [src/kernel/cnn.h:104]   --->   Operation 1858 'bitselect' 'p_Result_138' <Predicate = (!icmp_ln87 & !icmp_ln591_4)> <Delay = 0.00>
ST_119 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_135)   --->   "%qb_4 = select i1 %icmp_ln591_4, i1 %p_Result_244, i1 %p_Result_138" [src/kernel/cnn.h:104]   --->   Operation 1859 'select' 'qb_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1860 [1/1] (0.00ns)   --->   "%p_Result_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_130, i32 15)" [src/kernel/cnn.h:104]   --->   Operation 1860 'bitselect' 'p_Result_246' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_135)   --->   "%zext_ln415_4 = zext i1 %qb_4 to i16" [src/kernel/cnn.h:104]   --->   Operation 1861 'zext' 'zext_ln415_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1862 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_Val2_135 = add i16 %zext_ln415_4, %p_Val2_130" [src/kernel/cnn.h:104]   --->   Operation 1862 'add' 'p_Val2_135' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_135, i32 15)" [src/kernel/cnn.h:104]   --->   Operation 1863 'bitselect' 'tmp_346' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_20)   --->   "%xor_ln416_15 = xor i1 %tmp_346, true" [src/kernel/cnn.h:104]   --->   Operation 1864 'xor' 'xor_ln416_15' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_11)   --->   "%select_ln582_4 = select i1 %icmp_ln582_5, i16 %trunc_ln583_4, i16 0" [src/kernel/cnn.h:104]   --->   Operation 1865 'select' 'select_ln582_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln578_4)   --->   "%xor_ln582_4 = xor i1 %icmp_ln582_5, true" [src/kernel/cnn.h:104]   --->   Operation 1866 'xor' 'xor_ln582_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1867 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln578_4 = and i1 %QUAN_INC_4, %xor_ln582_4" [src/kernel/cnn.h:104]   --->   Operation 1867 'and' 'and_ln578_4' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1868 [1/1] (0.12ns)   --->   "%and_ln403_18 = and i1 %and_ln578_4, %p_Result_246" [src/kernel/cnn.h:104]   --->   Operation 1868 'and' 'and_ln403_18' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1869 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_11 = select i1 %and_ln403_18, i16 %p_Val2_135, i16 %select_ln582_4" [src/kernel/cnn.h:104]   --->   Operation 1869 'select' 'select_ln403_11' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_12)   --->   "%xor_ln403_4 = xor i1 %p_Result_246, true" [src/kernel/cnn.h:104]   --->   Operation 1870 'xor' 'xor_ln403_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_12)   --->   "%and_ln403_19 = and i1 %and_ln578_4, %xor_ln403_4" [src/kernel/cnn.h:104]   --->   Operation 1871 'and' 'and_ln403_19' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1872 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_12 = select i1 %and_ln403_19, i16 %p_Val2_135, i16 %select_ln403_11" [src/kernel/cnn.h:104]   --->   Operation 1872 'select' 'select_ln403_12' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1873 [1/1] (0.62ns)   --->   "%icmp_ln578_8 = icmp slt i12 %F2_4, 12" [src/kernel/cnn.h:104]   --->   Operation 1873 'icmp' 'icmp_ln578_8' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1874 [1/1] (0.12ns)   --->   "%and_ln603_18 = and i1 %icmp_ln578_8, %icmp_ln603_4" [src/kernel/cnn.h:104]   --->   Operation 1874 'and' 'and_ln603_18' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_20)   --->   "%and_ln403_20 = and i1 %and_ln403_18, %xor_ln416_15" [src/kernel/cnn.h:104]   --->   Operation 1875 'and' 'and_ln403_20' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_20)   --->   "%and_ln603_19 = and i1 %icmp_ln578_8, %icmp_ln603_4" [src/kernel/cnn.h:104]   --->   Operation 1876 'and' 'and_ln603_19' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_20)   --->   "%xor_ln603_4 = xor i1 %and_ln603_19, true" [src/kernel/cnn.h:104]   --->   Operation 1877 'xor' 'xor_ln603_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1878 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603_20 = and i1 %and_ln403_20, %xor_ln603_4" [src/kernel/cnn.h:104]   --->   Operation 1878 'and' 'and_ln603_20' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_19)   --->   "%sext_ln618_4 = sext i12 %pos1_4 to i32" [src/kernel/cnn.h:104]   --->   Operation 1879 'sext' 'sext_ln618_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1880 [1/1] (0.12ns)   --->   "%xor_ln621_9 = xor i1 %tmp_349, true" [src/kernel/cnn.h:104]   --->   Operation 1880 'xor' 'xor_ln621_9' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_19)   --->   "%zext_ln623_4 = zext i32 %sext_ln618_4 to i54" [src/kernel/cnn.h:104]   --->   Operation 1881 'zext' 'zext_ln623_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_19)   --->   "%ashr_ln623_4 = ashr i54 %p_Val2_234, %zext_ln623_4" [src/kernel/cnn.h:104]   --->   Operation 1882 'ashr' 'ashr_ln623_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_19)   --->   "%lD_4 = trunc i54 %ashr_ln623_4 to i1" [src/kernel/cnn.h:104]   --->   Operation 1883 'trunc' 'lD_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_19)   --->   "%and_ln621_25 = and i1 %lD_4, %xor_ln621_9" [src/kernel/cnn.h:104]   --->   Operation 1884 'and' 'and_ln621_25' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1885 [1/1] (1.12ns) (out node of the LUT)   --->   "%Range1_all_ones_19 = and i1 %and_ln621_25, %icmp_ln621_4" [src/kernel/cnn.h:104]   --->   Operation 1885 'and' 'Range1_all_ones_19' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1886 [1/1] (0.12ns)   --->   "%xor_ln631_4 = xor i1 %tmp_350, true" [src/kernel/cnn.h:104]   --->   Operation 1886 'xor' 'xor_ln631_4' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node select_ln631_4)   --->   "%and_ln631_4 = and i1 %icmp_ln631_4, %xor_ln631_4" [src/kernel/cnn.h:104]   --->   Operation 1887 'and' 'and_ln631_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_24)   --->   "%r_V_12 = lshr i54 -1, %zext_ln635_4" [src/kernel/cnn.h:104]   --->   Operation 1888 'lshr' 'r_V_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1889 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_24 = icmp eq i54 %Range2_V_12, %r_V_12" [src/kernel/cnn.h:104]   --->   Operation 1889 'icmp' 'Range2_all_ones_24' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1890 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln631_4 = select i1 %and_ln631_4, i1 %Range2_all_ones_24, i1 %xor_ln631_4" [src/kernel/cnn.h:104]   --->   Operation 1890 'select' 'select_ln631_4' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1891 [1/1] (0.12ns)   --->   "%and_ln639_4 = and i1 %icmp_ln631_4, %xor_ln621_9" [src/kernel/cnn.h:104]   --->   Operation 1891 'and' 'and_ln639_4' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_11)   --->   "%Range1_all_ones_18 = and i1 %select_ln631_4, %Range1_all_ones_19" [src/kernel/cnn.h:104]   --->   Operation 1892 'and' 'Range1_all_ones_18' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1893 [1/1] (0.99ns)   --->   "%icmp_ln641_4 = icmp eq i54 %Range2_V_12, 0" [src/kernel/cnn.h:104]   --->   Operation 1893 'icmp' 'icmp_ln641_4' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1894 [1/1] (0.12ns)   --->   "%Range1_all_zeros_14 = xor i1 %Range1_all_ones_19, true" [src/kernel/cnn.h:104]   --->   Operation 1894 'xor' 'Range1_all_zeros_14' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_11)   --->   "%and_ln641_4 = and i1 %icmp_ln641_4, %Range1_all_zeros_14" [src/kernel/cnn.h:104]   --->   Operation 1895 'and' 'and_ln641_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1896 [1/1] (0.99ns)   --->   "%Range1_all_zeros_15 = icmp eq i54 %p_Val2_234, 0" [src/kernel/cnn.h:104]   --->   Operation 1896 'icmp' 'Range1_all_zeros_15' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_12)   --->   "%or_ln645_4 = or i1 %Range1_all_zeros_15, %xor_ln621_9" [src/kernel/cnn.h:104]   --->   Operation 1897 'or' 'or_ln645_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_4)   --->   "%xor_ln639_8 = xor i1 %icmp_ln631_4, true" [src/kernel/cnn.h:104]   --->   Operation 1898 'xor' 'xor_ln639_8' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_4)   --->   "%or_ln639_4 = or i1 %tmp_349, %xor_ln639_8" [src/kernel/cnn.h:104]   --->   Operation 1899 'or' 'or_ln639_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1900 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln642_4 = and i1 %icmp_ln642_4, %or_ln639_4" [src/kernel/cnn.h:104]   --->   Operation 1900 'and' 'and_ln642_4' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_11)   --->   "%select_ln642_11 = select i1 %and_ln642_4, i1 %Range1_all_ones_19, i1 %xor_ln621_9" [src/kernel/cnn.h:104]   --->   Operation 1901 'select' 'select_ln642_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1902 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln639_11 = select i1 %and_ln639_4, i1 %Range1_all_ones_18, i1 %select_ln642_11" [src/kernel/cnn.h:104]   --->   Operation 1902 'select' 'select_ln639_11' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1903 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln642_12 = select i1 %and_ln642_4, i1 %Range1_all_zeros_14, i1 %or_ln645_4" [src/kernel/cnn.h:104]   --->   Operation 1903 'select' 'select_ln642_12' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_11)   --->   "%select_ln639_12 = select i1 %and_ln639_4, i1 %and_ln641_4, i1 %select_ln642_12" [src/kernel/cnn.h:104]   --->   Operation 1904 'select' 'select_ln639_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_11)   --->   "%deleted_zeros_7 = select i1 %and_ln603_20, i1 %select_ln639_11, i1 %select_ln639_12" [src/kernel/cnn.h:104]   --->   Operation 1905 'select' 'deleted_zeros_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_18)   --->   "%xor_ln652_18 = xor i1 %and_ln403_18, true" [src/kernel/cnn.h:104]   --->   Operation 1906 'xor' 'xor_ln652_18' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_18)   --->   "%or_ln652_23 = or i1 %tmp_346, %xor_ln652_18" [src/kernel/cnn.h:104]   --->   Operation 1907 'or' 'or_ln652_23' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1908 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln652_18 = or i1 %and_ln603_18, %or_ln652_23" [src/kernel/cnn.h:104]   --->   Operation 1908 'or' 'or_ln652_18' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_11)   --->   "%xor_ln652_12 = xor i1 %select_ln631_4, true" [src/kernel/cnn.h:104]   --->   Operation 1909 'xor' 'xor_ln652_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_11)   --->   "%or_ln652_11 = or i1 %or_ln652_18, %xor_ln652_12" [src/kernel/cnn.h:104]   --->   Operation 1910 'or' 'or_ln652_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_11)   --->   "%and_ln652_4 = and i1 %select_ln639_11, %or_ln652_18" [src/kernel/cnn.h:104]   --->   Operation 1911 'and' 'and_ln652_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_11)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_4, i32 11)" [src/kernel/cnn.h:104]   --->   Operation 1912 'bitselect' 'tmp_351' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_119 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_11)   --->   "%or_ln652_12 = or i1 %tmp_351, %Range1_all_zeros_14" [src/kernel/cnn.h:104]   --->   Operation 1913 'or' 'or_ln652_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1914 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_11 = select i1 %or_ln652_11, i1 %and_ln652_4, i1 %or_ln652_12" [src/kernel/cnn.h:104]   --->   Operation 1914 'select' 'deleted_ones_11' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1915 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln658_11 = xor i1 %deleted_zeros_7, true" [src/kernel/cnn.h:104]   --->   Operation 1915 'xor' 'xor_ln658_11' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 88> <Delay = 2.42>
ST_120 : Operation 1916 [21/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1916 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_138)   --->   "%sext_ln581_4cast = trunc i32 %sext_ln581_4 to i16" [src/kernel/cnn.h:104]   --->   Operation 1917 'trunc' 'sext_ln581_4cast' <Predicate = (!icmp_ln87 & and_ln603_18)> <Delay = 0.00>
ST_120 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_138)   --->   "%shl_ln604_4 = shl i16 %trunc_ln583_4, %sext_ln581_4cast" [src/kernel/cnn.h:104]   --->   Operation 1918 'shl' 'shl_ln604_4' <Predicate = (!icmp_ln87 & and_ln603_18)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1919 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Val2_138 = select i1 %and_ln603_18, i16 %shl_ln604_4, i16 %select_ln403_12" [src/kernel/cnn.h:104]   --->   Operation 1919 'select' 'p_Val2_138' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1920 [1/1] (0.00ns)   --->   "%p_Result_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_138, i32 15)" [src/kernel/cnn.h:104]   --->   Operation 1920 'bitselect' 'p_Result_247' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_120 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_4)   --->   "%and_ln654_4 = and i1 %and_ln603_20, %select_ln639_11" [src/kernel/cnn.h:104]   --->   Operation 1921 'and' 'and_ln654_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_4)   --->   "%empty_298 = xor i1 %and_ln654_4, true" [src/kernel/cnn.h:104]   --->   Operation 1922 'xor' 'empty_298' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1923 [1/1] (0.12ns)   --->   "%xor_ln621_4 = xor i1 %icmp_ln621_4, true" [src/kernel/cnn.h:104]   --->   Operation 1923 'xor' 'xor_ln621_4' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node and_ln659_11)   --->   "%or_ln557_4 = or i1 %deleted_ones_11, %xor_ln621_4" [src/kernel/cnn.h:104]   --->   Operation 1924 'or' 'or_ln557_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_28)   --->   "%and_ln621_27 = and i1 %p_Result_247, %xor_ln621_4" [src/kernel/cnn.h:104]   --->   Operation 1925 'and' 'and_ln621_27' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1926 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln621_28 = and i1 %and_ln621_27, %p_Result_244" [src/kernel/cnn.h:104]   --->   Operation 1926 'and' 'and_ln621_28' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_4)   --->   "%and_ln557_4 = and i1 %icmp_ln621_4, %p_Result_244" [src/kernel/cnn.h:104]   --->   Operation 1927 'and' 'and_ln557_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1928 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln557_4 = select i1 %and_ln557_4, i1 %empty_298, i1 %and_ln621_28" [src/kernel/cnn.h:104]   --->   Operation 1928 'select' 'select_ln557_4' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%and_ln658_11 = and i1 %icmp_ln621_4, %xor_ln658_11" [src/kernel/cnn.h:104]   --->   Operation 1929 'and' 'and_ln658_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%or_ln658_4 = or i1 %p_Result_247, %and_ln658_11" [src/kernel/cnn.h:104]   --->   Operation 1930 'or' 'or_ln658_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node overflow_11)   --->   "%xor_ln658_12 = xor i1 %p_Result_244, true" [src/kernel/cnn.h:104]   --->   Operation 1931 'xor' 'xor_ln658_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1932 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_11 = and i1 %or_ln658_4, %xor_ln658_12" [src/kernel/cnn.h:104]   --->   Operation 1932 'and' 'overflow_11' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1933 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln659_11 = and i1 %p_Result_247, %or_ln557_4" [src/kernel/cnn.h:104]   --->   Operation 1933 'and' 'and_ln659_11' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node underflow_11)   --->   "%xor_ln659_4 = xor i1 %and_ln659_11, true" [src/kernel/cnn.h:104]   --->   Operation 1934 'xor' 'xor_ln659_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1935 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_11 = and i1 %select_ln557_4, %xor_ln659_4" [src/kernel/cnn.h:104]   --->   Operation 1935 'and' 'underflow_11' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_45)   --->   "%or_ln340_34 = or i1 %underflow_11, %overflow_11" [src/kernel/cnn.h:104]   --->   Operation 1936 'or' 'or_ln340_34' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_12)   --->   "%xor_ln340_4 = xor i1 %select_ln557_4, true" [src/kernel/cnn.h:104]   --->   Operation 1937 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_12)   --->   "%or_ln340_43 = or i1 %overflow_11, %xor_ln340_4" [src/kernel/cnn.h:104]   --->   Operation 1938 'or' 'or_ln340_43' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_12)   --->   "%or_ln340_44 = or i1 %or_ln340_43, %and_ln659_11" [src/kernel/cnn.h:104]   --->   Operation 1939 'or' 'or_ln340_44' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_45)   --->   "%select_ln340_10 = select i1 %or_ln340_34, i16 32767, i16 %p_Val2_138" [src/kernel/cnn.h:104]   --->   Operation 1940 'select' 'select_ln340_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%select_ln571_11 = select i1 %icmp_ln571_4, i16 0, i16 -32768" [src/kernel/cnn.h:104]   --->   Operation 1941 'select' 'select_ln571_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%or_ln571_4 = or i1 %icmp_ln571_4, %underflow_11" [src/kernel/cnn.h:104]   --->   Operation 1942 'or' 'or_ln571_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1943 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln571_12 = select i1 %or_ln571_4, i16 %select_ln571_11, i16 %p_Val2_138" [src/kernel/cnn.h:104]   --->   Operation 1943 'select' 'select_ln571_12' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp265)   --->   "%sel_tmp264_demorgan = or i1 %icmp_ln571_4, %icmp261" [src/kernel/cnn.h:104]   --->   Operation 1944 'or' 'sel_tmp264_demorgan' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1945 [1/1] (0.24ns) (out node of the LUT)   --->   "%sel_tmp265 = select i1 %sel_tmp264_demorgan, i16 %select_ln571_12, i16 %p_Val2_138" [src/kernel/cnn.h:104]   --->   Operation 1945 'select' 'sel_tmp265' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_12)   --->   "%xor_ln571_4 = xor i1 %icmp_ln571_4, true" [src/kernel/cnn.h:104]   --->   Operation 1946 'xor' 'xor_ln571_4' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_12)   --->   "%and_ln340_11 = and i1 %or_ln340_44, %xor_ln571_4" [src/kernel/cnn.h:104]   --->   Operation 1947 'and' 'and_ln340_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1948 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln340_12 = and i1 %and_ln340_11, %icmp261" [src/kernel/cnn.h:104]   --->   Operation 1948 'and' 'and_ln340_12' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1949 [1/1] (0.24ns) (out node of the LUT)   --->   "%tmp_V_45 = select i1 %and_ln340_12, i16 %select_ln340_10, i16 %sel_tmp265" [src/kernel/cnn.h:104]   --->   Operation 1949 'select' 'tmp_V_45' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1950 [1/1] (0.00ns)   --->   "%p_Result_254 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_45, i32 15)" [src/kernel/cnn.h:114]   --->   Operation 1950 'bitselect' 'p_Result_254' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 121 <SV = 89> <Delay = 2.42>
ST_121 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i9 %k6_0 to i12" [src/kernel/cnn.h:87]   --->   Operation 1951 'zext' 'zext_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1952 [20/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1952 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 1953 [1/1] (1.15ns)   --->   "store i16 %tmp_V_45, i16* %LSTM_o_V_addr_3, align 2" [src/kernel/cnn.h:104]   --->   Operation 1953 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_121 : Operation 1954 [1/1] (0.67ns)   --->   "%icmp_ln935_6 = icmp eq i16 %tmp_V_45, 0" [src/kernel/cnn.h:114]   --->   Operation 1954 'icmp' 'icmp_ln935_6' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1955 [1/1] (0.60ns)   --->   "%tmp_V_35 = sub i16 0, %tmp_V_45" [src/kernel/cnn.h:114]   --->   Operation 1955 'sub' 'tmp_V_35' <Predicate = (!icmp_ln87 & p_Result_254)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1956 [1/1] (0.24ns)   --->   "%tmp_V_48 = select i1 %p_Result_254, i16 %tmp_V_35, i16 %tmp_V_45" [src/kernel/cnn.h:114]   --->   Operation 1956 'select' 'tmp_V_48' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 1957 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @llvm.part.select.i16(i16 %tmp_V_48, i32 15, i32 0) nounwind" [src/kernel/cnn.h:114]   --->   Operation 1957 'partselect' 'p_Result_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1958 [1/1] (0.00ns)   --->   "%p_Result_255 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_6)" [src/kernel/cnn.h:114]   --->   Operation 1958 'bitconcatenate' 'p_Result_255' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1959 [1/1] (0.84ns)   --->   "%l_6 = call i32 @llvm.cttz.i32(i32 %p_Result_255, i1 true) nounwind" [src/kernel/cnn.h:114]   --->   Operation 1959 'cttz' 'l_6' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln943_6 = trunc i32 %l_6 to i8" [src/kernel/cnn.h:114]   --->   Operation 1960 'trunc' 'trunc_ln943_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1961 [1/1] (0.52ns)   --->   "%add_ln126 = add i12 1920, %zext_ln87" [src/kernel/cnn.h:126]   --->   Operation 1961 'add' 'add_ln126' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln203_267 = zext i12 %add_ln126 to i19" [src/kernel/cnn.h:126]   --->   Operation 1962 'zext' 'zext_ln203_267' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1963 [1/1] (0.56ns)   --->   "%add_ln203_109 = add i19 %zext_ln203_267, %add_ln203" [src/kernel/cnn.h:126]   --->   Operation 1963 'add' 'add_ln203_109' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln203_268 = zext i19 %add_ln203_109 to i64" [src/kernel/cnn.h:126]   --->   Operation 1964 'zext' 'zext_ln203_268' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1965 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_6 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_268" [src/kernel/cnn.h:126]   --->   Operation 1965 'getelementptr' 'LSTM_cache_V_addr_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_121 : Operation 1966 [1/1] (1.15ns)   --->   "store i16 %tmp_V_45, i16* %LSTM_cache_V_addr_6, align 2" [src/kernel/cnn.h:126]   --->   Operation 1966 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 122 <SV = 90> <Delay = 2.42>
ST_122 : Operation 1967 [19/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1967 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 1968 [1/1] (0.66ns)   --->   "%sub_ln944_6 = sub nsw i32 16, %l_6" [src/kernel/cnn.h:114]   --->   Operation 1968 'sub' 'sub_ln944_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln944_6 = trunc i32 %sub_ln944_6 to i16" [src/kernel/cnn.h:114]   --->   Operation 1969 'trunc' 'trunc_ln944_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_122 : Operation 1970 [1/1] (0.66ns)   --->   "%lsb_index_6 = add nsw i32 -24, %sub_ln944_6" [src/kernel/cnn.h:114]   --->   Operation 1970 'add' 'lsb_index_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1971 [1/1] (0.00ns)   --->   "%tmp_363 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_6, i32 1, i32 31)" [src/kernel/cnn.h:114]   --->   Operation 1971 'partselect' 'tmp_363' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_122 : Operation 1972 [1/1] (0.84ns)   --->   "%icmp_ln947_15 = icmp sgt i31 %tmp_363, 0" [src/kernel/cnn.h:114]   --->   Operation 1972 'icmp' 'icmp_ln947_15' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln947_6 = trunc i32 %sub_ln944_6 to i5" [src/kernel/cnn.h:114]   --->   Operation 1973 'trunc' 'trunc_ln947_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>

State 123 <SV = 91> <Delay = 2.42>
ST_123 : Operation 1974 [18/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 1974 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 1975 [1/1] (0.34ns)   --->   "%sub_ln947_6 = sub i5 9, %trunc_ln947_6" [src/kernel/cnn.h:114]   --->   Operation 1975 'sub' 'sub_ln947_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_16)   --->   "%zext_ln947_6 = zext i5 %sub_ln947_6 to i16" [src/kernel/cnn.h:114]   --->   Operation 1976 'zext' 'zext_ln947_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_16)   --->   "%lshr_ln947_6 = lshr i16 -1, %zext_ln947_6" [src/kernel/cnn.h:114]   --->   Operation 1977 'lshr' 'lshr_ln947_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_16)   --->   "%p_Result_147 = and i16 %tmp_V_48, %lshr_ln947_6" [src/kernel/cnn.h:114]   --->   Operation 1978 'and' 'p_Result_147' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1979 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_16 = icmp ne i16 %p_Result_147, 0" [src/kernel/cnn.h:114]   --->   Operation 1979 'icmp' 'icmp_ln947_16' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%a_6 = and i1 %icmp_ln947_15, %icmp_ln947_16" [src/kernel/cnn.h:114]   --->   Operation 1980 'and' 'a_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_6, i32 31)" [src/kernel/cnn.h:114]   --->   Operation 1981 'bitselect' 'tmp_364' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%xor_ln949_6 = xor i1 %tmp_364, true" [src/kernel/cnn.h:114]   --->   Operation 1982 'xor' 'xor_ln949_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1983 [1/1] (0.60ns)   --->   "%add_ln949_6 = add i16 -24, %trunc_ln944_6" [src/kernel/cnn.h:114]   --->   Operation 1983 'add' 'add_ln949_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_48, i16 %add_ln949_6)" [src/kernel/cnn.h:114]   --->   Operation 1984 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%and_ln949_6 = and i1 %p_Result_8, %xor_ln949_6" [src/kernel/cnn.h:114]   --->   Operation 1985 'and' 'and_ln949_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%or_ln949_11 = or i1 %and_ln949_6, %a_6" [src/kernel/cnn.h:114]   --->   Operation 1986 'or' 'or_ln949_11' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1987 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln949_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_11)" [src/kernel/cnn.h:114]   --->   Operation 1987 'bitconcatenate' 'or_ln949_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.12>
ST_123 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%m_47 = zext i16 %tmp_V_48 to i64" [src/kernel/cnn.h:114]   --->   Operation 1988 'zext' 'm_47' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln957_10 = zext i16 %tmp_V_48 to i32" [src/kernel/cnn.h:114]   --->   Operation 1989 'zext' 'zext_ln957_10' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1990 [1/1] (0.85ns)   --->   "%icmp_ln958_6 = icmp sgt i32 %lsb_index_6, 0" [src/kernel/cnn.h:114]   --->   Operation 1990 'icmp' 'icmp_ln958_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1991 [1/1] (0.66ns)   --->   "%add_ln958_6 = add nsw i32 -25, %sub_ln944_6" [src/kernel/cnn.h:114]   --->   Operation 1991 'add' 'add_ln958_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%lshr_ln958_6 = lshr i32 %zext_ln957_10, %add_ln958_6" [src/kernel/cnn.h:114]   --->   Operation 1992 'lshr' 'lshr_ln958_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln958_15 = zext i32 %lshr_ln958_6 to i64" [src/kernel/cnn.h:114]   --->   Operation 1993 'zext' 'zext_ln958_15' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1994 [1/1] (0.66ns)   --->   "%sub_ln958_6 = sub i32 25, %sub_ln944_6" [src/kernel/cnn.h:114]   --->   Operation 1994 'sub' 'sub_ln958_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln958_16 = zext i32 %sub_ln958_6 to i64" [src/kernel/cnn.h:114]   --->   Operation 1995 'zext' 'zext_ln958_16' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%shl_ln958_6 = shl i64 %m_47, %zext_ln958_16" [src/kernel/cnn.h:114]   --->   Operation 1996 'shl' 'shl_ln958_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%m_48 = select i1 %icmp_ln958_6, i64 %zext_ln958_15, i64 %shl_ln958_6" [src/kernel/cnn.h:114]   --->   Operation 1997 'select' 'm_48' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln961_6 = zext i32 %or_ln949_6 to i64" [src/kernel/cnn.h:114]   --->   Operation 1998 'zext' 'zext_ln961_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 1999 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_49 = add i64 %zext_ln961_6, %m_48" [src/kernel/cnn.h:114]   --->   Operation 1999 'add' 'm_49' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2000 [1/1] (0.00ns)   --->   "%m_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_49, i32 1, i32 63)" [src/kernel/cnn.h:114]   --->   Operation 2000 'partselect' 'm_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_123 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_49, i32 25)" [src/kernel/cnn.h:114]   --->   Operation 2001 'bitselect' 'tmp_365' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>

State 124 <SV = 92> <Delay = 2.42>
ST_124 : Operation 2002 [17/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2002 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 2003 [1/1] (0.00ns)   --->   "%m_57 = zext i63 %m_6 to i64" [src/kernel/cnn.h:114]   --->   Operation 2003 'zext' 'm_57' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_124 : Operation 2004 [1/1] (0.30ns)   --->   "%select_ln964_6 = select i1 %tmp_365, i8 127, i8 126" [src/kernel/cnn.h:114]   --->   Operation 2004 'select' 'select_ln964_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 2005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_6 = sub i8 4, %trunc_ln943_6" [src/kernel/cnn.h:114]   --->   Operation 2005 'sub' 'sub_ln964_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 2006 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964_6 = add i8 %sub_ln964_6, %select_ln964_6" [src/kernel/cnn.h:114]   --->   Operation 2006 'add' 'add_ln964_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_64 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_254, i8 %add_ln964_6)" [src/kernel/cnn.h:114]   --->   Operation 2007 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_124 : Operation 2008 [1/1] (0.00ns)   --->   "%p_Result_256 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_57, i9 %tmp_64, i32 23, i32 31)" [src/kernel/cnn.h:114]   --->   Operation 2008 'partset' 'p_Result_256' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_124 : Operation 2009 [1/1] (0.00ns)   --->   "%trunc_ln738_6 = trunc i64 %p_Result_256 to i32" [src/kernel/cnn.h:114]   --->   Operation 2009 'trunc' 'trunc_ln738_6' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_124 : Operation 2010 [1/1] (0.00ns)   --->   "%bitcast_ln739_2 = bitcast i32 %trunc_ln738_6 to float" [src/kernel/cnn.h:114]   --->   Operation 2010 'bitcast' 'bitcast_ln739_2' <Predicate = (!icmp_ln87 & !icmp_ln935_6)> <Delay = 0.00>
ST_124 : Operation 2011 [1/1] (0.22ns)   --->   "%temp_1 = select i1 %icmp_ln935_6, float 0.000000e+00, float %bitcast_ln739_2" [src/kernel/cnn.h:114]   --->   Operation 2011 'select' 'temp_1' <Predicate = (!icmp_ln87)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 125 <SV = 93> <Delay = 2.42>
ST_125 : Operation 2012 [16/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2012 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 94> <Delay = 2.42>
ST_126 : Operation 2013 [15/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2013 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 95> <Delay = 2.42>
ST_127 : Operation 2014 [14/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2014 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 96> <Delay = 2.42>
ST_128 : Operation 2015 [13/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2015 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 97> <Delay = 2.42>
ST_129 : Operation 2016 [12/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2016 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 98> <Delay = 2.42>
ST_130 : Operation 2017 [11/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2017 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 99> <Delay = 2.42>
ST_131 : Operation 2018 [10/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2018 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 100> <Delay = 2.42>
ST_132 : Operation 2019 [9/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2019 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 101> <Delay = 2.42>
ST_133 : Operation 2020 [8/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2020 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 102> <Delay = 2.42>
ST_134 : Operation 2021 [7/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2021 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 103> <Delay = 2.42>
ST_135 : Operation 2022 [6/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2022 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 136 <SV = 104> <Delay = 2.42>
ST_136 : Operation 2023 [5/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2023 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 105> <Delay = 2.42>
ST_137 : Operation 2024 [4/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2024 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 106> <Delay = 2.42>
ST_138 : Operation 2025 [3/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2025 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 107> <Delay = 2.42>
ST_139 : Operation 2026 [2/97] (2.42ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2026 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 108> <Delay = 2.21>
ST_140 : Operation 2027 [1/97] (1.05ns)   --->   "%v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98]   --->   Operation 2027 'call' 'v_assign_2' <Predicate = (!icmp_ln87)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 2028 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %v_assign_2 to i64" [src/kernel/cnn.h:98]   --->   Operation 2028 'bitcast' 'ireg_V_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_140 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln556_2 = trunc i64 %ireg_V_2 to i63" [src/kernel/cnn.h:98]   --->   Operation 2029 'trunc' 'trunc_ln556_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_140 : Operation 2030 [1/1] (0.00ns)   --->   "%p_Result_230 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [src/kernel/cnn.h:98]   --->   Operation 2030 'bitselect' 'p_Result_230' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_140 : Operation 2031 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [src/kernel/cnn.h:98]   --->   Operation 2031 'partselect' 'exp_tmp_V_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_140 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [src/kernel/cnn.h:98]   --->   Operation 2032 'zext' 'zext_ln461_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_140 : Operation 2033 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V_2 to i52" [src/kernel/cnn.h:98]   --->   Operation 2033 'trunc' 'trunc_ln565_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_140 : Operation 2034 [1/1] (1.05ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0" [src/kernel/cnn.h:98]   --->   Operation 2034 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2035 [1/1] (0.52ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_2" [src/kernel/cnn.h:98]   --->   Operation 2035 'sub' 'F2_2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2036 [1/1] (0.62ns)   --->   "%QUAN_INC_2 = icmp sgt i12 %F2_2, 12" [src/kernel/cnn.h:98]   --->   Operation 2036 'icmp' 'QUAN_INC_2' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2037 [1/1] (0.52ns)   --->   "%add_ln581_2 = add i12 -12, %F2_2" [src/kernel/cnn.h:98]   --->   Operation 2037 'add' 'add_ln581_2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2038 [1/1] (0.52ns)   --->   "%sub_ln581_2 = sub i12 12, %F2_2" [src/kernel/cnn.h:98]   --->   Operation 2038 'sub' 'sub_ln581_2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 109> <Delay = 2.13>
ST_141 : Operation 2039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V_2 = add i12 -1023, %zext_ln461_2" [src/kernel/cnn.h:98]   --->   Operation 2039 'add' 'exp_V_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_58 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [src/kernel/cnn.h:98]   --->   Operation 2040 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2041 [1/1] (0.00ns)   --->   "%p_Result_231 = zext i53 %tmp_58 to i54" [src/kernel/cnn.h:98]   --->   Operation 2041 'zext' 'p_Result_231' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2042 [1/1] (0.74ns)   --->   "%man_V_13 = sub i54 0, %p_Result_231" [src/kernel/cnn.h:98]   --->   Operation 2042 'sub' 'man_V_13' <Predicate = (!icmp_ln87 & p_Result_230)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2043 [1/1] (0.26ns)   --->   "%p_Val2_232 = select i1 %p_Result_230, i54 %man_V_13, i54 %p_Result_231" [src/kernel/cnn.h:98]   --->   Operation 2043 'select' 'p_Val2_232' <Predicate = (!icmp_ln87)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2044 [1/1] (0.29ns)   --->   "%sh_amt_2 = select i1 %QUAN_INC_2, i12 %add_ln581_2, i12 %sub_ln581_2" [src/kernel/cnn.h:98]   --->   Operation 2044 'select' 'sh_amt_2' <Predicate = (!icmp_ln87)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [src/kernel/cnn.h:98]   --->   Operation 2045 'sext' 'sext_ln581_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2046 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %p_Val2_232 to i16" [src/kernel/cnn.h:98]   --->   Operation 2046 'trunc' 'trunc_ln583_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2047 [1/1] (0.62ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54" [src/kernel/cnn.h:98]   --->   Operation 2047 'icmp' 'icmp_ln585_2' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp_315 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 4, i32 11)" [src/kernel/cnn.h:98]   --->   Operation 2048 'partselect' 'tmp_315' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2049 [1/1] (0.58ns)   --->   "%icmp_ln603_2 = icmp eq i8 %tmp_315, 0" [src/kernel/cnn.h:98]   --->   Operation 2049 'icmp' 'icmp_ln603_2' <Predicate = (!icmp_ln87)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_95)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [src/kernel/cnn.h:98]   --->   Operation 2050 'zext' 'zext_ln586_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_95)   --->   "%ashr_ln586_2 = ashr i54 %p_Val2_232, %zext_ln586_2" [src/kernel/cnn.h:98]   --->   Operation 2051 'ashr' 'ashr_ln586_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_95)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i16" [src/kernel/cnn.h:98]   --->   Operation 2052 'trunc' 'trunc_ln586_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_95)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [src/kernel/cnn.h:98]   --->   Operation 2053 'bitselect' 'tmp_316' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_95)   --->   "%select_ln588_2 = select i1 %tmp_316, i16 -1, i16 0" [src/kernel/cnn.h:98]   --->   Operation 2054 'select' 'select_ln588_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2055 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_95 = select i1 %icmp_ln585_2, i16 %trunc_ln586_2, i16 %select_ln588_2" [src/kernel/cnn.h:98]   --->   Operation 2055 'select' 'p_Val2_95' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2056 [1/1] (0.62ns)   --->   "%icmp_ln591_2 = icmp sgt i12 %add_ln581_2, 54" [src/kernel/cnn.h:98]   --->   Operation 2056 'icmp' 'icmp_ln591_2' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2057 [1/1] (0.52ns)   --->   "%add_ln591_2 = add i12 -13, %F2_2" [src/kernel/cnn.h:98]   --->   Operation 2057 'add' 'add_ln591_2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2058 [1/1] (0.00ns)   --->   "%p_Result_232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_95, i32 15)" [src/kernel/cnn.h:98]   --->   Operation 2058 'bitselect' 'p_Result_232' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2059 [1/1] (0.27ns)   --->   "%tmp362_cast_cast = select i1 %QUAN_INC_2, i12 2, i12 1" [src/kernel/cnn.h:98]   --->   Operation 2059 'select' 'tmp362_cast_cast' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 2060 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_293 = add i12 %exp_V_2, %tmp362_cast_cast" [src/kernel/cnn.h:98]   --->   Operation 2060 'add' 'empty_293' <Predicate = (!icmp_ln87)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_319 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_293, i32 2, i32 11)" [src/kernel/cnn.h:98]   --->   Operation 2061 'partselect' 'tmp_319' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_141 : Operation 2062 [1/1] (0.60ns)   --->   "%icmp193 = icmp sgt i10 %tmp_319, 0" [src/kernel/cnn.h:98]   --->   Operation 2062 'icmp' 'icmp193' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2063 [1/1] (0.52ns)   --->   "%pos2_2 = add i12 5, %F2_2" [src/kernel/cnn.h:98]   --->   Operation 2063 'add' 'pos2_2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_2, i32 11)" [src/kernel/cnn.h:98]   --->   Operation 2064 'bitselect' 'tmp_322' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 142 <SV = 110> <Delay = 2.28>
ST_142 : Operation 2065 [1/1] (0.62ns)   --->   "%icmp_ln582_3 = icmp eq i12 %F2_2, 12" [src/kernel/cnn.h:98]   --->   Operation 2065 'icmp' 'icmp_ln582_3' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%sext_ln581_2cast = trunc i32 %sext_ln581_2 to i16" [src/kernel/cnn.h:98]   --->   Operation 2066 'trunc' 'sext_ln581_2cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_100)   --->   "%shl_ln604_2 = shl i16 %trunc_ln583_2, %sext_ln581_2cast" [src/kernel/cnn.h:98]   --->   Operation 2067 'shl' 'shl_ln604_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_99)   --->   "%sext_ln591_2 = sext i12 %add_ln591_2 to i32" [src/kernel/cnn.h:98]   --->   Operation 2068 'sext' 'sext_ln591_2' <Predicate = (!icmp_ln87 & !icmp_ln591_2)> <Delay = 0.00>
ST_142 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_99)   --->   "%p_Result_116 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_232, i32 %sext_ln591_2) nounwind" [src/kernel/cnn.h:98]   --->   Operation 2069 'bitselect' 'p_Result_116' <Predicate = (!icmp_ln87 & !icmp_ln591_2)> <Delay = 0.00>
ST_142 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_99)   --->   "%qb_2 = select i1 %icmp_ln591_2, i1 %p_Result_230, i1 %p_Result_116" [src/kernel/cnn.h:98]   --->   Operation 2070 'select' 'qb_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_99)   --->   "%zext_ln415_2 = zext i1 %qb_2 to i16" [src/kernel/cnn.h:98]   --->   Operation 2071 'zext' 'zext_ln415_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2072 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_Val2_99 = add i16 %zext_ln415_2, %p_Val2_95" [src/kernel/cnn.h:98]   --->   Operation 2072 'add' 'p_Val2_99' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_99, i32 15)" [src/kernel/cnn.h:98]   --->   Operation 2073 'bitselect' 'tmp_318' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_14)   --->   "%xor_ln416_13 = xor i1 %tmp_318, true" [src/kernel/cnn.h:98]   --->   Operation 2074 'xor' 'xor_ln416_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_7)   --->   "%select_ln582_2 = select i1 %icmp_ln582_3, i16 %trunc_ln583_2, i16 0" [src/kernel/cnn.h:98]   --->   Operation 2075 'select' 'select_ln582_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln578_2)   --->   "%xor_ln582_2 = xor i1 %icmp_ln582_3, true" [src/kernel/cnn.h:98]   --->   Operation 2076 'xor' 'xor_ln582_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln578_2 = and i1 %QUAN_INC_2, %xor_ln582_2" [src/kernel/cnn.h:98]   --->   Operation 2077 'and' 'and_ln578_2' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2078 [1/1] (0.12ns)   --->   "%and_ln403_12 = and i1 %and_ln578_2, %p_Result_232" [src/kernel/cnn.h:98]   --->   Operation 2078 'and' 'and_ln403_12' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2079 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_7 = select i1 %and_ln403_12, i16 %p_Val2_99, i16 %select_ln582_2" [src/kernel/cnn.h:98]   --->   Operation 2079 'select' 'select_ln403_7' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_8)   --->   "%xor_ln403_2 = xor i1 %p_Result_232, true" [src/kernel/cnn.h:98]   --->   Operation 2080 'xor' 'xor_ln403_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_8)   --->   "%and_ln403_13 = and i1 %and_ln578_2, %xor_ln403_2" [src/kernel/cnn.h:98]   --->   Operation 2081 'and' 'and_ln403_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2082 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_8 = select i1 %and_ln403_13, i16 %p_Val2_99, i16 %select_ln403_7" [src/kernel/cnn.h:98]   --->   Operation 2082 'select' 'select_ln403_8' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2083 [1/1] (0.62ns)   --->   "%icmp_ln578_4 = icmp slt i12 %F2_2, 12" [src/kernel/cnn.h:98]   --->   Operation 2083 'icmp' 'icmp_ln578_4' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2084 [1/1] (0.12ns)   --->   "%and_ln603_12 = and i1 %icmp_ln578_4, %icmp_ln603_2" [src/kernel/cnn.h:98]   --->   Operation 2084 'and' 'and_ln603_12' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2085 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Val2_100 = select i1 %and_ln603_12, i16 %shl_ln604_2, i16 %select_ln403_8" [src/kernel/cnn.h:98]   --->   Operation 2085 'select' 'p_Val2_100' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_14)   --->   "%and_ln403_14 = and i1 %and_ln403_12, %xor_ln416_13" [src/kernel/cnn.h:98]   --->   Operation 2086 'and' 'and_ln403_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_14)   --->   "%and_ln603_13 = and i1 %icmp_ln578_4, %icmp_ln603_2" [src/kernel/cnn.h:98]   --->   Operation 2087 'and' 'and_ln603_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_14)   --->   "%xor_ln603_2 = xor i1 %and_ln603_13, true" [src/kernel/cnn.h:98]   --->   Operation 2088 'xor' 'xor_ln603_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2089 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603_14 = and i1 %and_ln403_14, %xor_ln603_2" [src/kernel/cnn.h:98]   --->   Operation 2089 'and' 'and_ln603_14' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2090 [1/1] (0.52ns)   --->   "%pos1_2 = add i12 4, %F2_2" [src/kernel/cnn.h:98]   --->   Operation 2090 'add' 'pos1_2' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_15)   --->   "%sext_ln618_2 = sext i12 %pos1_2 to i32" [src/kernel/cnn.h:98]   --->   Operation 2091 'sext' 'sext_ln618_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln619_2 = sext i12 %pos2_2 to i32" [src/kernel/cnn.h:98]   --->   Operation 2092 'sext' 'sext_ln619_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2093 [1/1] (0.00ns)   --->   "%p_Result_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_100, i32 15)" [src/kernel/cnn.h:98]   --->   Operation 2093 'bitselect' 'p_Result_233' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2094 [1/1] (0.62ns)   --->   "%icmp_ln621_2 = icmp slt i12 %pos1_2, 54" [src/kernel/cnn.h:98]   --->   Operation 2094 'icmp' 'icmp_ln621_2' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_2, i32 11)" [src/kernel/cnn.h:98]   --->   Operation 2095 'bitselect' 'tmp_321' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2096 [1/1] (0.12ns)   --->   "%xor_ln621_7 = xor i1 %tmp_321, true" [src/kernel/cnn.h:98]   --->   Operation 2096 'xor' 'xor_ln621_7' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_15)   --->   "%zext_ln623_2 = zext i32 %sext_ln618_2 to i54" [src/kernel/cnn.h:98]   --->   Operation 2097 'zext' 'zext_ln623_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_15)   --->   "%ashr_ln623_2 = ashr i54 %p_Val2_232, %zext_ln623_2" [src/kernel/cnn.h:98]   --->   Operation 2098 'ashr' 'ashr_ln623_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_15)   --->   "%lD_2 = trunc i54 %ashr_ln623_2 to i1" [src/kernel/cnn.h:98]   --->   Operation 2099 'trunc' 'lD_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_15)   --->   "%and_ln621_17 = and i1 %lD_2, %xor_ln621_7" [src/kernel/cnn.h:98]   --->   Operation 2100 'and' 'and_ln621_17' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2101 [1/1] (1.12ns) (out node of the LUT)   --->   "%Range1_all_ones_15 = and i1 %and_ln621_17, %icmp_ln621_2" [src/kernel/cnn.h:98]   --->   Operation 2101 'and' 'Range1_all_ones_15' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2102 [1/1] (0.12ns)   --->   "%xor_ln631_2 = xor i1 %tmp_322, true" [src/kernel/cnn.h:98]   --->   Operation 2102 'xor' 'xor_ln631_2' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2103 [1/1] (0.62ns)   --->   "%icmp_ln631_2 = icmp slt i12 %pos2_2, 54" [src/kernel/cnn.h:98]   --->   Operation 2103 'icmp' 'icmp_ln631_2' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2104 [1/1] (0.00ns)   --->   "%zext_ln635_2 = zext i32 %sext_ln619_2 to i54" [src/kernel/cnn.h:98]   --->   Operation 2104 'zext' 'zext_ln635_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_142 : Operation 2105 [1/1] (1.12ns)   --->   "%Range2_V_8 = lshr i54 %p_Val2_232, %zext_ln635_2" [src/kernel/cnn.h:98]   --->   Operation 2105 'lshr' 'Range2_V_8' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_22)   --->   "%r_V_10 = lshr i54 -1, %zext_ln635_2" [src/kernel/cnn.h:98]   --->   Operation 2106 'lshr' 'r_V_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2107 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_22 = icmp eq i54 %Range2_V_8, %r_V_10" [src/kernel/cnn.h:98]   --->   Operation 2107 'icmp' 'Range2_all_ones_22' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2108 [1/1] (0.99ns)   --->   "%icmp_ln641_2 = icmp eq i54 %Range2_V_8, 0" [src/kernel/cnn.h:98]   --->   Operation 2108 'icmp' 'icmp_ln641_2' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2109 [1/1] (0.62ns)   --->   "%icmp_ln642_2 = icmp eq i12 %pos2_2, 54" [src/kernel/cnn.h:98]   --->   Operation 2109 'icmp' 'icmp_ln642_2' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2110 [1/1] (0.99ns)   --->   "%Range1_all_zeros_11 = icmp eq i54 %p_Val2_232, 0" [src/kernel/cnn.h:98]   --->   Operation 2110 'icmp' 'Range1_all_zeros_11' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_2)   --->   "%xor_ln639 = xor i1 %icmp_ln631_2, true" [src/kernel/cnn.h:98]   --->   Operation 2111 'xor' 'xor_ln639' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_2)   --->   "%or_ln639_2 = or i1 %tmp_321, %xor_ln639" [src/kernel/cnn.h:98]   --->   Operation 2112 'or' 'or_ln639_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln642_2 = and i1 %icmp_ln642_2, %or_ln639_2" [src/kernel/cnn.h:98]   --->   Operation 2113 'and' 'and_ln642_2' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_16)   --->   "%xor_ln652_16 = xor i1 %and_ln403_12, true" [src/kernel/cnn.h:98]   --->   Operation 2114 'xor' 'xor_ln652_16' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_16)   --->   "%or_ln652_21 = or i1 %tmp_318, %xor_ln652_16" [src/kernel/cnn.h:98]   --->   Operation 2115 'or' 'or_ln652_21' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2116 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln652_16 = or i1 %and_ln603_12, %or_ln652_21" [src/kernel/cnn.h:98]   --->   Operation 2116 'or' 'or_ln652_16' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 111> <Delay = 2.34>
ST_143 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node select_ln631_2)   --->   "%and_ln631_2 = and i1 %icmp_ln631_2, %xor_ln631_2" [src/kernel/cnn.h:98]   --->   Operation 2117 'and' 'and_ln631_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2118 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln631_2 = select i1 %and_ln631_2, i1 %Range2_all_ones_22, i1 %xor_ln631_2" [src/kernel/cnn.h:98]   --->   Operation 2118 'select' 'select_ln631_2' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2119 [1/1] (0.12ns)   --->   "%and_ln639_2 = and i1 %icmp_ln631_2, %xor_ln621_7" [src/kernel/cnn.h:98]   --->   Operation 2119 'and' 'and_ln639_2' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_7)   --->   "%Range1_all_ones_14 = and i1 %select_ln631_2, %Range1_all_ones_15" [src/kernel/cnn.h:98]   --->   Operation 2120 'and' 'Range1_all_ones_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2121 [1/1] (0.12ns)   --->   "%Range1_all_zeros_10 = xor i1 %Range1_all_ones_15, true" [src/kernel/cnn.h:98]   --->   Operation 2121 'xor' 'Range1_all_zeros_10' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%and_ln641_2 = and i1 %icmp_ln641_2, %Range1_all_zeros_10" [src/kernel/cnn.h:98]   --->   Operation 2122 'and' 'and_ln641_2' <Predicate = (!icmp_ln87 & !and_ln603_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_8)   --->   "%or_ln645_2 = or i1 %Range1_all_zeros_11, %xor_ln621_7" [src/kernel/cnn.h:98]   --->   Operation 2123 'or' 'or_ln645_2' <Predicate = (!icmp_ln87 & !and_ln642_2 & !and_ln603_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_7)   --->   "%select_ln642_7 = select i1 %and_ln642_2, i1 %Range1_all_ones_15, i1 %xor_ln621_7" [src/kernel/cnn.h:98]   --->   Operation 2124 'select' 'select_ln642_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2125 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln639_7 = select i1 %and_ln639_2, i1 %Range1_all_ones_14, i1 %select_ln642_7" [src/kernel/cnn.h:98]   --->   Operation 2125 'select' 'select_ln639_7' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2126 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln642_8 = select i1 %and_ln642_2, i1 %Range1_all_zeros_10, i1 %or_ln645_2" [src/kernel/cnn.h:98]   --->   Operation 2126 'select' 'select_ln642_8' <Predicate = (!icmp_ln87 & !and_ln603_14)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%select_ln639_8 = select i1 %and_ln639_2, i1 %and_ln641_2, i1 %select_ln642_8" [src/kernel/cnn.h:98]   --->   Operation 2127 'select' 'select_ln639_8' <Predicate = (!icmp_ln87 & !and_ln603_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658)   --->   "%deleted_zeros_5 = select i1 %and_ln603_14, i1 %select_ln639_7, i1 %select_ln639_8" [src/kernel/cnn.h:98]   --->   Operation 2128 'select' 'deleted_zeros_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_9)   --->   "%xor_ln652_8 = xor i1 %select_ln631_2, true" [src/kernel/cnn.h:98]   --->   Operation 2129 'xor' 'xor_ln652_8' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_9)   --->   "%or_ln652_7 = or i1 %or_ln652_16, %xor_ln652_8" [src/kernel/cnn.h:98]   --->   Operation 2130 'or' 'or_ln652_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_9)   --->   "%and_ln652_2 = and i1 %select_ln639_7, %or_ln652_16" [src/kernel/cnn.h:98]   --->   Operation 2131 'and' 'and_ln652_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_9)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_2, i32 11)" [src/kernel/cnn.h:98]   --->   Operation 2132 'bitselect' 'tmp_323' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_143 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_9)   --->   "%or_ln652_8 = or i1 %tmp_323, %Range1_all_zeros_10" [src/kernel/cnn.h:98]   --->   Operation 2133 'or' 'or_ln652_8' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2134 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_9 = select i1 %or_ln652_7, i1 %and_ln652_2, i1 %or_ln652_8" [src/kernel/cnn.h:98]   --->   Operation 2134 'select' 'deleted_ones_9' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%and_ln654_2 = and i1 %and_ln603_14, %select_ln639_7" [src/kernel/cnn.h:98]   --->   Operation 2135 'and' 'and_ln654_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%empty_294 = xor i1 %and_ln654_2, true" [src/kernel/cnn.h:98]   --->   Operation 2136 'xor' 'empty_294' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2137 [1/1] (0.12ns)   --->   "%xor_ln621_2 = xor i1 %icmp_ln621_2, true" [src/kernel/cnn.h:98]   --->   Operation 2137 'xor' 'xor_ln621_2' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln659_7)   --->   "%or_ln557_2 = or i1 %deleted_ones_9, %xor_ln621_2" [src/kernel/cnn.h:98]   --->   Operation 2138 'or' 'or_ln557_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_20)   --->   "%and_ln621_19 = and i1 %p_Result_233, %xor_ln621_2" [src/kernel/cnn.h:98]   --->   Operation 2139 'and' 'and_ln621_19' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2140 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln621_20 = and i1 %and_ln621_19, %p_Result_230" [src/kernel/cnn.h:98]   --->   Operation 2140 'and' 'and_ln621_20' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_2)   --->   "%and_ln557_2 = and i1 %icmp_ln621_2, %p_Result_230" [src/kernel/cnn.h:98]   --->   Operation 2141 'and' 'and_ln557_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2142 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln557_2 = select i1 %and_ln557_2, i1 %empty_294, i1 %and_ln621_20" [src/kernel/cnn.h:98]   --->   Operation 2142 'select' 'select_ln557_2' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2143 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln658 = xor i1 %deleted_zeros_5, true" [src/kernel/cnn.h:98]   --->   Operation 2143 'xor' 'xor_ln658' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%and_ln658_7 = and i1 %icmp_ln621_2, %xor_ln658" [src/kernel/cnn.h:98]   --->   Operation 2144 'and' 'and_ln658_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%or_ln658_2 = or i1 %p_Result_233, %and_ln658_7" [src/kernel/cnn.h:98]   --->   Operation 2145 'or' 'or_ln658_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node overflow_9)   --->   "%xor_ln658_8 = xor i1 %p_Result_230, true" [src/kernel/cnn.h:98]   --->   Operation 2146 'xor' 'xor_ln658_8' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2147 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_9 = and i1 %or_ln658_2, %xor_ln658_8" [src/kernel/cnn.h:98]   --->   Operation 2147 'and' 'overflow_9' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2148 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln659_7 = and i1 %p_Result_233, %or_ln557_2" [src/kernel/cnn.h:98]   --->   Operation 2148 'and' 'and_ln659_7' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node underflow_9)   --->   "%xor_ln659_2 = xor i1 %and_ln659_7, true" [src/kernel/cnn.h:98]   --->   Operation 2149 'xor' 'xor_ln659_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2150 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_9 = and i1 %select_ln557_2, %xor_ln659_2" [src/kernel/cnn.h:98]   --->   Operation 2150 'and' 'underflow_9' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%or_ln340_32 = or i1 %underflow_9, %overflow_9" [src/kernel/cnn.h:98]   --->   Operation 2151 'or' 'or_ln340_32' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_8)   --->   "%xor_ln340_2 = xor i1 %select_ln557_2, true" [src/kernel/cnn.h:98]   --->   Operation 2152 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_8)   --->   "%or_ln340_39 = or i1 %overflow_9, %xor_ln340_2" [src/kernel/cnn.h:98]   --->   Operation 2153 'or' 'or_ln340_39' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_8)   --->   "%or_ln340_40 = or i1 %or_ln340_39, %and_ln659_7" [src/kernel/cnn.h:98]   --->   Operation 2154 'or' 'or_ln340_40' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%select_ln340_8 = select i1 %or_ln340_32, i16 32767, i16 %p_Val2_100" [src/kernel/cnn.h:98]   --->   Operation 2155 'select' 'select_ln340_8' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%select_ln571_7 = select i1 %icmp_ln571_2, i16 0, i16 -32768" [src/kernel/cnn.h:98]   --->   Operation 2156 'select' 'select_ln571_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%or_ln571_2 = or i1 %icmp_ln571_2, %underflow_9" [src/kernel/cnn.h:98]   --->   Operation 2157 'or' 'or_ln571_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2158 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln571_8 = select i1 %or_ln571_2, i16 %select_ln571_7, i16 %p_Val2_100" [src/kernel/cnn.h:98]   --->   Operation 2158 'select' 'select_ln571_8' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp126_demorgan = or i1 %icmp_ln571_2, %icmp193" [src/kernel/cnn.h:98]   --->   Operation 2159 'or' 'sel_tmp126_demorgan' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2160 [1/1] (0.24ns) (out node of the LUT)   --->   "%sel_tmp127 = select i1 %sel_tmp126_demorgan, i16 %select_ln571_8, i16 %p_Val2_100" [src/kernel/cnn.h:98]   --->   Operation 2160 'select' 'sel_tmp127' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_8)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [src/kernel/cnn.h:98]   --->   Operation 2161 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_8)   --->   "%and_ln340_7 = and i1 %or_ln340_40, %xor_ln571_2" [src/kernel/cnn.h:98]   --->   Operation 2162 'and' 'and_ln340_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2163 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln340_8 = and i1 %and_ln340_7, %icmp193" [src/kernel/cnn.h:98]   --->   Operation 2163 'and' 'and_ln340_8' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2164 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %and_ln340_8, i16 %select_ln340_8, i16 %sel_tmp127" [src/kernel/cnn.h:98]   --->   Operation 2164 'select' 'select_ln340_15' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2165 [1/1] (0.00ns)   --->   "%r_V_15 = sext i16 %select_ln340_15 to i32" [src/kernel/cnn.h:110]   --->   Operation 2165 'sext' 'r_V_15' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_143 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %select_ln340_16 to i32" [src/kernel/cnn.h:110]   --->   Operation 2166 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_143 : Operation 2167 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6" [src/kernel/cnn.h:110]   --->   Operation 2167 'mul' 'r_V_37' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 144 <SV = 112> <Delay = 2.27>
ST_144 : Operation 2168 [1/1] (1.15ns)   --->   "store i16 %select_ln340_15, i16* %LSTM_g_V_addr_3, align 2" [src/kernel/cnn.h:98]   --->   Operation 2168 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_144 : Operation 2169 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6" [src/kernel/cnn.h:110]   --->   Operation 2169 'mul' 'r_V_37' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 2170 [1/1] (0.54ns)   --->   "%add_ln125 = add i10 -448, %zext_ln87_2" [src/kernel/cnn.h:125]   --->   Operation 2170 'add' 'add_ln125' <Predicate = (!icmp_ln87)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i10 %add_ln125 to i11" [src/kernel/cnn.h:125]   --->   Operation 2171 'sext' 'sext_ln125' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_144 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln203_265 = zext i11 %sext_ln125 to i19" [src/kernel/cnn.h:125]   --->   Operation 2172 'zext' 'zext_ln203_265' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_144 : Operation 2173 [1/1] (0.56ns)   --->   "%add_ln203_108 = add i19 %zext_ln203_265, %add_ln203" [src/kernel/cnn.h:125]   --->   Operation 2173 'add' 'add_ln203_108' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln203_266 = zext i19 %add_ln203_108 to i64" [src/kernel/cnn.h:125]   --->   Operation 2174 'zext' 'zext_ln203_266' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_144 : Operation 2175 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_5 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_266" [src/kernel/cnn.h:125]   --->   Operation 2175 'getelementptr' 'LSTM_cache_V_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_144 : Operation 2176 [1/1] (1.15ns)   --->   "store i16 %select_ln340_15, i16* %LSTM_cache_V_addr_5, align 2" [src/kernel/cnn.h:125]   --->   Operation 2176 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 145 <SV = 113> <Delay = 0.53>
ST_145 : Operation 2177 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6" [src/kernel/cnn.h:110]   --->   Operation 2177 'mul' 'r_V_37' <Predicate = (!icmp_ln87)> <Delay = 0.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 146 <SV = 114> <Delay = 1.67>
ST_146 : Operation 2178 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6" [src/kernel/cnn.h:110]   --->   Operation 2178 'mul' 'r_V_37' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 2179 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i32 %r_V_36 to i33" [src/kernel/cnn.h:110]   --->   Operation 2179 'sext' 'lhs_V_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2180 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i32 %r_V_37 to i33" [src/kernel/cnn.h:110]   --->   Operation 2180 'sext' 'rhs_V_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i32 %r_V_37 to i29" [src/kernel/cnn.h:110]   --->   Operation 2181 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2182 [1/1] (0.66ns)   --->   "%add_ln1192 = add i32 %r_V_36, %r_V_37" [src/kernel/cnn.h:110]   --->   Operation 2182 'add' 'add_ln1192' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2183 [1/1] (0.66ns)   --->   "%ret_V_16 = add nsw i33 %rhs_V_1, %lhs_V_3" [src/kernel/cnn.h:110]   --->   Operation 2183 'add' 'ret_V_16' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2184 [1/1] (0.64ns)   --->   "%add_ln1192_1 = add i29 %trunc_ln1192_1, %trunc_ln1192" [src/kernel/cnn.h:110]   --->   Operation 2184 'add' 'add_ln1192_1' <Predicate = (!icmp_ln87)> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2185 [1/1] (0.00ns)   --->   "%p_Result_248 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %ret_V_16, i32 32)" [src/kernel/cnn.h:110]   --->   Operation 2185 'bitselect' 'p_Result_248' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2186 [1/1] (0.00ns)   --->   "%p_Val2_148 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 12, i32 27)" [src/kernel/cnn.h:110]   --->   Operation 2186 'partselect' 'p_Val2_148' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node carry_18)   --->   "%p_Result_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 27)" [src/kernel/cnn.h:110]   --->   Operation 2187 'bitselect' 'p_Result_249' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 11)" [src/kernel/cnn.h:110]   --->   Operation 2188 'bitselect' 'tmp_354' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln415_7 = zext i1 %tmp_354 to i16" [src/kernel/cnn.h:110]   --->   Operation 2189 'zext' 'zext_ln415_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2190 [1/1] (0.60ns)   --->   "%p_Val2_152 = add i16 %p_Val2_148, %zext_ln415_7" [src/kernel/cnn.h:110]   --->   Operation 2190 'add' 'p_Val2_152' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node carry_18)   --->   "%tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_152, i32 15)" [src/kernel/cnn.h:110]   --->   Operation 2191 'bitselect' 'tmp_355' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node carry_18)   --->   "%xor_ln416_16 = xor i1 %tmp_355, true" [src/kernel/cnn.h:110]   --->   Operation 2192 'xor' 'xor_ln416_16' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2193 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_18 = and i1 %p_Result_249, %xor_ln416_16" [src/kernel/cnn.h:110]   --->   Operation 2193 'and' 'carry_18' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2194 [1/1] (0.00ns)   --->   "%p_Result_250 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_152, i32 15)" [src/kernel/cnn.h:110]   --->   Operation 2194 'bitselect' 'p_Result_250' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2195 [1/1] (0.00ns)   --->   "%p_Result_s_299 = call i4 @_ssdm_op_PartSelect.i4.i33.i32.i32(i33 %ret_V_16, i32 29, i32 32)" [src/kernel/cnn.h:110]   --->   Operation 2195 'partselect' 'p_Result_s_299' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2196 [1/1] (0.65ns)   --->   "%Range2_all_ones_25 = icmp eq i4 %p_Result_s_299, -1" [src/kernel/cnn.h:110]   --->   Operation 2196 'icmp' 'Range2_all_ones_25' <Predicate = (!icmp_ln87)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2197 [1/1] (0.00ns)   --->   "%p_Result_1 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %ret_V_16, i32 28, i32 32)" [src/kernel/cnn.h:110]   --->   Operation 2197 'partselect' 'p_Result_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2198 [1/1] (0.63ns)   --->   "%Range1_all_ones_20 = icmp eq i5 %p_Result_1, -1" [src/kernel/cnn.h:110]   --->   Operation 2198 'icmp' 'Range1_all_ones_20' <Predicate = (!icmp_ln87)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2199 [1/1] (0.63ns)   --->   "%Range1_all_zeros_16 = icmp eq i5 %p_Result_1, 0" [src/kernel/cnn.h:110]   --->   Operation 2199 'icmp' 'Range1_all_zeros_16' <Predicate = (!icmp_ln87)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %add_ln1192_1, i32 28)" [src/kernel/cnn.h:110]   --->   Operation 2200 'bitselect' 'tmp_357' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_146 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779 = xor i1 %tmp_357, true" [src/kernel/cnn.h:110]   --->   Operation 2201 'xor' 'xor_ln779' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_25, %xor_ln779" [src/kernel/cnn.h:110]   --->   Operation 2202 'and' 'and_ln779_1' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%deleted_ones_12 = select i1 %carry_18, i1 %and_ln779_1, i1 %Range1_all_ones_20" [src/kernel/cnn.h:110]   --->   Operation 2203 'select' 'deleted_ones_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 2204 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %p_Result_250, %deleted_ones_12" [src/kernel/cnn.h:110]   --->   Operation 2204 'and' 'and_ln786_11' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 115> <Delay = 2.16>
ST_147 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%deleted_zeros_8 = select i1 %carry_18, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_16" [src/kernel/cnn.h:110]   --->   Operation 2205 'select' 'deleted_zeros_8' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 2206 [1/1] (0.12ns)   --->   "%and_ln781_12 = and i1 %carry_18, %Range1_all_ones_20" [src/kernel/cnn.h:110]   --->   Operation 2206 'and' 'and_ln781_12' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%xor_ln785 = xor i1 %deleted_zeros_8, true" [src/kernel/cnn.h:110]   --->   Operation 2207 'xor' 'xor_ln785' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%or_ln785 = or i1 %p_Result_250, %xor_ln785" [src/kernel/cnn.h:110]   --->   Operation 2208 'or' 'or_ln785' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2209 [1/1] (0.12ns)   --->   "%xor_ln785_13 = xor i1 %p_Result_248, true" [src/kernel/cnn.h:110]   --->   Operation 2209 'xor' 'xor_ln785_13' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_35)   --->   "%overflow_12 = and i1 %or_ln785, %xor_ln785_13" [src/kernel/cnn.h:110]   --->   Operation 2210 'and' 'overflow_12' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node underflow_12)   --->   "%or_ln786 = or i1 %and_ln781_12, %and_ln786_11" [src/kernel/cnn.h:110]   --->   Operation 2211 'or' 'or_ln786' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node underflow_12)   --->   "%xor_ln786_5 = xor i1 %or_ln786, true" [src/kernel/cnn.h:110]   --->   Operation 2212 'xor' 'xor_ln786_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2213 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_12 = and i1 %p_Result_248, %xor_ln786_5" [src/kernel/cnn.h:110]   --->   Operation 2213 'and' 'underflow_12' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2214 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_35 = or i1 %underflow_12, %overflow_12" [src/kernel/cnn.h:110]   --->   Operation 2214 'or' 'or_ln340_35' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_46)   --->   "%or_ln340_45 = or i1 %and_ln786_11, %xor_ln785_13" [src/kernel/cnn.h:110]   --->   Operation 2215 'or' 'or_ln340_45' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_46)   --->   "%or_ln340_36 = or i1 %or_ln340_45, %and_ln781_12" [src/kernel/cnn.h:110]   --->   Operation 2216 'or' 'or_ln340_36' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2217 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_35, i16 32767, i16 %p_Val2_152" [src/kernel/cnn.h:110]   --->   Operation 2217 'select' 'select_ln340' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_46)   --->   "%select_ln388 = select i1 %underflow_12, i16 -32768, i16 %p_Val2_152" [src/kernel/cnn.h:110]   --->   Operation 2218 'select' 'select_ln388' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 2219 [1/1] (0.24ns) (out node of the LUT)   --->   "%tmp_V_46 = select i1 %or_ln340_36, i16 %select_ln340, i16 %select_ln388" [src/kernel/cnn.h:110]   --->   Operation 2219 'select' 'tmp_V_46' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 2220 [1/1] (0.00ns)   --->   "%c_next_V_addr_2 = getelementptr [320 x i16]* %c_next_V, i64 0, i64 %zext_ln93" [src/kernel/cnn.h:110]   --->   Operation 2220 'getelementptr' 'c_next_V_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_147 : Operation 2221 [1/1] (1.15ns)   --->   "store i16 %tmp_V_46, i16* %c_next_V_addr_2, align 2" [src/kernel/cnn.h:110]   --->   Operation 2221 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_147 : Operation 2222 [1/1] (0.00ns)   --->   "%p_Result_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_46, i32 15)" [src/kernel/cnn.h:113]   --->   Operation 2222 'bitselect' 'p_Result_251' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 148 <SV = 116> <Delay = 0.60>
ST_148 : Operation 2223 [1/1] (0.60ns)   --->   "%tmp_V_33 = sub i16 0, %tmp_V_46" [src/kernel/cnn.h:113]   --->   Operation 2223 'sub' 'tmp_V_33' <Predicate = (!icmp_ln87 & p_Result_251)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 117> <Delay = 2.42>
ST_149 : Operation 2224 [1/1] (0.24ns)   --->   "%tmp_V_47 = select i1 %p_Result_251, i16 %tmp_V_33, i16 %tmp_V_46" [src/kernel/cnn.h:113]   --->   Operation 2224 'select' 'tmp_V_47' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 2225 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @llvm.part.select.i16(i16 %tmp_V_47, i32 15, i32 0) nounwind" [src/kernel/cnn.h:113]   --->   Operation 2225 'partselect' 'p_Result_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_149 : Operation 2226 [1/1] (0.00ns)   --->   "%p_Result_252 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_2)" [src/kernel/cnn.h:113]   --->   Operation 2226 'bitconcatenate' 'p_Result_252' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_149 : Operation 2227 [1/1] (0.84ns)   --->   "%l_5 = call i32 @llvm.cttz.i32(i32 %p_Result_252, i1 true) nounwind" [src/kernel/cnn.h:113]   --->   Operation 2227 'cttz' 'l_5' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 2228 [1/1] (0.66ns)   --->   "%sub_ln944_5 = sub nsw i32 16, %l_5" [src/kernel/cnn.h:113]   --->   Operation 2228 'sub' 'sub_ln944_5' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2229 [1/1] (0.00ns)   --->   "%trunc_ln944_5 = trunc i32 %sub_ln944_5 to i16" [src/kernel/cnn.h:113]   --->   Operation 2229 'trunc' 'trunc_ln944_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_149 : Operation 2230 [1/1] (0.66ns)   --->   "%lsb_index_5 = add nsw i32 -24, %sub_ln944_5" [src/kernel/cnn.h:113]   --->   Operation 2230 'add' 'lsb_index_5' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_359 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_5, i32 1, i32 31)" [src/kernel/cnn.h:113]   --->   Operation 2231 'partselect' 'tmp_359' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_149 : Operation 2232 [1/1] (0.00ns)   --->   "%trunc_ln947_5 = trunc i32 %sub_ln944_5 to i5" [src/kernel/cnn.h:113]   --->   Operation 2232 'trunc' 'trunc_ln947_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_149 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln943_5 = trunc i32 %l_5 to i8" [src/kernel/cnn.h:113]   --->   Operation 2233 'trunc' 'trunc_ln943_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 150 <SV = 118> <Delay = 2.25>
ST_150 : Operation 2234 [1/1] (0.67ns)   --->   "%icmp_ln935_5 = icmp eq i16 %tmp_V_46, 0" [src/kernel/cnn.h:113]   --->   Operation 2234 'icmp' 'icmp_ln935_5' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2235 [1/1] (0.84ns)   --->   "%icmp_ln947_13 = icmp sgt i31 %tmp_359, 0" [src/kernel/cnn.h:113]   --->   Operation 2235 'icmp' 'icmp_ln947_13' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2236 [1/1] (0.34ns)   --->   "%sub_ln947_5 = sub i5 9, %trunc_ln947_5" [src/kernel/cnn.h:113]   --->   Operation 2236 'sub' 'sub_ln947_5' <Predicate = (!icmp_ln87)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_14)   --->   "%zext_ln947_5 = zext i5 %sub_ln947_5 to i16" [src/kernel/cnn.h:113]   --->   Operation 2237 'zext' 'zext_ln947_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_14)   --->   "%lshr_ln947_5 = lshr i16 -1, %zext_ln947_5" [src/kernel/cnn.h:113]   --->   Operation 2238 'lshr' 'lshr_ln947_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_14)   --->   "%p_Result_145 = and i16 %tmp_V_47, %lshr_ln947_5" [src/kernel/cnn.h:113]   --->   Operation 2239 'and' 'p_Result_145' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2240 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln947_14 = icmp ne i16 %p_Result_145, 0" [src/kernel/cnn.h:113]   --->   Operation 2240 'icmp' 'icmp_ln947_14' <Predicate = (!icmp_ln87)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%a_5 = and i1 %icmp_ln947_13, %icmp_ln947_14" [src/kernel/cnn.h:113]   --->   Operation 2241 'and' 'a_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_5, i32 31)" [src/kernel/cnn.h:113]   --->   Operation 2242 'bitselect' 'tmp_360' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%xor_ln949_5 = xor i1 %tmp_360, true" [src/kernel/cnn.h:113]   --->   Operation 2243 'xor' 'xor_ln949_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2244 [1/1] (0.60ns)   --->   "%add_ln949_5 = add i16 -24, %trunc_ln944_5" [src/kernel/cnn.h:113]   --->   Operation 2244 'add' 'add_ln949_5' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_47, i16 %add_ln949_5)" [src/kernel/cnn.h:113]   --->   Operation 2245 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%and_ln949_5 = and i1 %p_Result_4, %xor_ln949_5" [src/kernel/cnn.h:113]   --->   Operation 2246 'and' 'and_ln949_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%or_ln949_10 = or i1 %and_ln949_5, %a_5" [src/kernel/cnn.h:113]   --->   Operation 2247 'or' 'or_ln949_10' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2248 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln949_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_10)" [src/kernel/cnn.h:113]   --->   Operation 2248 'bitconcatenate' 'or_ln949_5' <Predicate = (!icmp_ln87)> <Delay = 0.12>
ST_150 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%m_42 = zext i16 %tmp_V_47 to i64" [src/kernel/cnn.h:113]   --->   Operation 2249 'zext' 'm_42' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln957_9 = zext i16 %tmp_V_47 to i32" [src/kernel/cnn.h:113]   --->   Operation 2250 'zext' 'zext_ln957_9' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2251 [1/1] (0.85ns)   --->   "%icmp_ln958_5 = icmp sgt i32 %lsb_index_5, 0" [src/kernel/cnn.h:113]   --->   Operation 2251 'icmp' 'icmp_ln958_5' <Predicate = (!icmp_ln87)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2252 [1/1] (0.66ns)   --->   "%add_ln958_5 = add nsw i32 -25, %sub_ln944_5" [src/kernel/cnn.h:113]   --->   Operation 2252 'add' 'add_ln958_5' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%lshr_ln958_5 = lshr i32 %zext_ln957_9, %add_ln958_5" [src/kernel/cnn.h:113]   --->   Operation 2253 'lshr' 'lshr_ln958_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln958_13 = zext i32 %lshr_ln958_5 to i64" [src/kernel/cnn.h:113]   --->   Operation 2254 'zext' 'zext_ln958_13' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2255 [1/1] (0.66ns)   --->   "%sub_ln958_5 = sub i32 25, %sub_ln944_5" [src/kernel/cnn.h:113]   --->   Operation 2255 'sub' 'sub_ln958_5' <Predicate = (!icmp_ln87)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln958_14 = zext i32 %sub_ln958_5 to i64" [src/kernel/cnn.h:113]   --->   Operation 2256 'zext' 'zext_ln958_14' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%shl_ln958_5 = shl i64 %m_42, %zext_ln958_14" [src/kernel/cnn.h:113]   --->   Operation 2257 'shl' 'shl_ln958_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%m_43 = select i1 %icmp_ln958_5, i64 %zext_ln958_13, i64 %shl_ln958_5" [src/kernel/cnn.h:113]   --->   Operation 2258 'select' 'm_43' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln961_5 = zext i32 %or_ln949_5 to i64" [src/kernel/cnn.h:113]   --->   Operation 2259 'zext' 'zext_ln961_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2260 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_44 = add i64 %zext_ln961_5, %m_43" [src/kernel/cnn.h:113]   --->   Operation 2260 'add' 'm_44' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2261 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_44, i32 1, i32 63)" [src/kernel/cnn.h:113]   --->   Operation 2261 'partselect' 'm_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_44, i32 25)" [src/kernel/cnn.h:113]   --->   Operation 2262 'bitselect' 'tmp_361' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2263 [1/1] (0.52ns)   --->   "%add_ln127 = add i12 -1856, %zext_ln87" [src/kernel/cnn.h:127]   --->   Operation 2263 'add' 'add_ln127' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2264 [1/1] (0.00ns)   --->   "%zext_ln203_269 = zext i12 %add_ln127 to i19" [src/kernel/cnn.h:127]   --->   Operation 2264 'zext' 'zext_ln203_269' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2265 [1/1] (0.56ns)   --->   "%add_ln203_110 = add i19 %zext_ln203_269, %add_ln203" [src/kernel/cnn.h:127]   --->   Operation 2265 'add' 'add_ln203_110' <Predicate = (!icmp_ln87)> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln203_270 = zext i19 %add_ln203_110 to i64" [src/kernel/cnn.h:127]   --->   Operation 2266 'zext' 'zext_ln203_270' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2267 [1/1] (0.00ns)   --->   "%LSTM_cache_V_addr_7 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_270" [src/kernel/cnn.h:127]   --->   Operation 2267 'getelementptr' 'LSTM_cache_V_addr_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_150 : Operation 2268 [1/1] (1.15ns)   --->   "store i16 %tmp_V_46, i16* %LSTM_cache_V_addr_7, align 2" [src/kernel/cnn.h:127]   --->   Operation 2268 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 151 <SV = 119> <Delay = 1.14>
ST_151 : Operation 2269 [1/1] (0.00ns)   --->   "%m_56 = zext i63 %m_5 to i64" [src/kernel/cnn.h:113]   --->   Operation 2269 'zext' 'm_56' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.00>
ST_151 : Operation 2270 [1/1] (0.30ns)   --->   "%select_ln964_5 = select i1 %tmp_361, i8 127, i8 126" [src/kernel/cnn.h:113]   --->   Operation 2270 'select' 'select_ln964_5' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 2271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_5 = sub i8 4, %trunc_ln943_5" [src/kernel/cnn.h:113]   --->   Operation 2271 'sub' 'sub_ln964_5' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2272 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln964_5 = add i8 %sub_ln964_5, %select_ln964_5" [src/kernel/cnn.h:113]   --->   Operation 2272 'add' 'add_ln964_5' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_251, i8 %add_ln964_5)" [src/kernel/cnn.h:113]   --->   Operation 2273 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.00>
ST_151 : Operation 2274 [1/1] (0.00ns)   --->   "%p_Result_253 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_56, i9 %tmp_63, i32 23, i32 31)" [src/kernel/cnn.h:113]   --->   Operation 2274 'partset' 'p_Result_253' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.00>
ST_151 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln738_5 = trunc i64 %p_Result_253 to i32" [src/kernel/cnn.h:113]   --->   Operation 2275 'trunc' 'trunc_ln738_5' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.00>

State 152 <SV = 120> <Delay = 1.54>
ST_152 : Operation 2276 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %trunc_ln738_5 to float" [src/kernel/cnn.h:113]   --->   Operation 2276 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 0.00>
ST_152 : Operation 2277 [2/2] (1.54ns)   --->   "%tmp_22 = fpext float %bitcast_ln739_1 to double" [src/kernel/cnn.h:116]   --->   Operation 2277 'fpext' 'tmp_22' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 121> <Delay = 1.95>
ST_153 : Operation 2278 [1/2] (1.54ns)   --->   "%tmp_22 = fpext float %bitcast_ln739_1 to double" [src/kernel/cnn.h:116]   --->   Operation 2278 'fpext' 'tmp_22' <Predicate = (!icmp_ln87 & !icmp_ln935_5)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 2279 [1/1] (0.41ns)   --->   "%select_ln116 = select i1 %icmp_ln935_5, double 0.000000e+00, double %tmp_22" [src/kernel/cnn.h:116]   --->   Operation 2279 'select' 'select_ln116' <Predicate = (!icmp_ln87)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 154 <SV = 122> <Delay = 2.01>
ST_154 : Operation 2280 [97/97] (2.01ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2280 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 123> <Delay = 2.42>
ST_155 : Operation 2281 [96/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2281 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 124> <Delay = 2.42>
ST_156 : Operation 2282 [95/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2282 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 125> <Delay = 2.42>
ST_157 : Operation 2283 [94/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2283 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 126> <Delay = 2.42>
ST_158 : Operation 2284 [93/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2284 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 127> <Delay = 2.42>
ST_159 : Operation 2285 [92/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2285 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 128> <Delay = 2.42>
ST_160 : Operation 2286 [91/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2286 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 129> <Delay = 2.42>
ST_161 : Operation 2287 [90/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2287 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 130> <Delay = 2.42>
ST_162 : Operation 2288 [89/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2288 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 131> <Delay = 2.42>
ST_163 : Operation 2289 [88/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2289 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 132> <Delay = 2.42>
ST_164 : Operation 2290 [87/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2290 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 165 <SV = 133> <Delay = 2.42>
ST_165 : Operation 2291 [86/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2291 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 134> <Delay = 2.42>
ST_166 : Operation 2292 [85/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2292 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 135> <Delay = 2.42>
ST_167 : Operation 2293 [84/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2293 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 136> <Delay = 2.42>
ST_168 : Operation 2294 [83/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2294 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 137> <Delay = 2.42>
ST_169 : Operation 2295 [82/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2295 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 138> <Delay = 2.42>
ST_170 : Operation 2296 [81/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2296 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 171 <SV = 139> <Delay = 2.42>
ST_171 : Operation 2297 [80/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2297 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 140> <Delay = 2.42>
ST_172 : Operation 2298 [79/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2298 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 141> <Delay = 2.42>
ST_173 : Operation 2299 [78/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2299 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 142> <Delay = 2.42>
ST_174 : Operation 2300 [77/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2300 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 143> <Delay = 2.42>
ST_175 : Operation 2301 [76/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2301 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 144> <Delay = 2.42>
ST_176 : Operation 2302 [75/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2302 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 145> <Delay = 2.42>
ST_177 : Operation 2303 [74/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2303 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 146> <Delay = 2.42>
ST_178 : Operation 2304 [73/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2304 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 147> <Delay = 2.42>
ST_179 : Operation 2305 [72/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2305 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 148> <Delay = 2.42>
ST_180 : Operation 2306 [71/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2306 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 149> <Delay = 2.42>
ST_181 : Operation 2307 [70/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2307 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 150> <Delay = 2.42>
ST_182 : Operation 2308 [69/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2308 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 151> <Delay = 2.42>
ST_183 : Operation 2309 [68/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2309 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 152> <Delay = 2.42>
ST_184 : Operation 2310 [67/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2310 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 153> <Delay = 2.42>
ST_185 : Operation 2311 [66/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2311 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 154> <Delay = 2.42>
ST_186 : Operation 2312 [65/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2312 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 155> <Delay = 2.42>
ST_187 : Operation 2313 [64/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2313 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 156> <Delay = 2.42>
ST_188 : Operation 2314 [63/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2314 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 157> <Delay = 2.42>
ST_189 : Operation 2315 [62/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2315 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 158> <Delay = 2.42>
ST_190 : Operation 2316 [61/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2316 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 159> <Delay = 2.42>
ST_191 : Operation 2317 [60/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2317 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 160> <Delay = 2.42>
ST_192 : Operation 2318 [59/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2318 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 161> <Delay = 2.42>
ST_193 : Operation 2319 [58/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2319 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 162> <Delay = 2.42>
ST_194 : Operation 2320 [57/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2320 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 163> <Delay = 2.42>
ST_195 : Operation 2321 [56/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2321 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 164> <Delay = 2.42>
ST_196 : Operation 2322 [55/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2322 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 165> <Delay = 2.42>
ST_197 : Operation 2323 [54/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2323 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 166> <Delay = 2.42>
ST_198 : Operation 2324 [53/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2324 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 167> <Delay = 2.42>
ST_199 : Operation 2325 [52/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2325 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 168> <Delay = 2.42>
ST_200 : Operation 2326 [51/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2326 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 169> <Delay = 2.42>
ST_201 : Operation 2327 [50/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2327 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 202 <SV = 170> <Delay = 2.42>
ST_202 : Operation 2328 [49/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2328 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 171> <Delay = 2.42>
ST_203 : Operation 2329 [48/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2329 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 172> <Delay = 2.42>
ST_204 : Operation 2330 [47/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2330 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 173> <Delay = 2.42>
ST_205 : Operation 2331 [46/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2331 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 174> <Delay = 2.42>
ST_206 : Operation 2332 [45/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2332 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 175> <Delay = 2.42>
ST_207 : Operation 2333 [44/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2333 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 176> <Delay = 2.42>
ST_208 : Operation 2334 [43/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2334 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 177> <Delay = 2.42>
ST_209 : Operation 2335 [42/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2335 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 178> <Delay = 2.42>
ST_210 : Operation 2336 [41/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2336 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 211 <SV = 179> <Delay = 2.42>
ST_211 : Operation 2337 [40/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2337 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 212 <SV = 180> <Delay = 2.42>
ST_212 : Operation 2338 [39/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2338 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 181> <Delay = 2.42>
ST_213 : Operation 2339 [38/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2339 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 182> <Delay = 2.42>
ST_214 : Operation 2340 [37/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2340 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 183> <Delay = 2.42>
ST_215 : Operation 2341 [36/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2341 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 184> <Delay = 2.42>
ST_216 : Operation 2342 [35/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2342 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 185> <Delay = 2.42>
ST_217 : Operation 2343 [34/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2343 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 186> <Delay = 2.42>
ST_218 : Operation 2344 [33/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2344 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 219 <SV = 187> <Delay = 2.42>
ST_219 : Operation 2345 [32/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2345 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 188> <Delay = 2.42>
ST_220 : Operation 2346 [31/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2346 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 189> <Delay = 2.42>
ST_221 : Operation 2347 [30/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2347 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 190> <Delay = 2.42>
ST_222 : Operation 2348 [29/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2348 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 223 <SV = 191> <Delay = 2.42>
ST_223 : Operation 2349 [28/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2349 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 192> <Delay = 2.42>
ST_224 : Operation 2350 [27/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2350 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 193> <Delay = 2.42>
ST_225 : Operation 2351 [26/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2351 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 194> <Delay = 2.42>
ST_226 : Operation 2352 [25/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2352 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 195> <Delay = 2.42>
ST_227 : Operation 2353 [24/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2353 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 228 <SV = 196> <Delay = 2.42>
ST_228 : Operation 2354 [23/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2354 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 197> <Delay = 2.42>
ST_229 : Operation 2355 [22/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2355 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 230 <SV = 198> <Delay = 2.42>
ST_230 : Operation 2356 [21/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2356 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 199> <Delay = 2.42>
ST_231 : Operation 2357 [20/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2357 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 200> <Delay = 2.42>
ST_232 : Operation 2358 [19/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2358 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 201> <Delay = 2.42>
ST_233 : Operation 2359 [18/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2359 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 202> <Delay = 2.42>
ST_234 : Operation 2360 [17/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2360 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 203> <Delay = 2.42>
ST_235 : Operation 2361 [16/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2361 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 204> <Delay = 2.42>
ST_236 : Operation 2362 [15/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2362 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 205> <Delay = 2.42>
ST_237 : Operation 2363 [14/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2363 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 206> <Delay = 2.42>
ST_238 : Operation 2364 [13/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2364 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 207> <Delay = 2.42>
ST_239 : Operation 2365 [12/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2365 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 208> <Delay = 2.42>
ST_240 : Operation 2366 [11/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2366 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 209> <Delay = 2.42>
ST_241 : Operation 2367 [10/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2367 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 210> <Delay = 2.42>
ST_242 : Operation 2368 [9/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2368 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 211> <Delay = 2.42>
ST_243 : Operation 2369 [8/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2369 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 212> <Delay = 2.42>
ST_244 : Operation 2370 [7/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2370 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 213> <Delay = 2.42>
ST_245 : Operation 2371 [6/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2371 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 214> <Delay = 2.42>
ST_246 : Operation 2372 [5/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2372 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 215> <Delay = 2.42>
ST_247 : Operation 2373 [4/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2373 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 216> <Delay = 2.42>
ST_248 : Operation 2374 [3/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2374 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 217> <Delay = 2.42>
ST_249 : Operation 2375 [2/97] (2.42ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2375 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 218> <Delay = 1.05>
ST_250 : Operation 2376 [1/97] (1.05ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116]   --->   Operation 2376 'call' 'tmp_i' <Predicate = (!icmp_ln87)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 219> <Delay = 1.82>
ST_251 : Operation 2377 [2/2] (1.82ns)   --->   "%temp3 = fptrunc double %tmp_i to float" [src/kernel/cnn.h:116]   --->   Operation 2377 'fptrunc' 'temp3' <Predicate = (!icmp_ln87)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 220> <Delay = 1.82>
ST_252 : Operation 2378 [1/2] (1.82ns)   --->   "%temp3 = fptrunc double %tmp_i to float" [src/kernel/cnn.h:116]   --->   Operation 2378 'fptrunc' 'temp3' <Predicate = (!icmp_ln87)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 253 <SV = 221> <Delay = 2.32>
ST_253 : Operation 2379 [4/4] (2.32ns)   --->   "%v_assign_5 = fmul float %temp_1, %temp3" [src/kernel/cnn.h:117]   --->   Operation 2379 'fmul' 'v_assign_5' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 222> <Delay = 2.32>
ST_254 : Operation 2380 [3/4] (2.32ns)   --->   "%v_assign_5 = fmul float %temp_1, %temp3" [src/kernel/cnn.h:117]   --->   Operation 2380 'fmul' 'v_assign_5' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 223> <Delay = 2.32>
ST_255 : Operation 2381 [2/4] (2.32ns)   --->   "%v_assign_5 = fmul float %temp_1, %temp3" [src/kernel/cnn.h:117]   --->   Operation 2381 'fmul' 'v_assign_5' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 224> <Delay = 2.32>
ST_256 : Operation 2382 [1/4] (2.32ns)   --->   "%v_assign_5 = fmul float %temp_1, %temp3" [src/kernel/cnn.h:117]   --->   Operation 2382 'fmul' 'v_assign_5' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 225> <Delay = 1.54>
ST_257 : Operation 2383 [2/2] (1.54ns)   --->   "%d_assign_s = fpext float %v_assign_5 to double" [src/kernel/cnn.h:117]   --->   Operation 2383 'fpext' 'd_assign_s' <Predicate = (!icmp_ln87)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 258 <SV = 226> <Delay = 1.54>
ST_258 : Operation 2384 [1/2] (1.54ns)   --->   "%d_assign_s = fpext float %v_assign_5 to double" [src/kernel/cnn.h:117]   --->   Operation 2384 'fpext' 'd_assign_s' <Predicate = (!icmp_ln87)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_258 : Operation 2385 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %d_assign_s to i64" [src/kernel/cnn.h:117]   --->   Operation 2385 'bitcast' 'ireg_V_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_258 : Operation 2386 [1/1] (0.00ns)   --->   "%trunc_ln556_5 = trunc i64 %ireg_V_5 to i63" [src/kernel/cnn.h:117]   --->   Operation 2386 'trunc' 'trunc_ln556_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_258 : Operation 2387 [1/1] (0.00ns)   --->   "%p_Result_257 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [src/kernel/cnn.h:117]   --->   Operation 2387 'bitselect' 'p_Result_257' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_258 : Operation 2388 [1/1] (0.00ns)   --->   "%exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [src/kernel/cnn.h:117]   --->   Operation 2388 'partselect' 'exp_tmp_V_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_258 : Operation 2389 [1/1] (0.00ns)   --->   "%trunc_ln565_5 = trunc i64 %ireg_V_5 to i52" [src/kernel/cnn.h:117]   --->   Operation 2389 'trunc' 'trunc_ln565_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 259 <SV = 227> <Delay = 2.18>
ST_259 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln461_5 = zext i11 %exp_tmp_V_5 to i12" [src/kernel/cnn.h:117]   --->   Operation 2390 'zext' 'zext_ln461_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_259 : Operation 2391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%exp_V_5 = add i12 -1023, %zext_ln461_5" [src/kernel/cnn.h:117]   --->   Operation 2391 'add' 'exp_V_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_65 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_5)" [src/kernel/cnn.h:117]   --->   Operation 2392 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_259 : Operation 2393 [1/1] (0.00ns)   --->   "%p_Result_258 = zext i53 %tmp_65 to i54" [src/kernel/cnn.h:117]   --->   Operation 2393 'zext' 'p_Result_258' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_259 : Operation 2394 [1/1] (0.74ns)   --->   "%man_V_22 = sub i54 0, %p_Result_258" [src/kernel/cnn.h:117]   --->   Operation 2394 'sub' 'man_V_22' <Predicate = (!icmp_ln87 & p_Result_257)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2395 [1/1] (0.26ns)   --->   "%p_Val2_235 = select i1 %p_Result_257, i54 %man_V_22, i54 %p_Result_258" [src/kernel/cnn.h:117]   --->   Operation 2395 'select' 'p_Val2_235' <Predicate = (!icmp_ln87)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 2396 [1/1] (1.05ns)   --->   "%icmp_ln571_5 = icmp eq i63 %trunc_ln556_5, 0" [src/kernel/cnn.h:117]   --->   Operation 2396 'icmp' 'icmp_ln571_5' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2397 [1/1] (0.52ns)   --->   "%F2_5 = sub i12 1075, %zext_ln461_5" [src/kernel/cnn.h:117]   --->   Operation 2397 'sub' 'F2_5' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2398 [1/1] (0.62ns)   --->   "%QUAN_INC_5 = icmp sgt i12 %F2_5, 12" [src/kernel/cnn.h:117]   --->   Operation 2398 'icmp' 'QUAN_INC_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2399 [1/1] (0.52ns)   --->   "%add_ln581_5 = add i12 -12, %F2_5" [src/kernel/cnn.h:117]   --->   Operation 2399 'add' 'add_ln581_5' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2400 [1/1] (0.52ns)   --->   "%sub_ln581_5 = sub i12 12, %F2_5" [src/kernel/cnn.h:117]   --->   Operation 2400 'sub' 'sub_ln581_5' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2401 [1/1] (0.29ns)   --->   "%sh_amt_5 = select i1 %QUAN_INC_5, i12 %add_ln581_5, i12 %sub_ln581_5" [src/kernel/cnn.h:117]   --->   Operation 2401 'select' 'sh_amt_5' <Predicate = (!icmp_ln87)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln583_5 = trunc i54 %p_Val2_235 to i16" [src/kernel/cnn.h:117]   --->   Operation 2402 'trunc' 'trunc_ln583_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_259 : Operation 2403 [1/1] (0.62ns)   --->   "%icmp_ln585_5 = icmp ult i12 %sh_amt_5, 54" [src/kernel/cnn.h:117]   --->   Operation 2403 'icmp' 'icmp_ln585_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_367 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_5, i32 4, i32 11)" [src/kernel/cnn.h:117]   --->   Operation 2404 'partselect' 'tmp_367' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_259 : Operation 2405 [1/1] (0.58ns)   --->   "%icmp_ln603_5 = icmp eq i8 %tmp_367, 0" [src/kernel/cnn.h:117]   --->   Operation 2405 'icmp' 'icmp_ln603_5' <Predicate = (!icmp_ln87)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2406 [1/1] (0.62ns)   --->   "%icmp_ln591_5 = icmp sgt i12 %add_ln581_5, 54" [src/kernel/cnn.h:117]   --->   Operation 2406 'icmp' 'icmp_ln591_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2407 [1/1] (0.27ns)   --->   "%tmp379_cast_cast = select i1 %QUAN_INC_5, i12 2, i12 1" [src/kernel/cnn.h:117]   --->   Operation 2407 'select' 'tmp379_cast_cast' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 2408 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_300 = add i12 %exp_V_5, %tmp379_cast_cast" [src/kernel/cnn.h:117]   --->   Operation 2408 'add' 'empty_300' <Predicate = (!icmp_ln87)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_371 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_300, i32 2, i32 11)" [src/kernel/cnn.h:117]   --->   Operation 2409 'partselect' 'tmp_371' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_259 : Operation 2410 [1/1] (0.52ns)   --->   "%pos2_5 = add i12 5, %F2_5" [src/kernel/cnn.h:117]   --->   Operation 2410 'add' 'pos2_5' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_5, i32 11)" [src/kernel/cnn.h:117]   --->   Operation 2411 'bitselect' 'tmp_374' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 260 <SV = 228> <Delay = 2.28>
ST_260 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln581_5 = sext i12 %sh_amt_5 to i32" [src/kernel/cnn.h:117]   --->   Operation 2412 'sext' 'sext_ln581_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2413 [1/1] (0.62ns)   --->   "%icmp_ln582_6 = icmp eq i12 %F2_5, 12" [src/kernel/cnn.h:117]   --->   Operation 2413 'icmp' 'icmp_ln582_6' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_173)   --->   "%zext_ln586_5 = zext i32 %sext_ln581_5 to i54" [src/kernel/cnn.h:117]   --->   Operation 2414 'zext' 'zext_ln586_5' <Predicate = (!icmp_ln87 & icmp_ln585_5)> <Delay = 0.00>
ST_260 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_173)   --->   "%ashr_ln586_5 = ashr i54 %p_Val2_235, %zext_ln586_5" [src/kernel/cnn.h:117]   --->   Operation 2415 'ashr' 'ashr_ln586_5' <Predicate = (!icmp_ln87 & icmp_ln585_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_173)   --->   "%trunc_ln586_5 = trunc i54 %ashr_ln586_5 to i16" [src/kernel/cnn.h:117]   --->   Operation 2416 'trunc' 'trunc_ln586_5' <Predicate = (!icmp_ln87 & icmp_ln585_5)> <Delay = 0.00>
ST_260 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_173)   --->   "%bitcast_ln696_6 = bitcast float %v_assign_5 to i32" [src/kernel/cnn.h:117]   --->   Operation 2417 'bitcast' 'bitcast_ln696_6' <Predicate = (!icmp_ln87 & !icmp_ln585_5)> <Delay = 0.00>
ST_260 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_173)   --->   "%tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_6, i32 31)" [src/kernel/cnn.h:117]   --->   Operation 2418 'bitselect' 'tmp_368' <Predicate = (!icmp_ln87 & !icmp_ln585_5)> <Delay = 0.00>
ST_260 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_173)   --->   "%select_ln588_5 = select i1 %tmp_368, i16 -1, i16 0" [src/kernel/cnn.h:117]   --->   Operation 2419 'select' 'select_ln588_5' <Predicate = (!icmp_ln87 & !icmp_ln585_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2420 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_173 = select i1 %icmp_ln585_5, i16 %trunc_ln586_5, i16 %select_ln588_5" [src/kernel/cnn.h:117]   --->   Operation 2420 'select' 'p_Val2_173' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2421 [1/1] (0.52ns)   --->   "%add_ln591_5 = add i12 -13, %F2_5" [src/kernel/cnn.h:117]   --->   Operation 2421 'add' 'add_ln591_5' <Predicate = (!icmp_ln87 & !icmp_ln591_5)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_174)   --->   "%sext_ln591_5 = sext i12 %add_ln591_5 to i32" [src/kernel/cnn.h:117]   --->   Operation 2422 'sext' 'sext_ln591_5' <Predicate = (!icmp_ln87 & !icmp_ln591_5)> <Delay = 0.00>
ST_260 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_174)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_235, i32 %sext_ln591_5) nounwind" [src/kernel/cnn.h:117]   --->   Operation 2423 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln87 & !icmp_ln591_5)> <Delay = 0.00>
ST_260 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_174)   --->   "%qb_5 = select i1 %icmp_ln591_5, i1 %p_Result_257, i1 %p_Result_10" [src/kernel/cnn.h:117]   --->   Operation 2424 'select' 'qb_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2425 [1/1] (0.00ns)   --->   "%p_Result_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_173, i32 15)" [src/kernel/cnn.h:117]   --->   Operation 2425 'bitselect' 'p_Result_259' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_174)   --->   "%zext_ln415_5 = zext i1 %qb_5 to i16" [src/kernel/cnn.h:117]   --->   Operation 2426 'zext' 'zext_ln415_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2427 [1/1] (0.60ns) (out node of the LUT)   --->   "%p_Val2_174 = add i16 %zext_ln415_5, %p_Val2_173" [src/kernel/cnn.h:117]   --->   Operation 2427 'add' 'p_Val2_174' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_174, i32 15)" [src/kernel/cnn.h:117]   --->   Operation 2428 'bitselect' 'tmp_370' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_23)   --->   "%xor_ln416_17 = xor i1 %tmp_370, true" [src/kernel/cnn.h:117]   --->   Operation 2429 'xor' 'xor_ln416_17' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_13)   --->   "%select_ln582_5 = select i1 %icmp_ln582_6, i16 %trunc_ln583_5, i16 0" [src/kernel/cnn.h:117]   --->   Operation 2430 'select' 'select_ln582_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node and_ln578_5)   --->   "%xor_ln582_5 = xor i1 %icmp_ln582_6, true" [src/kernel/cnn.h:117]   --->   Operation 2431 'xor' 'xor_ln582_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln578_5 = and i1 %QUAN_INC_5, %xor_ln582_5" [src/kernel/cnn.h:117]   --->   Operation 2432 'and' 'and_ln578_5' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2433 [1/1] (0.12ns)   --->   "%and_ln403_21 = and i1 %and_ln578_5, %p_Result_259" [src/kernel/cnn.h:117]   --->   Operation 2433 'and' 'and_ln403_21' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2434 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_13 = select i1 %and_ln403_21, i16 %p_Val2_174, i16 %select_ln582_5" [src/kernel/cnn.h:117]   --->   Operation 2434 'select' 'select_ln403_13' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_14)   --->   "%xor_ln403_5 = xor i1 %p_Result_259, true" [src/kernel/cnn.h:117]   --->   Operation 2435 'xor' 'xor_ln403_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node select_ln403_14)   --->   "%and_ln403_22 = and i1 %and_ln578_5, %xor_ln403_5" [src/kernel/cnn.h:117]   --->   Operation 2436 'and' 'and_ln403_22' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2437 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln403_14 = select i1 %and_ln403_22, i16 %p_Val2_174, i16 %select_ln403_13" [src/kernel/cnn.h:117]   --->   Operation 2437 'select' 'select_ln403_14' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2438 [1/1] (0.62ns)   --->   "%icmp_ln578_10 = icmp slt i12 %F2_5, 12" [src/kernel/cnn.h:117]   --->   Operation 2438 'icmp' 'icmp_ln578_10' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2439 [1/1] (0.12ns)   --->   "%and_ln603_21 = and i1 %icmp_ln578_10, %icmp_ln603_5" [src/kernel/cnn.h:117]   --->   Operation 2439 'and' 'and_ln603_21' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_23)   --->   "%and_ln403_23 = and i1 %and_ln403_21, %xor_ln416_17" [src/kernel/cnn.h:117]   --->   Operation 2440 'and' 'and_ln403_23' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_23)   --->   "%and_ln603_22 = and i1 %icmp_ln578_10, %icmp_ln603_5" [src/kernel/cnn.h:117]   --->   Operation 2441 'and' 'and_ln603_22' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_23)   --->   "%xor_ln603_5 = xor i1 %and_ln603_22, true" [src/kernel/cnn.h:117]   --->   Operation 2442 'xor' 'xor_ln603_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2443 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603_23 = and i1 %and_ln403_23, %xor_ln603_5" [src/kernel/cnn.h:117]   --->   Operation 2443 'and' 'and_ln603_23' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2444 [1/1] (0.60ns)   --->   "%icmp318 = icmp sgt i10 %tmp_371, 0" [src/kernel/cnn.h:117]   --->   Operation 2444 'icmp' 'icmp318' <Predicate = (!icmp_ln87)> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2445 [1/1] (0.52ns)   --->   "%pos1_5 = add i12 4, %F2_5" [src/kernel/cnn.h:117]   --->   Operation 2445 'add' 'pos1_5' <Predicate = (!icmp_ln87)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_22)   --->   "%sext_ln618_5 = sext i12 %pos1_5 to i32" [src/kernel/cnn.h:117]   --->   Operation 2446 'sext' 'sext_ln618_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln619_5 = sext i12 %pos2_5 to i32" [src/kernel/cnn.h:117]   --->   Operation 2447 'sext' 'sext_ln619_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2448 [1/1] (0.62ns)   --->   "%icmp_ln621_5 = icmp slt i12 %pos1_5, 54" [src/kernel/cnn.h:117]   --->   Operation 2448 'icmp' 'icmp_ln621_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_5, i32 11)" [src/kernel/cnn.h:117]   --->   Operation 2449 'bitselect' 'tmp_373' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2450 [1/1] (0.12ns)   --->   "%xor_ln621_10 = xor i1 %tmp_373, true" [src/kernel/cnn.h:117]   --->   Operation 2450 'xor' 'xor_ln621_10' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_22)   --->   "%zext_ln623_5 = zext i32 %sext_ln618_5 to i54" [src/kernel/cnn.h:117]   --->   Operation 2451 'zext' 'zext_ln623_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_22)   --->   "%ashr_ln623_5 = ashr i54 %p_Val2_235, %zext_ln623_5" [src/kernel/cnn.h:117]   --->   Operation 2452 'ashr' 'ashr_ln623_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_22)   --->   "%lD_5 = trunc i54 %ashr_ln623_5 to i1" [src/kernel/cnn.h:117]   --->   Operation 2453 'trunc' 'lD_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_22)   --->   "%and_ln621_29 = and i1 %lD_5, %xor_ln621_10" [src/kernel/cnn.h:117]   --->   Operation 2454 'and' 'and_ln621_29' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2455 [1/1] (1.12ns) (out node of the LUT)   --->   "%Range1_all_ones_22 = and i1 %and_ln621_29, %icmp_ln621_5" [src/kernel/cnn.h:117]   --->   Operation 2455 'and' 'Range1_all_ones_22' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2456 [1/1] (0.62ns)   --->   "%icmp_ln631_5 = icmp slt i12 %pos2_5, 54" [src/kernel/cnn.h:117]   --->   Operation 2456 'icmp' 'icmp_ln631_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln635_5 = zext i32 %sext_ln619_5 to i54" [src/kernel/cnn.h:117]   --->   Operation 2457 'zext' 'zext_ln635_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_260 : Operation 2458 [1/1] (1.12ns)   --->   "%Range2_V_14 = lshr i54 %p_Val2_235, %zext_ln635_5" [src/kernel/cnn.h:117]   --->   Operation 2458 'lshr' 'Range2_V_14' <Predicate = (!icmp_ln87)> <Delay = 1.12> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_26)   --->   "%r_V_17 = lshr i54 -1, %zext_ln635_5" [src/kernel/cnn.h:117]   --->   Operation 2459 'lshr' 'r_V_17' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2460 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_26 = icmp eq i54 %Range2_V_14, %r_V_17" [src/kernel/cnn.h:117]   --->   Operation 2460 'icmp' 'Range2_all_ones_26' <Predicate = (!icmp_ln87)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2461 [1/1] (0.99ns)   --->   "%icmp_ln641_5 = icmp eq i54 %Range2_V_14, 0" [src/kernel/cnn.h:117]   --->   Operation 2461 'icmp' 'icmp_ln641_5' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2462 [1/1] (0.62ns)   --->   "%icmp_ln642_5 = icmp eq i12 %pos2_5, 54" [src/kernel/cnn.h:117]   --->   Operation 2462 'icmp' 'icmp_ln642_5' <Predicate = (!icmp_ln87)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2463 [1/1] (0.99ns)   --->   "%Range1_all_zeros_18 = icmp eq i54 %p_Val2_235, 0" [src/kernel/cnn.h:117]   --->   Operation 2463 'icmp' 'Range1_all_zeros_18' <Predicate = (!icmp_ln87)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_5)   --->   "%xor_ln639_9 = xor i1 %icmp_ln631_5, true" [src/kernel/cnn.h:117]   --->   Operation 2464 'xor' 'xor_ln639_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node and_ln642_5)   --->   "%or_ln639_5 = or i1 %tmp_373, %xor_ln639_9" [src/kernel/cnn.h:117]   --->   Operation 2465 'or' 'or_ln639_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2466 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln642_5 = and i1 %icmp_ln642_5, %or_ln639_5" [src/kernel/cnn.h:117]   --->   Operation 2466 'and' 'and_ln642_5' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_19)   --->   "%xor_ln652_19 = xor i1 %and_ln403_21, true" [src/kernel/cnn.h:117]   --->   Operation 2467 'xor' 'xor_ln652_19' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node or_ln652_19)   --->   "%or_ln652_24 = or i1 %tmp_370, %xor_ln652_19" [src/kernel/cnn.h:117]   --->   Operation 2468 'or' 'or_ln652_24' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2469 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln652_19 = or i1 %and_ln603_21, %or_ln652_24" [src/kernel/cnn.h:117]   --->   Operation 2469 'or' 'or_ln652_19' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 229> <Delay = 0.95>
ST_261 : Operation 2470 [1/1] (0.12ns)   --->   "%xor_ln631_5 = xor i1 %tmp_374, true" [src/kernel/cnn.h:117]   --->   Operation 2470 'xor' 'xor_ln631_5' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node select_ln631_5)   --->   "%and_ln631_5 = and i1 %icmp_ln631_5, %xor_ln631_5" [src/kernel/cnn.h:117]   --->   Operation 2471 'and' 'and_ln631_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2472 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln631_5 = select i1 %and_ln631_5, i1 %Range2_all_ones_26, i1 %xor_ln631_5" [src/kernel/cnn.h:117]   --->   Operation 2472 'select' 'select_ln631_5' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2473 [1/1] (0.12ns)   --->   "%and_ln639_5 = and i1 %icmp_ln631_5, %xor_ln621_10" [src/kernel/cnn.h:117]   --->   Operation 2473 'and' 'and_ln639_5' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_13)   --->   "%Range1_all_ones_21 = and i1 %select_ln631_5, %Range1_all_ones_22" [src/kernel/cnn.h:117]   --->   Operation 2474 'and' 'Range1_all_ones_21' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2475 [1/1] (0.12ns)   --->   "%Range1_all_zeros_17 = xor i1 %Range1_all_ones_22, true" [src/kernel/cnn.h:117]   --->   Operation 2475 'xor' 'Range1_all_zeros_17' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_13)   --->   "%and_ln641_5 = and i1 %icmp_ln641_5, %Range1_all_zeros_17" [src/kernel/cnn.h:117]   --->   Operation 2476 'and' 'and_ln641_5' <Predicate = (!icmp_ln87 & !and_ln603_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node select_ln642_14)   --->   "%or_ln645_5 = or i1 %Range1_all_zeros_18, %xor_ln621_10" [src/kernel/cnn.h:117]   --->   Operation 2477 'or' 'or_ln645_5' <Predicate = (!icmp_ln87 & !and_ln642_5 & !and_ln603_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node select_ln639_13)   --->   "%select_ln642_13 = select i1 %and_ln642_5, i1 %Range1_all_ones_22, i1 %xor_ln621_10" [src/kernel/cnn.h:117]   --->   Operation 2478 'select' 'select_ln642_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2479 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln639_13 = select i1 %and_ln639_5, i1 %Range1_all_ones_21, i1 %select_ln642_13" [src/kernel/cnn.h:117]   --->   Operation 2479 'select' 'select_ln639_13' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2480 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln642_14 = select i1 %and_ln642_5, i1 %Range1_all_zeros_17, i1 %or_ln645_5" [src/kernel/cnn.h:117]   --->   Operation 2480 'select' 'select_ln642_14' <Predicate = (!icmp_ln87 & !and_ln603_23)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_13)   --->   "%select_ln639_14 = select i1 %and_ln639_5, i1 %and_ln641_5, i1 %select_ln642_14" [src/kernel/cnn.h:117]   --->   Operation 2481 'select' 'select_ln639_14' <Predicate = (!icmp_ln87 & !and_ln603_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln658_13)   --->   "%deleted_zeros_9 = select i1 %and_ln603_23, i1 %select_ln639_13, i1 %select_ln639_14" [src/kernel/cnn.h:117]   --->   Operation 2482 'select' 'deleted_zeros_9' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_13)   --->   "%xor_ln652_14 = xor i1 %select_ln631_5, true" [src/kernel/cnn.h:117]   --->   Operation 2483 'xor' 'xor_ln652_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_13)   --->   "%or_ln652_13 = or i1 %or_ln652_19, %xor_ln652_14" [src/kernel/cnn.h:117]   --->   Operation 2484 'or' 'or_ln652_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_13)   --->   "%and_ln652_5 = and i1 %select_ln639_13, %or_ln652_19" [src/kernel/cnn.h:117]   --->   Operation 2485 'and' 'and_ln652_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_13)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_5, i32 11)" [src/kernel/cnn.h:117]   --->   Operation 2486 'bitselect' 'tmp_375' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_261 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_13)   --->   "%or_ln652_14 = or i1 %tmp_375, %Range1_all_zeros_17" [src/kernel/cnn.h:117]   --->   Operation 2487 'or' 'or_ln652_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2488 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_13 = select i1 %or_ln652_13, i1 %and_ln652_5, i1 %or_ln652_14" [src/kernel/cnn.h:117]   --->   Operation 2488 'select' 'deleted_ones_13' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2489 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln658_13 = xor i1 %deleted_zeros_9, true" [src/kernel/cnn.h:117]   --->   Operation 2489 'xor' 'xor_ln658_13' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 230> <Delay = 0.00>

State 263 <SV = 231> <Delay = 0.00>

State 264 <SV = 232> <Delay = 2.09>
ST_264 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_175)   --->   "%sext_ln581_5cast = trunc i32 %sext_ln581_5 to i16" [src/kernel/cnn.h:117]   --->   Operation 2490 'trunc' 'sext_ln581_5cast' <Predicate = (!icmp_ln87 & and_ln603_21)> <Delay = 0.00>
ST_264 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_175)   --->   "%shl_ln604_5 = shl i16 %trunc_ln583_5, %sext_ln581_5cast" [src/kernel/cnn.h:117]   --->   Operation 2491 'shl' 'shl_ln604_5' <Predicate = (!icmp_ln87 & and_ln603_21)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2492 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Val2_175 = select i1 %and_ln603_21, i16 %shl_ln604_5, i16 %select_ln403_14" [src/kernel/cnn.h:117]   --->   Operation 2492 'select' 'p_Val2_175' <Predicate = (!icmp_ln87)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_264 : Operation 2493 [1/1] (0.00ns)   --->   "%p_Result_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_175, i32 15)" [src/kernel/cnn.h:117]   --->   Operation 2493 'bitselect' 'p_Result_260' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_264 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_5)   --->   "%and_ln654_5 = and i1 %and_ln603_23, %select_ln639_13" [src/kernel/cnn.h:117]   --->   Operation 2494 'and' 'and_ln654_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_5)   --->   "%empty_301 = xor i1 %and_ln654_5, true" [src/kernel/cnn.h:117]   --->   Operation 2495 'xor' 'empty_301' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2496 [1/1] (0.12ns)   --->   "%xor_ln621_5 = xor i1 %icmp_ln621_5, true" [src/kernel/cnn.h:117]   --->   Operation 2496 'xor' 'xor_ln621_5' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node and_ln659_13)   --->   "%or_ln557_5 = or i1 %deleted_ones_13, %xor_ln621_5" [src/kernel/cnn.h:117]   --->   Operation 2497 'or' 'or_ln557_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node and_ln621_32)   --->   "%and_ln621_31 = and i1 %p_Result_260, %xor_ln621_5" [src/kernel/cnn.h:117]   --->   Operation 2498 'and' 'and_ln621_31' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln621_32 = and i1 %and_ln621_31, %p_Result_257" [src/kernel/cnn.h:117]   --->   Operation 2499 'and' 'and_ln621_32' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node select_ln557_5)   --->   "%and_ln557_5 = and i1 %icmp_ln621_5, %p_Result_257" [src/kernel/cnn.h:117]   --->   Operation 2500 'and' 'and_ln557_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2501 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln557_5 = select i1 %and_ln557_5, i1 %empty_301, i1 %and_ln621_32" [src/kernel/cnn.h:117]   --->   Operation 2501 'select' 'select_ln557_5' <Predicate = (!icmp_ln87)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_264 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%and_ln658_13 = and i1 %icmp_ln621_5, %xor_ln658_13" [src/kernel/cnn.h:117]   --->   Operation 2502 'and' 'and_ln658_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%or_ln658_5 = or i1 %p_Result_260, %and_ln658_13" [src/kernel/cnn.h:117]   --->   Operation 2503 'or' 'or_ln658_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node overflow_13)   --->   "%xor_ln658_14 = xor i1 %p_Result_257, true" [src/kernel/cnn.h:117]   --->   Operation 2504 'xor' 'xor_ln658_14' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2505 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_13 = and i1 %or_ln658_5, %xor_ln658_14" [src/kernel/cnn.h:117]   --->   Operation 2505 'and' 'overflow_13' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2506 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln659_13 = and i1 %p_Result_260, %or_ln557_5" [src/kernel/cnn.h:117]   --->   Operation 2506 'and' 'and_ln659_13' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node underflow_13)   --->   "%xor_ln659_5 = xor i1 %and_ln659_13, true" [src/kernel/cnn.h:117]   --->   Operation 2507 'xor' 'xor_ln659_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2508 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_13 = and i1 %select_ln557_5, %xor_ln659_5" [src/kernel/cnn.h:117]   --->   Operation 2508 'and' 'underflow_13' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%or_ln340_38 = or i1 %underflow_13, %overflow_13" [src/kernel/cnn.h:117]   --->   Operation 2509 'or' 'or_ln340_38' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_14)   --->   "%xor_ln340_5 = xor i1 %select_ln557_5, true" [src/kernel/cnn.h:117]   --->   Operation 2510 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_14)   --->   "%or_ln340_46 = or i1 %overflow_13, %xor_ln340_5" [src/kernel/cnn.h:117]   --->   Operation 2511 'or' 'or_ln340_46' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_14)   --->   "%or_ln340_47 = or i1 %or_ln340_46, %and_ln659_13" [src/kernel/cnn.h:117]   --->   Operation 2512 'or' 'or_ln340_47' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%select_ln340_11 = select i1 %or_ln340_38, i16 32767, i16 %p_Val2_175" [src/kernel/cnn.h:117]   --->   Operation 2513 'select' 'select_ln340_11' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_264 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%select_ln571_13 = select i1 %icmp_ln571_5, i16 0, i16 -32768" [src/kernel/cnn.h:117]   --->   Operation 2514 'select' 'select_ln571_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_264 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%or_ln571_5 = or i1 %icmp_ln571_5, %underflow_13" [src/kernel/cnn.h:117]   --->   Operation 2515 'or' 'or_ln571_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2516 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln571_14 = select i1 %or_ln571_5, i16 %select_ln571_13, i16 %p_Val2_175" [src/kernel/cnn.h:117]   --->   Operation 2516 'select' 'select_ln571_14' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_264 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp341)   --->   "%sel_tmp340_demorgan = or i1 %icmp_ln571_5, %icmp318" [src/kernel/cnn.h:117]   --->   Operation 2517 'or' 'sel_tmp340_demorgan' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2518 [1/1] (0.24ns) (out node of the LUT)   --->   "%sel_tmp341 = select i1 %sel_tmp340_demorgan, i16 %select_ln571_14, i16 %p_Val2_175" [src/kernel/cnn.h:117]   --->   Operation 2518 'select' 'sel_tmp341' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_264 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_14)   --->   "%xor_ln571_5 = xor i1 %icmp_ln571_5, true" [src/kernel/cnn.h:117]   --->   Operation 2519 'xor' 'xor_ln571_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_14)   --->   "%and_ln340_13 = and i1 %or_ln340_47, %xor_ln571_5" [src/kernel/cnn.h:117]   --->   Operation 2520 'and' 'and_ln340_13' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2521 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln340_14 = and i1 %and_ln340_13, %icmp318" [src/kernel/cnn.h:117]   --->   Operation 2521 'and' 'and_ln340_14' <Predicate = (!icmp_ln87)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2522 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_19 = select i1 %and_ln340_14, i16 %select_ln340_11, i16 %sel_tmp341" [src/kernel/cnn.h:117]   --->   Operation 2522 'select' 'select_ln340_19' <Predicate = (!icmp_ln87)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 265 <SV = 233> <Delay = 1.15>
ST_265 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str67)" [src/kernel/cnn.h:88]   --->   Operation 2523 'specregionbegin' 'tmp_56' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_265 : Operation 2524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel/cnn.h:90]   --->   Operation 2524 'specpipeline' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_265 : Operation 2525 [1/1] (0.00ns)   --->   "%h_next_V_addr_3 = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln93" [src/kernel/cnn.h:117]   --->   Operation 2525 'getelementptr' 'h_next_V_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_265 : Operation 2526 [1/1] (1.15ns)   --->   "store i16 %select_ln340_19, i16* %h_next_V_addr_3, align 2" [src/kernel/cnn.h:117]   --->   Operation 2526 'store' <Predicate = (!icmp_ln87)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_265 : Operation 2527 [1/1] (0.00ns)   --->   "%empty_302 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str67, i32 %tmp_56)" [src/kernel/cnn.h:131]   --->   Operation 2527 'specregionend' 'empty_302' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_265 : Operation 2528 [1/1] (0.00ns)   --->   "br label %.preheader3478" [src/kernel/cnn.h:87]   --->   Operation 2528 'br' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 266 <SV = 7> <Delay = 0.60>
ST_266 : Operation 2529 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader3476.preheader, label %.preheader.preheader" [src/kernel/cnn.h:133]   --->   Operation 2529 'br' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2530 [1/1] (0.40ns)   --->   "%sub_ln144 = sub i7 -54, %t_read" [src/kernel/cnn.h:144]   --->   Operation 2530 'sub' 'sub_ln144' <Predicate = (!icmp_ln33)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2531 [1/1] (0.00ns)   --->   "%shl_ln4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %sub_ln144, i1 false)" [src/kernel/cnn.h:144]   --->   Operation 2531 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2532 [1/1] (0.00ns)   --->   "%or_ln144 = or i8 %shl_ln4, 1" [src/kernel/cnn.h:144]   --->   Operation 2532 'or' 'or_ln144' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2533 [1/1] (0.00ns)   --->   "%shl_ln144_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %or_ln144, i8 0)" [src/kernel/cnn.h:144]   --->   Operation 2533 'bitconcatenate' 'shl_ln144_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i16 %shl_ln144_1 to i17" [src/kernel/cnn.h:144]   --->   Operation 2534 'zext' 'zext_ln144' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2535 [1/1] (0.00ns)   --->   "%shl_ln144_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %or_ln144, i6 0)" [src/kernel/cnn.h:144]   --->   Operation 2535 'bitconcatenate' 'shl_ln144_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i14 %shl_ln144_2 to i15" [src/kernel/cnn.h:144]   --->   Operation 2536 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2537 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel/cnn.h:141]   --->   Operation 2537 'br' <Predicate = (!icmp_ln33)> <Delay = 0.60>
ST_266 : Operation 2538 [1/1] (0.00ns)   --->   "%shl_ln3 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %t_read, i9 0)" [src/kernel/cnn.h:137]   --->   Operation 2538 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2539 [1/1] (0.00ns)   --->   "%shl_ln137_1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %t_read, i7 0)" [src/kernel/cnn.h:137]   --->   Operation 2539 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_266 : Operation 2540 [1/1] (0.60ns)   --->   "br label %.preheader3476" [src/kernel/cnn.h:135]   --->   Operation 2540 'br' <Predicate = (icmp_ln33)> <Delay = 0.60>

State 267 <SV = 8> <Delay = 1.15>
ST_267 : Operation 2541 [1/1] (0.00ns)   --->   "%s8_0 = phi i9 [ %s_11, %53 ], [ 0, %.preheader.preheader ]"   --->   Operation 2541 'phi' 's8_0' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str109)"   --->   Operation 2542 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2543 [1/1] (0.59ns)   --->   "%icmp_ln141 = icmp eq i9 %s8_0, -192" [src/kernel/cnn.h:141]   --->   Operation 2543 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2544 [1/1] (0.00ns)   --->   "%empty_304 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 2544 'speclooptripcount' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2545 [1/1] (0.51ns)   --->   "%s_11 = add i9 %s8_0, 1" [src/kernel/cnn.h:141]   --->   Operation 2545 'add' 's_11' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2546 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %.loopexit.loopexit, label %53" [src/kernel/cnn.h:141]   --->   Operation 2546 'br' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2547 [1/1] (0.00ns)   --->   "%s8_0_cast386 = zext i9 %s8_0 to i15" [src/kernel/cnn.h:141]   --->   Operation 2547 'zext' 's8_0_cast386' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_267 : Operation 2548 [1/1] (0.55ns)   --->   "%add_ln144_1 = add i15 %zext_ln144_2, %s8_0_cast386" [src/kernel/cnn.h:144]   --->   Operation 2548 'add' 'add_ln144_1' <Predicate = (!icmp_ln141)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i9 %s8_0 to i64" [src/kernel/cnn.h:144]   --->   Operation 2549 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_267 : Operation 2550 [1/1] (0.00ns)   --->   "%h_next_V_addr_2 = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln144_1" [src/kernel/cnn.h:144]   --->   Operation 2550 'getelementptr' 'h_next_V_addr_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_267 : Operation 2551 [2/2] (1.15ns)   --->   "%h_next_V_load_2 = load i16* %h_next_V_addr_2, align 2" [src/kernel/cnn.h:144]   --->   Operation 2551 'load' 'h_next_V_load_2' <Predicate = (!icmp_ln141)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 268 <SV = 9> <Delay = 2.31>
ST_268 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i15 %add_ln144_1 to i17" [src/kernel/cnn.h:144]   --->   Operation 2552 'zext' 'zext_ln144_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_268 : Operation 2553 [1/1] (0.60ns)   --->   "%add_ln144 = add i17 %zext_ln144_3, %zext_ln144" [src/kernel/cnn.h:144]   --->   Operation 2553 'add' 'add_ln144' <Predicate = (!icmp_ln141)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i17 %add_ln144 to i64" [src/kernel/cnn.h:144]   --->   Operation 2554 'zext' 'zext_ln144_4' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_268 : Operation 2555 [1/2] (1.15ns)   --->   "%h_next_V_load_2 = load i16* %h_next_V_addr_2, align 2" [src/kernel/cnn.h:144]   --->   Operation 2555 'load' 'h_next_V_load_2' <Predicate = (!icmp_ln141)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_268 : Operation 2556 [1/1] (0.00ns)   --->   "%y_V_addr_1 = getelementptr [48000 x i16]* %y_V, i64 0, i64 %zext_ln144_4" [src/kernel/cnn.h:144]   --->   Operation 2556 'getelementptr' 'y_V_addr_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_268 : Operation 2557 [1/1] (1.15ns)   --->   "store i16 %h_next_V_load_2, i16* %y_V_addr_1, align 2" [src/kernel/cnn.h:144]   --->   Operation 2557 'store' <Predicate = (!icmp_ln141)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_268 : Operation 2558 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel/cnn.h:141]   --->   Operation 2558 'br' <Predicate = (!icmp_ln141)> <Delay = 0.00>

State 269 <SV = 9> <Delay = 0.00>
ST_269 : Operation 2559 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 2559 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_269 : Operation 2560 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 2560 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_269 : Operation 2561 [1/1] (0.00ns)   --->   "ret void" [src/kernel/cnn.h:152]   --->   Operation 2561 'ret' <Predicate = true> <Delay = 0.00>

State 270 <SV = 8> <Delay = 1.15>
ST_270 : Operation 2562 [1/1] (0.00ns)   --->   "%s7_0 = phi i9 [ %s_10, %52 ], [ 0, %.preheader3476.preheader ]"   --->   Operation 2562 'phi' 's7_0' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2563 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str108)"   --->   Operation 2563 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2564 [1/1] (0.59ns)   --->   "%icmp_ln135 = icmp eq i9 %s7_0, -192" [src/kernel/cnn.h:135]   --->   Operation 2564 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2565 [1/1] (0.00ns)   --->   "%empty_303 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 2565 'speclooptripcount' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2566 [1/1] (0.51ns)   --->   "%s_10 = add i9 %s7_0, 1" [src/kernel/cnn.h:135]   --->   Operation 2566 'add' 's_10' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %.loopexit.loopexit329, label %52" [src/kernel/cnn.h:135]   --->   Operation 2567 'br' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2568 [1/1] (0.00ns)   --->   "%s7_0_cast387 = zext i9 %s7_0 to i14" [src/kernel/cnn.h:135]   --->   Operation 2568 'zext' 's7_0_cast387' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_270 : Operation 2569 [1/1] (0.55ns)   --->   "%add_ln137_1 = add i14 %shl_ln137_1, %s7_0_cast387" [src/kernel/cnn.h:137]   --->   Operation 2569 'add' 'add_ln137_1' <Predicate = (!icmp_ln135)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i9 %s7_0 to i64" [src/kernel/cnn.h:137]   --->   Operation 2570 'zext' 'zext_ln137' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_270 : Operation 2571 [1/1] (0.00ns)   --->   "%h_next_V_addr = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln137" [src/kernel/cnn.h:137]   --->   Operation 2571 'getelementptr' 'h_next_V_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_270 : Operation 2572 [2/2] (1.15ns)   --->   "%h_next_V_load_1 = load i16* %h_next_V_addr, align 2" [src/kernel/cnn.h:137]   --->   Operation 2572 'load' 'h_next_V_load_1' <Predicate = (!icmp_ln135)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>

State 271 <SV = 9> <Delay = 2.31>
ST_271 : Operation 2573 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i14 %add_ln137_1 to i16" [src/kernel/cnn.h:137]   --->   Operation 2573 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_271 : Operation 2574 [1/1] (0.60ns)   --->   "%add_ln137 = add i16 %zext_ln137_1, %shl_ln3" [src/kernel/cnn.h:137]   --->   Operation 2574 'add' 'add_ln137' <Predicate = (!icmp_ln135)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i16 %add_ln137 to i64" [src/kernel/cnn.h:137]   --->   Operation 2575 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_271 : Operation 2576 [1/2] (1.15ns)   --->   "%h_next_V_load_1 = load i16* %h_next_V_addr, align 2" [src/kernel/cnn.h:137]   --->   Operation 2576 'load' 'h_next_V_load_1' <Predicate = (!icmp_ln135)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_271 : Operation 2577 [1/1] (0.00ns)   --->   "%y_V_addr = getelementptr [48000 x i16]* %y_V, i64 0, i64 %zext_ln137_2" [src/kernel/cnn.h:137]   --->   Operation 2577 'getelementptr' 'y_V_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_271 : Operation 2578 [1/1] (1.15ns)   --->   "store i16 %h_next_V_load_1, i16* %y_V_addr, align 2" [src/kernel/cnn.h:137]   --->   Operation 2578 'store' <Predicate = (!icmp_ln135)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24320> <RAM>
ST_271 : Operation 2579 [1/1] (0.00ns)   --->   "br label %.preheader3476" [src/kernel/cnn.h:135]   --->   Operation 2579 'br' <Predicate = (!icmp_ln135)> <Delay = 0.00>

State 272 <SV = 19> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:40) [87]  (0.603 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:40) [87]  (0 ns)
	'add' operation ('add_ln43_1', src/kernel/cnn.h:43) [96]  (0.54 ns)
	'add' operation ('add_ln43', src/kernel/cnn.h:43) [98]  (0.582 ns)
	'getelementptr' operation ('x_V_addr_1', src/kernel/cnn.h:43) [100]  (0 ns)
	'load' operation ('x_V_load_1', src/kernel/cnn.h:43) on array 'x_V' [101]  (1.16 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('x_V_load_1', src/kernel/cnn.h:43) on array 'x_V' [101]  (1.16 ns)
	'store' operation ('store_ln43', src/kernel/cnn.h:43) of variable 'x_V_load_1', src/kernel/cnn.h:43 on array 'in.V', src/kernel/cnn.h:32 [103]  (1.16 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:52) [135]  (0.603 ns)

 <State 5>: 2.28ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:35) [112]  (0 ns)
	'add' operation ('add_ln37_1', src/kernel/cnn.h:37) [121]  (0.54 ns)
	'add' operation ('add_ln37', src/kernel/cnn.h:37) [123]  (0.582 ns)
	'getelementptr' operation ('x_V_addr', src/kernel/cnn.h:37) [125]  (0 ns)
	'load' operation ('x_V_load', src/kernel/cnn.h:37) on array 'x_V' [126]  (1.16 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('x_V_load', src/kernel/cnn.h:37) on array 'x_V' [126]  (1.16 ns)
	'store' operation ('store_ln37', src/kernel/cnn.h:37) of variable 'x_V_load', src/kernel/cnn.h:37 on array 'in.V', src/kernel/cnn.h:32 [128]  (1.16 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:52) [135]  (0 ns)
	'add' operation ('add_ln203_100', src/kernel/cnn.h:56) [144]  (0.608 ns)
	'getelementptr' operation ('LSTM_f_V_addr', src/kernel/cnn.h:56) [146]  (0 ns)
	'store' operation ('store_ln56', src/kernel/cnn.h:56) of constant 0 on array 'LSTM_f_V' [164]  (1.16 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('c_next_V_load', src/kernel/cnn.h:54) on array 'c_next_V' [157]  (1.16 ns)
	'store' operation ('store_ln54', src/kernel/cnn.h:54) of variable 'c_next_V_load', src/kernel/cnn.h:54 on array 'c_prev.V', src/kernel/cnn.h:49 [159]  (1.16 ns)

 <State 9>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:62) [172]  (0.603 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:62) [172]  (0 ns)
	'getelementptr' operation ('in_V_addr_2', src/kernel/cnn.h:66) [194]  (0 ns)
	'load' operation ('in_V_load', src/kernel/cnn.h:66) on array 'in.V', src/kernel/cnn.h:32 [195]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'load' operation ('in_V_load', src/kernel/cnn.h:66) on array 'in.V', src/kernel/cnn.h:32 [195]  (1.16 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:64) [202]  (0 ns)
	'add' operation ('add_ln66_1', src/kernel/cnn.h:66) [223]  (0.582 ns)
	'add' operation ('add_ln66', src/kernel/cnn.h:66) [225]  (0.595 ns)
	'getelementptr' operation ('wxg_V_addr', src/kernel/cnn.h:69) [333]  (0 ns)
	'load' operation ('wxg_V_load', src/kernel/cnn.h:69) on array 'wxg_V' [334]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'load' operation ('wxf_V_load', src/kernel/cnn.h:66) on array 'wxf_V' [228]  (1.16 ns)

 <State 14>: 1.69ns
The critical path consists of the following:
	'load' operation ('wxf_V_load', src/kernel/cnn.h:66) on array 'wxf_V' [228]  (1.16 ns)
	'mul' operation of DSP[230] ('r.V', src/kernel/cnn.h:66) [230]  (0.535 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	'add' operation ('add_ln1265_5', src/kernel/cnn.h:69) [214]  (0.608 ns)
	'getelementptr' operation ('LSTM_g_V_addr_2', src/kernel/cnn.h:69) [216]  (0 ns)
	'load' operation ('__Val2__', src/kernel/cnn.h:69) on array 'LSTM_g_V' [337]  (1.16 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:66) on array 'LSTM_f_V' [231]  (1.16 ns)

 <State 17>: 1.68ns
The critical path consists of the following:
	'mul' operation of DSP[230] ('r.V', src/kernel/cnn.h:66) [230]  (0 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:66) [234]  (0.669 ns)
	'add' operation ('__Val2__', src/kernel/cnn.h:66) [240]  (0.608 ns)
	'xor' operation ('xor_ln416_18', src/kernel/cnn.h:66) [243]  (0 ns)
	'and' operation ('carry', src/kernel/cnn.h:66) [244]  (0.122 ns)
	'select' operation ('deleted_zeros', src/kernel/cnn.h:66) [251]  (0 ns)
	'xor' operation ('xor_ln785_11', src/kernel/cnn.h:66) [257]  (0 ns)
	'or' operation ('or_ln785_5', src/kernel/cnn.h:66) [258]  (0 ns)
	'and' operation ('overflow', src/kernel/cnn.h:66) [260]  (0.278 ns)

 <State 18>: 1.68ns
The critical path consists of the following:
	'mul' operation of DSP[548] ('r.V', src/kernel/cnn.h:75) [548]  (0 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:75) [552]  (0.669 ns)
	'add' operation ('__Val2__', src/kernel/cnn.h:75) [558]  (0.608 ns)
	'xor' operation ('xor_ln416_24', src/kernel/cnn.h:75) [561]  (0 ns)
	'and' operation ('carry', src/kernel/cnn.h:75) [562]  (0.122 ns)
	'select' operation ('deleted_zeros', src/kernel/cnn.h:75) [569]  (0 ns)
	'xor' operation ('xor_ln785_26', src/kernel/cnn.h:75) [575]  (0 ns)
	'or' operation ('or_ln785_11', src/kernel/cnn.h:75) [576]  (0 ns)
	'and' operation ('overflow', src/kernel/cnn.h:75) [578]  (0.278 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln66', src/kernel/cnn.h:66) of constant 32768 on array 'LSTM_f_V' [272]  (1.16 ns)

 <State 20>: 1.16ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:67) on array 'LSTM_f_V' [284]  (1.16 ns)

 <State 21>: 2.33ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:67) on array 'LSTM_f_V' [284]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:67) [287]  (0.669 ns)
	'icmp' operation ('Range2_all_ones', src/kernel/cnn.h:67) [300]  (0.5 ns)

 <State 22>: 2.33ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:76) on array 'LSTM_o_V' [602]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:76) [605]  (0.669 ns)
	'icmp' operation ('Range2_all_ones', src/kernel/cnn.h:76) [618]  (0.5 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	'add' operation ('__Val2__', src/kernel/cnn.h:76) [611]  (0.608 ns)
	'store' operation ('store_ln76', src/kernel/cnn.h:76) of variable '__Val2__', src/kernel/cnn.h:76 on array 'LSTM_o_V' [612]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln76', src/kernel/cnn.h:76) of constant 32768 on array 'LSTM_o_V' [643]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:80) on array 'LSTM_f_V' [653]  (1.16 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:80) on array 'LSTM_f_V' [653]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:80) [658]  (0.608 ns)

 <State 27>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln80', src/kernel/cnn.h:80) of variable '__Val2__', src/kernel/cnn.h:80 on array 'LSTM_f_V' [661]  (1.16 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln80', src/kernel/cnn.h:80) of constant 32768 on array 'LSTM_f_V' [674]  (1.16 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:81) on array 'LSTM_g_V' [682]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:81) [687]  (0.608 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln81', src/kernel/cnn.h:81) of variable '__Val2__', src/kernel/cnn.h:81 on array 'LSTM_g_V' [690]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln81', src/kernel/cnn.h:81) of constant 32768 on array 'LSTM_g_V' [703]  (1.16 ns)

 <State 32>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:82) on array 'LSTM_i_V' [711]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:82) [716]  (0.608 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln82', src/kernel/cnn.h:82) of variable '__Val2__', src/kernel/cnn.h:82 on array 'LSTM_i_V' [719]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln82', src/kernel/cnn.h:82) of constant 32768 on array 'LSTM_i_V' [732]  (1.16 ns)

 <State 35>: 1.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/kernel/cnn.h:83) on array 'LSTM_o_V' [740]  (1.16 ns)
	'add' operation ('ret.V', src/kernel/cnn.h:83) [745]  (0.608 ns)

 <State 36>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln83', src/kernel/cnn.h:83) of variable '__Val2__', src/kernel/cnn.h:83 on array 'LSTM_o_V' [748]  (1.16 ns)

 <State 37>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln83', src/kernel/cnn.h:83) of constant 32768 on array 'LSTM_o_V' [761]  (1.16 ns)

 <State 38>: 1.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/kernel/cnn.h:87) [773]  (0 ns)
	'add' operation ('add_ln935', src/kernel/cnn.h:93) [786]  (0.608 ns)
	'getelementptr' operation ('LSTM_f_V_addr_1', src/kernel/cnn.h:93) [788]  (0 ns)
	'load' operation ('tmp.V', src/kernel/cnn.h:93) on array 'LSTM_f_V' [804]  (1.16 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'load' operation ('in_V_load_1', src/kernel/cnn.h:120) on array 'in.V', src/kernel/cnn.h:32 [1878]  (1.16 ns)
	'store' operation ('store_ln120', src/kernel/cnn.h:120) of variable 'in_V_load_1', src/kernel/cnn.h:120 on array 'LSTM_cache_V' [1879]  (1.16 ns)

 <State 40>: 2.42ns
The critical path consists of the following:
	'select' operation ('tmp.V', src/kernel/cnn.h:93) [808]  (0.243 ns)
	'cttz' operation ('l', src/kernel/cnn.h:93) [811]  (0.84 ns)
	'sub' operation ('sub_ln944', src/kernel/cnn.h:93) [812]  (0.669 ns)
	'add' operation ('lsb_index', src/kernel/cnn.h:93) [814]  (0.669 ns)

 <State 41>: 2.33ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln947_7', src/kernel/cnn.h:97) [1013]  (0.848 ns)
	'and' operation ('a', src/kernel/cnn.h:97) [1020]  (0 ns)
	'or' operation ('or_ln949', src/kernel/cnn.h:97) [1026]  (0 ns)
	'add' operation ('m', src/kernel/cnn.h:97) [1039]  (1.05 ns)
	'select' operation ('select_ln964_2', src/kernel/cnn.h:97) [1043]  (0.303 ns)
	blocking operation 0.122 ns on control path)

 <State 42>: 2.38ns
The critical path consists of the following:
	'sub' operation ('sub_ln964_2', src/kernel/cnn.h:97) [1045]  (0 ns)
	'add' operation ('add_ln964_2', src/kernel/cnn.h:97) [1046]  (0.838 ns)
	'fpext' operation ('tmp_19', src/kernel/cnn.h:98) [1051]  (1.54 ns)

 <State 43>: 1.95ns
The critical path consists of the following:
	'fpext' operation ('tmp_19', src/kernel/cnn.h:98) [1051]  (1.54 ns)
	'select' operation ('x', src/kernel/cnn.h:98) [1052]  (0.411 ns)

 <State 44>: 2.01ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.01 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 84>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 85>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 88>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 89>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 100>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 101>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 111>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 112>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 113>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 129>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 130>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (2.43 ns)

 <State 140>: 2.21ns
The critical path consists of the following:
	'call' operation ('v', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:98) to 'generic_tanh<double>' [1053]  (1.06 ns)
	'sub' operation ('F2', src/kernel/cnn.h:98) [1066]  (0.526 ns)
	'icmp' operation ('QUAN_INC', src/kernel/cnn.h:98) [1067]  (0.629 ns)

 <State 141>: 2.14ns
The critical path consists of the following:
	'sub' operation ('man.V', src/kernel/cnn.h:98) [1063]  (0.749 ns)
	'select' operation ('__Val2__', src/kernel/cnn.h:98) [1064]  (0.263 ns)
	'ashr' operation ('ashr_ln586_2', src/kernel/cnn.h:98) [1078]  (0 ns)
	'select' operation ('__Val2__', src/kernel/cnn.h:98) [1084]  (1.13 ns)

 <State 142>: 2.28ns
The critical path consists of the following:
	'add' operation ('pos1', src/kernel/cnn.h:98) [1114]  (0.526 ns)
	'icmp' operation ('icmp_ln621_2', src/kernel/cnn.h:98) [1119]  (0.629 ns)
	'and' operation ('Range1_all_ones', src/kernel/cnn.h:98) [1126]  (1.13 ns)

 <State 143>: 2.34ns
The critical path consists of the following:
	'and' operation ('and_ln631_2', src/kernel/cnn.h:98) [1130]  (0 ns)
	'select' operation ('select_ln631_2', src/kernel/cnn.h:98) [1135]  (0.278 ns)
	'and' operation ('Range1_all_ones', src/kernel/cnn.h:98) [1137]  (0 ns)
	'select' operation ('select_ln639_7', src/kernel/cnn.h:98) [1148]  (0.278 ns)
	'and' operation ('and_ln652_2', src/kernel/cnn.h:98) [1157]  (0 ns)
	'select' operation ('deleted_ones', src/kernel/cnn.h:98) [1160]  (0.278 ns)
	'or' operation ('or_ln557_2', src/kernel/cnn.h:98) [1164]  (0 ns)
	'and' operation ('and_ln659_7', src/kernel/cnn.h:98) [1174]  (0.122 ns)
	'xor' operation ('xor_ln659_2', src/kernel/cnn.h:98) [1175]  (0 ns)
	'and' operation ('underflow', src/kernel/cnn.h:98) [1176]  (0.122 ns)
	'or' operation ('or_ln571_2', src/kernel/cnn.h:98) [1183]  (0 ns)
	'select' operation ('select_ln571_8', src/kernel/cnn.h:98) [1184]  (0.243 ns)
	'select' operation ('sel_tmp127', src/kernel/cnn.h:98) [1186]  (0.243 ns)
	'select' operation ('select_ln340_15', src/kernel/cnn.h:98) [1190]  (0.243 ns)
	'mul' operation of DSP[1587] ('r.V', src/kernel/cnn.h:110) [1587]  (0.535 ns)

 <State 144>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln125', src/kernel/cnn.h:125) [1906]  (0.543 ns)
	'add' operation ('add_ln203_108', src/kernel/cnn.h:125) [1909]  (0.569 ns)
	'getelementptr' operation ('LSTM_cache_V_addr_5', src/kernel/cnn.h:125) [1911]  (0 ns)
	'store' operation ('store_ln125', src/kernel/cnn.h:125) of variable 'select_ln340_15', src/kernel/cnn.h:98 on array 'LSTM_cache_V' [1912]  (1.16 ns)

 <State 145>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1587] ('r.V', src/kernel/cnn.h:110) [1587]  (0.535 ns)

 <State 146>: 1.68ns
The critical path consists of the following:
	'mul' operation of DSP[1587] ('r.V', src/kernel/cnn.h:110) [1587]  (0 ns)
	'add' operation ('add_ln1192', src/kernel/cnn.h:110) [1592]  (0.669 ns)
	'add' operation ('__Val2__', src/kernel/cnn.h:110) [1600]  (0.608 ns)
	'xor' operation ('xor_ln416_16', src/kernel/cnn.h:110) [1602]  (0 ns)
	'and' operation ('carry', src/kernel/cnn.h:110) [1603]  (0.122 ns)
	'select' operation ('deleted_ones', src/kernel/cnn.h:110) [1614]  (0 ns)
	'and' operation ('and_ln786_11', src/kernel/cnn.h:110) [1620]  (0.278 ns)

 <State 147>: 2.17ns
The critical path consists of the following:
	'and' operation ('and_ln781_12', src/kernel/cnn.h:110) [1615]  (0.122 ns)
	'or' operation ('or_ln786', src/kernel/cnn.h:110) [1621]  (0 ns)
	'xor' operation ('xor_ln786_5', src/kernel/cnn.h:110) [1622]  (0 ns)
	'and' operation ('underflow', src/kernel/cnn.h:110) [1623]  (0.122 ns)
	'or' operation ('or_ln340_35', src/kernel/cnn.h:110) [1624]  (0.278 ns)
	'select' operation ('select_ln340', src/kernel/cnn.h:110) [1627]  (0.243 ns)
	'select' operation ('tmp.V', src/kernel/cnn.h:110) [1629]  (0.243 ns)
	'store' operation ('store_ln110', src/kernel/cnn.h:110) of variable 'tmp.V', src/kernel/cnn.h:110 on array 'c_next_V' [1631]  (1.16 ns)

 <State 148>: 0.608ns
The critical path consists of the following:
	'sub' operation ('tmp.V', src/kernel/cnn.h:113) [1634]  (0.608 ns)

 <State 149>: 2.42ns
The critical path consists of the following:
	'select' operation ('tmp.V', src/kernel/cnn.h:113) [1635]  (0.243 ns)
	'cttz' operation ('l', src/kernel/cnn.h:113) [1638]  (0.84 ns)
	'sub' operation ('sub_ln944_5', src/kernel/cnn.h:113) [1639]  (0.669 ns)
	'add' operation ('lsb_index', src/kernel/cnn.h:113) [1641]  (0.669 ns)

 <State 150>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln127', src/kernel/cnn.h:127) [1919]  (0.526 ns)
	'add' operation ('add_ln203_110', src/kernel/cnn.h:127) [1921]  (0.569 ns)
	'getelementptr' operation ('LSTM_cache_V_addr_7', src/kernel/cnn.h:127) [1923]  (0 ns)
	'store' operation ('store_ln127', src/kernel/cnn.h:127) of variable 'tmp.V', src/kernel/cnn.h:110 on array 'LSTM_cache_V' [1924]  (1.16 ns)

 <State 151>: 1.14ns
The critical path consists of the following:
	'select' operation ('select_ln964_5', src/kernel/cnn.h:113) [1673]  (0.303 ns)
	'add' operation ('add_ln964_5', src/kernel/cnn.h:113) [1676]  (0.838 ns)

 <State 152>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('tmp_22', src/kernel/cnn.h:116) [1731]  (1.54 ns)

 <State 153>: 1.95ns
The critical path consists of the following:
	'fpext' operation ('tmp_22', src/kernel/cnn.h:116) [1731]  (1.54 ns)
	'select' operation ('x', src/kernel/cnn.h:116) [1732]  (0.411 ns)

 <State 154>: 2.01ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.01 ns)

 <State 155>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 156>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 157>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 158>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 159>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 160>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 161>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 162>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 164>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 165>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 166>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 167>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 168>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 169>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 170>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 171>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 172>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 173>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 174>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 175>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 176>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 177>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 178>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 179>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 180>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 181>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 182>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 183>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 184>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 185>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 186>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 187>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 188>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 189>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 190>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 191>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 192>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 193>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 194>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 195>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 196>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 197>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 198>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 199>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 200>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 201>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 202>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 203>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 204>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 205>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 206>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 207>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 208>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 209>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 210>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 211>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 212>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 213>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 214>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 215>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 216>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 217>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 218>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 219>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 220>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 221>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 222>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 223>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 224>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 225>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 226>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 227>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 228>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 229>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 230>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 231>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 232>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 233>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 234>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 235>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 236>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 237>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 238>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 239>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 240>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 241>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 242>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 243>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 244>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 245>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 246>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 247>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 248>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 249>: 2.43ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (2.43 ns)

 <State 250>: 1.06ns
The critical path consists of the following:
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->src/kernel/cnn.h:116) to 'generic_tanh<double>' [1733]  (1.06 ns)

 <State 251>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('temp3', src/kernel/cnn.h:116) [1734]  (1.82 ns)

 <State 252>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('temp3', src/kernel/cnn.h:116) [1734]  (1.82 ns)

 <State 253>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v', src/kernel/cnn.h:117) [1735]  (2.32 ns)

 <State 254>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v', src/kernel/cnn.h:117) [1735]  (2.32 ns)

 <State 255>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v', src/kernel/cnn.h:117) [1735]  (2.32 ns)

 <State 256>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v', src/kernel/cnn.h:117) [1735]  (2.32 ns)

 <State 257>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d', src/kernel/cnn.h:117) [1736]  (1.54 ns)

 <State 258>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d', src/kernel/cnn.h:117) [1736]  (1.54 ns)

 <State 259>: 2.19ns
The critical path consists of the following:
	'sub' operation ('F2', src/kernel/cnn.h:117) [1749]  (0.526 ns)
	'icmp' operation ('QUAN_INC', src/kernel/cnn.h:117) [1750]  (0.629 ns)
	'select' operation ('tmp379_cast_cast', src/kernel/cnn.h:117) [1794]  (0.278 ns)
	'add' operation ('empty_300', src/kernel/cnn.h:117) [1795]  (0.756 ns)

 <State 260>: 2.28ns
The critical path consists of the following:
	'add' operation ('pos1', src/kernel/cnn.h:117) [1798]  (0.526 ns)
	'icmp' operation ('icmp_ln621_5', src/kernel/cnn.h:117) [1803]  (0.629 ns)
	'and' operation ('Range1_all_ones', src/kernel/cnn.h:117) [1810]  (1.13 ns)

 <State 261>: 0.956ns
The critical path consists of the following:
	'xor' operation ('xor_ln631_5', src/kernel/cnn.h:117) [1812]  (0.122 ns)
	'select' operation ('select_ln631_5', src/kernel/cnn.h:117) [1819]  (0.278 ns)
	'and' operation ('Range1_all_ones', src/kernel/cnn.h:117) [1821]  (0 ns)
	'select' operation ('select_ln639_13', src/kernel/cnn.h:117) [1832]  (0.278 ns)
	'and' operation ('and_ln652_5', src/kernel/cnn.h:117) [1841]  (0 ns)
	'select' operation ('deleted_ones', src/kernel/cnn.h:117) [1844]  (0.278 ns)

 <State 262>: 0ns
The critical path consists of the following:

 <State 263>: 0ns
The critical path consists of the following:

 <State 264>: 2.09ns
The critical path consists of the following:
	'shl' operation ('shl_ln604_5', src/kernel/cnn.h:117) [1767]  (0 ns)
	'select' operation ('__Val2__', src/kernel/cnn.h:117) [1789]  (0.844 ns)
	'and' operation ('and_ln621_31', src/kernel/cnn.h:117) [1849]  (0 ns)
	'and' operation ('and_ln621_32', src/kernel/cnn.h:117) [1850]  (0.122 ns)
	'select' operation ('sign', src/kernel/cnn.h:117) [1852]  (0.278 ns)
	'and' operation ('underflow', src/kernel/cnn.h:117) [1860]  (0.122 ns)
	'or' operation ('or_ln571_5', src/kernel/cnn.h:117) [1867]  (0 ns)
	'select' operation ('select_ln571_14', src/kernel/cnn.h:117) [1868]  (0.243 ns)
	'select' operation ('sel_tmp341', src/kernel/cnn.h:117) [1870]  (0.243 ns)
	'select' operation ('select_ln340_19', src/kernel/cnn.h:117) [1874]  (0.243 ns)

 <State 265>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('h_next_V_addr_3', src/kernel/cnn.h:117) [1875]  (0 ns)
	'store' operation ('store_ln117', src/kernel/cnn.h:117) of variable 'select_ln340_19', src/kernel/cnn.h:117 on array 'h_next_V' [1876]  (1.16 ns)

 <State 266>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:141) [1939]  (0.603 ns)

 <State 267>: 1.16ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:141) [1939]  (0 ns)
	'getelementptr' operation ('h_next_V_addr_2', src/kernel/cnn.h:144) [1952]  (0 ns)
	'load' operation ('h_next_V_load_2', src/kernel/cnn.h:144) on array 'h_next_V' [1953]  (1.16 ns)

 <State 268>: 2.32ns
The critical path consists of the following:
	'load' operation ('h_next_V_load_2', src/kernel/cnn.h:144) on array 'h_next_V' [1953]  (1.16 ns)
	'store' operation ('store_ln144', src/kernel/cnn.h:144) of variable 'h_next_V_load_2', src/kernel/cnn.h:144 on array 'y_V' [1955]  (1.16 ns)

 <State 269>: 0ns
The critical path consists of the following:

 <State 270>: 1.16ns
The critical path consists of the following:
	'phi' operation ('s') with incoming values : ('s', src/kernel/cnn.h:135) [1964]  (0 ns)
	'getelementptr' operation ('h_next_V_addr', src/kernel/cnn.h:137) [1977]  (0 ns)
	'load' operation ('h_next_V_load_1', src/kernel/cnn.h:137) on array 'h_next_V' [1978]  (1.16 ns)

 <State 271>: 2.32ns
The critical path consists of the following:
	'load' operation ('h_next_V_load_1', src/kernel/cnn.h:137) on array 'h_next_V' [1978]  (1.16 ns)
	'store' operation ('store_ln137', src/kernel/cnn.h:137) of variable 'h_next_V_load_1', src/kernel/cnn.h:137 on array 'y_V' [1980]  (1.16 ns)

 <State 272>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
