# Verilog

## Links

- [Verilog HDL and its ancestors and descendants (2020)](https://dl.acm.org/doi/abs/10.1145/3386337)
- [Various HDL (Verilog) IP Cores](https://github.com/ultraembedded/cores)
- [Generic Piplined FFT Core Generator](https://github.com/ZipCPU/dblclockfft) - Configurable C++ generator of pipelined Verilog FFT cores.
- [Simple, basic, formally verified UART controller](https://github.com/ZipCPU/wbuart32)
- [SymbiFlow](https://symbiflow.github.io/) - Open source toolchain for the development of FPGAs of multiple vendors. ([GitHub](https://github.com/SymbiFlow))
- [Verilog PCI Express Components](https://github.com/alexforencich/verilog-pcie)
- [Verilog AXI Components](https://github.com/alexforencich/verilog-axi)
- [Verilator](https://github.com/verilator/verilator) - Fastest Verilog/SystemVerilog simulator. ([Web](https://www.veripool.org/wiki/verilator))
- [YosysHQ](https://www.yosyshq.com/) - Team maintaining Yosys and the related Open Source EDA projects. ([GitHub](https://github.com/YosysHQ))
- [Yosys](https://github.com/YosysHQ/yosys) - Framework for Verilog RTL synthesis. ([Web](http://www.clifford.at/yosys/))
- [Icarus Verilog](http://iverilog.icarus.com/) - Verilog simulation and synthesis tool. ([Code](https://github.com/steveicarus/iverilog))
- [Factorio Verilog Compiler](https://github.com/Redcrafter/verilog2factorio) - Compile Verilog (a hardware description language) into Factorio blueprints. ([HN](https://news.ycombinator.com/item?id=26929370))
- [Clash](https://github.com/clash-lang/clash-compiler) - Haskell to VHDL/Verilog/SystemVerilog compiler. ([Web](https://clash-lang.org/))
- [sv2v](https://github.com/zachjs/sv2v) - SystemVerilog to Verilog conversion.
- [CXXRTL, a Yosys Simulation Backend (2020)](https://tomverbeure.github.io/2020/08/08/CXXRTL-the-New-Yosys-Simulation-Backend.html) ([Code](https://github.com/tomverbeure/cxxrtl_eval))
