#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/net/ti-dp83867.h>
#include <dt-bindings/clock/xlnx-zynqmp-clk.h>
#include <dt-bindings/gpio/gpio.h>
/include/ "system-conf.dtsi"
/{  
    memory@1000000000{
        device_type = "memory";
        reg = <0x10 0x00000000 0x04 0x00000000>;
    };
};

&usb0 {
    status = "okay";
};
  
&dwc3_0 {
    status = "okay";
    dr_mode = "host";
};

&sdhci0 {
	status = "okay";
	no-1-8-v;
	disable-wp;
	max-frequency = <25000000>;
	sdhci-caps-mask = <0x0 0x00200000>;
};

&sdhci1 {
	status = "okay";
	no-1-8-v;
	disable-wp;
};

&pinctrl0 {
	pinctrl_gem3_default: gem3-default {
		conf {
			groups = "ethernet3_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO70", "MIO72", "MIO74";
			bias-high-impedance;
			low-power-disable;
		};

		conf-bootstrap {
			pins = "MIO71", "MIO73", "MIO75";
			bias-disable;
			low-power-disable;
		};

		conf-tx {
			pins = "MIO64", "MIO65", "MIO66",
				"MIO67", "MIO68", "MIO69";
			bias-disable;
			low-power-enable;
		};

		conf-mdio {
			groups = "mdio3_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};

		mux-mdio {
			function = "mdio3";
			groups = "mdio3_0_grp";
		};

		mux {
			function = "ethernet3";
			groups = "ethernet3_0_grp";
		};
	};
};

&gem3 { 
    status = "okay";
    
    phy-handle = <&phy0>;
    phy-mode = "rgmii-id";
    xlnx,has-mdio = <0x1>;
    
    ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
    ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
    ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
    ti,dp83867-rxctrl-strap-quirk;
    // reset-gpios = <&gpio 18 GPIO_ACTIVE_LOW>;
    // is-internal-pcspma;
    // phy-connection-type = "mii";
    
    mdio: mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        phy0: ethernet-phy@5 {
            compatible = "ti,dp83867", "ethernet-phy-id2000.a231", "ethernet-phy-ieee802.3-c22";
            device_type = "ethernet-phy";
            xlnx,phy-type = <0x4>;
            
            #phy-cells = <1>;
            reg = <5>;
            ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
            ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_75_NS>;
            ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
            ti,dp83867-rxctrl-strap-quirk;
        };
    };
};



&amba {
	si5340a_0: si5340a_0 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <26000000>;
	};

	si5340a_1: si5340a_1 { 
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <27000000>;
	};
};

&psgtr {
	status = "okay";
	/* ref0: USB clk     ref1: DP clk */
	clocks = <&si5340a_0>, <&si5340a_1>;
	clock-names = "ref0", "ref1";
};


&zynqmp_dpsub {
	status = "okay";
	phy-names = "dp-phy0", "dp-phy1";
	assigned-clock-rates = <27000000>, <25000000>, <300000000>;
};

&zynqmp_dpdma {
	status = "okay";
	assigned-clock-rates = <600000000>;
};






































