// Seed: 3466271832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout tri0 id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_4 = 32'd82
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire id_5;
  logic [id_4 : id_1] id_6, id_7;
  assign id_4 = id_4;
  logic id_8 = id_6, id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_6,
      id_7,
      id_8,
      id_5,
      id_5
  );
  assign modCall_1.id_7 = 0;
endmodule
