// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_mp_mul_140 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_q0,
        c_address0,
        c_ce0,
        c_we0,
        c_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] a_address0;
output   a_ce0;
input  [63:0] a_q0;
output  [3:0] c_address0;
output   c_ce0;
output   c_we0;
output  [63:0] c_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] a_address0;
reg a_ce0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] v_203_reg_320;
wire    ap_CS_fsm_state2;
wire   [2:0] trunc_ln143_fu_161_p1;
reg   [2:0] trunc_ln143_reg_328;
reg   [3:0] indvars_iv31_load_reg_355;
wire    ap_CS_fsm_state3;
reg   [3:0] i_84_reg_363;
wire    ap_CS_fsm_state6;
wire   [2:0] trunc_ln156_fu_229_p1;
reg   [2:0] trunc_ln156_reg_371;
wire   [2:0] trunc_ln156_8_fu_234_p1;
reg   [2:0] trunc_ln156_8_reg_376;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_idle;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_ready;
wire   [3:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0;
wire   [63:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out_ap_vld;
wire   [3:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o_ap_vld;
wire  signed [31:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0;
wire  signed [31:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_idle;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_ready;
wire   [3:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0;
wire   [63:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out_ap_vld;
wire   [2:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out_ap_vld;
wire  signed [31:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0;
wire  signed [31:0] grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1;
wire    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce;
reg    grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [3:0] v_017_fu_44;
reg    grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg;
wire   [0:0] icmp_ln156_fu_220_p2;
wire    ap_CS_fsm_state7;
wire   [31:0] zext_ln150_fu_204_p1;
wire    ap_CS_fsm_state5;
wire   [31:0] zext_ln163_fu_272_p1;
wire    ap_CS_fsm_state8;
reg   [3:0] indvars_iv31_fu_36;
wire   [3:0] add_ln143_13_fu_189_p2;
reg   [3:0] i_fu_40;
wire   [3:0] add_ln143_fu_155_p2;
wire   [0:0] icmp_ln143_fu_149_p2;
reg   [3:0] v_fu_60;
wire   [3:0] u_34_reload_cast_fu_268_p1;
reg   [3:0] indvars_iv_fu_64;
wire   [3:0] add_ln156_13_fu_245_p2;
reg   [3:0] i_25_fu_68;
wire   [3:0] add_ln156_fu_239_p2;
reg    c_we0_local;
reg   [63:0] c_d0_local;
reg    c_ce0_local;
reg   [3:0] c_address0_local;
wire   [63:0] zext_ln156_fu_215_p1;
wire   [31:0] grp_fu_381_p2;
reg  signed [31:0] grp_fu_381_p0;
reg  signed [31:0] grp_fu_381_p1;
reg    grp_fu_381_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg = 1'b0;
#0 v_017_fu_44 = 4'd0;
#0 grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg = 1'b0;
#0 indvars_iv31_fu_36 = 4'd0;
#0 i_fu_40 = 4'd0;
#0 v_fu_60 = 4'd0;
#0 indvars_iv_fu_64 = 4'd0;
#0 i_25_fu_68 = 4'd0;
end

sikep503_kem_enc_hw_mp_mul_140_Pipeline_VITIS_LOOP_144_2 grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start),
    .ap_done(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done),
    .ap_idle(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_idle),
    .ap_ready(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_ready),
    .zext_ln143(v_203_reg_320),
    .indvars_iv31(indvars_iv31_load_reg_355),
    .a_address0(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0),
    .a_ce0(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0),
    .a_q0(a_q0),
    .empty(trunc_ln143_reg_328),
    .v_114_out(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out),
    .v_114_out_ap_vld(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out_ap_vld),
    .u_95_out_i(v_017_fu_44),
    .u_95_out_o(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o),
    .u_95_out_o_ap_vld(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o_ap_vld),
    .grp_fu_381_p_din0(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0),
    .grp_fu_381_p_din1(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1),
    .grp_fu_381_p_dout0(grp_fu_381_p2),
    .grp_fu_381_p_ce(grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce)
);

sikep503_kem_enc_hw_mp_mul_140_Pipeline_VITIS_LOOP_157_4 grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start),
    .ap_done(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done),
    .ap_idle(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_idle),
    .ap_ready(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_ready),
    .indvars_iv(trunc_ln156_reg_371),
    .zext_ln156(v_fu_60),
    .a_address0(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0),
    .a_ce0(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0),
    .a_q0(a_q0),
    .empty(trunc_ln156_8_reg_376),
    .v_35_out(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out),
    .v_35_out_ap_vld(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out_ap_vld),
    .u_34_out(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out),
    .u_34_out_ap_vld(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out_ap_vld),
    .grp_fu_381_p_din0(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0),
    .grp_fu_381_p_din1(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1),
    .grp_fu_381_p_dout0(grp_fu_381_p2),
    .grp_fu_381_p_ce(grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce)
);

sikep503_kem_enc_hw_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U3261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_381_p0),
    .din1(grp_fu_381_p1),
    .ce(grp_fu_381_ce),
    .dout(grp_fu_381_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_ready == 1'b1)) begin
            grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd0))) begin
            grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg <= 1'b1;
        end else if ((grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_ready == 1'b1)) begin
            grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln143_fu_149_p2 == 1'd1))) begin
        i_25_fu_68 <= 4'd8;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd0))) begin
        i_25_fu_68 <= add_ln156_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_40 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln143_fu_149_p2 == 1'd0))) begin
        i_fu_40 <= add_ln143_fu_155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvars_iv31_fu_36 <= 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvars_iv31_fu_36 <= add_ln143_13_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln143_fu_149_p2 == 1'd1))) begin
        indvars_iv_fu_64 <= 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd0))) begin
        indvars_iv_fu_64 <= add_ln156_13_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        v_017_fu_44 <= 4'd0;
    end else if (((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        v_017_fu_44 <= grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_u_95_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln143_fu_149_p2 == 1'd1))) begin
        v_fu_60 <= v_017_fu_44;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v_fu_60 <= u_34_reload_cast_fu_268_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_84_reg_363 <= i_25_fu_68;
        trunc_ln156_8_reg_376 <= trunc_ln156_8_fu_234_p1;
        trunc_ln156_reg_371 <= trunc_ln156_fu_229_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvars_iv31_load_reg_355 <= indvars_iv31_fu_36;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln143_reg_328 <= trunc_ln143_fu_161_p1;
        v_203_reg_320 <= v_017_fu_44;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_address0 = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_address0 = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        a_ce0 = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_ce0 = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c_address0_local = zext_ln163_fu_272_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_address0_local = 32'd15;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_address0_local = zext_ln150_fu_204_p1;
    end else begin
        c_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5))) begin
        c_ce0_local = 1'b1;
    end else begin
        c_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c_d0_local = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_v_35_out;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_d0_local = zext_ln156_fu_215_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        c_d0_local = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_v_114_out;
    end else begin
        c_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd1)))) begin
        c_we0_local = 1'b1;
    end else begin
        c_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_381_ce = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_381_ce = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_ce;
    end else begin
        grp_fu_381_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_381_p0 = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_381_p0 = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din0;
    end else begin
        grp_fu_381_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_381_p1 = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_grp_fu_381_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_381_p1 = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_grp_fu_381_p_din1;
    end else begin
        grp_fu_381_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln143_fu_149_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln156_fu_220_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln143_13_fu_189_p2 = (indvars_iv31_fu_36 + 4'd1);

assign add_ln143_fu_155_p2 = (i_fu_40 + 4'd1);

assign add_ln156_13_fu_245_p2 = (indvars_iv_fu_64 + 4'd1);

assign add_ln156_fu_239_p2 = (i_25_fu_68 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign c_address0 = c_address0_local;

assign c_ce0 = c_ce0_local;

assign c_d0 = c_d0_local;

assign c_we0 = c_we0_local;

assign grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start = grp_mp_mul_140_Pipeline_VITIS_LOOP_144_2_fu_102_ap_start_reg;

assign grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_ap_start_reg;

assign icmp_ln143_fu_149_p2 = ((i_fu_40 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_220_p2 = ((i_25_fu_68 == 4'd15) ? 1'b1 : 1'b0);

assign trunc_ln143_fu_161_p1 = i_fu_40[2:0];

assign trunc_ln156_8_fu_234_p1 = i_25_fu_68[2:0];

assign trunc_ln156_fu_229_p1 = indvars_iv_fu_64[2:0];

assign u_34_reload_cast_fu_268_p1 = grp_mp_mul_140_Pipeline_VITIS_LOOP_157_4_fu_115_u_34_out;

assign zext_ln150_fu_204_p1 = trunc_ln143_reg_328;

assign zext_ln156_fu_215_p1 = v_fu_60;

assign zext_ln163_fu_272_p1 = i_84_reg_363;

endmodule //sikep503_kem_enc_hw_mp_mul_140
