;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT #270, 0
	ADD 210, 60
	SUB #0, -40
	SUB @121, 106
	DJN 321, 50
	MOV -1, <-20
	DJN -301, @-20
	DJN -301, @-20
	SUB #32, @5
	SUB #32, @5
	SUB 12, @-10
	DJN -1, @-20
	SUB @121, 103
	JMN @12, #200
	SUB @124, 106
	SUB 6, <1
	MOV 100, -0
	SUB @30, 200
	JMP -1, @-20
	SPL 100
	JMP 0, <20
	JMP 0, <20
	SUB @127, @100
	SUB #1, <-3
	SLT 226, 0
	JMP @32, #5
	ADD #270, <1
	SUB 6, <1
	SUB 6, <1
	DAT #210, #63
	CMP 12, 10
	CMP 12, 10
	SUB #1, <-3
	SUB #1, <-3
	SLT 100, -0
	SUB @30, 200
	SLT 20, @12
	MOV 226, 0
	MOV 226, 0
	SUB 62, <16
	SUB #1, <-793
	SLT 20, @12
	DAT #210, #63
	JMN <921, 306
	DAT #210, #63
	SPL 0, <402
	SUB -1, <-20
