{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556137842765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556137842772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 16:30:42 2019 " "Processing started: Wed Apr 24 16:30:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556137842772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137842772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab -c Lab " "Command: quartus_sta Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137842772 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1556137842994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137844110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137844187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137844187 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab.sdc " "Synopsys Design Constraints File file not found: 'Lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845119 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clock slow_clock " "create_clock -period 1.000 -name slow_clock slow_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556137845130 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fast_clock fast_clock " "create_clock -period 1.000 -name fast_clock fast_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556137845130 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "create_clock -period 1.000 -name ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556137845130 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845130 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataa  to: combout " "Cell: alu_main\|Mux32~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datac  to: combout " "Cell: alu_main\|Mux32~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datac  to: combout " "Cell: control\|Mux13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataf  to: combout " "Cell: control\|Mux16~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137845144 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845152 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556137845155 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556137845173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556137845642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.055 " "Worst-case setup slack is -18.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.055            -547.165 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -18.055            -547.165 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.994           -6881.430 slow_clock  " "   -8.994           -6881.430 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673              -9.630 fast_clock  " "   -1.673              -9.630 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.663 " "Worst-case hold slack is -4.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.663            -104.642 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.663            -104.642 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.404           -1626.291 slow_clock  " "   -3.404           -1626.291 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 fast_clock  " "    0.890               0.000 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.137 " "Worst-case minimum pulse width slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137            -913.900 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.137            -913.900 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -37.469 fast_clock  " "   -3.166             -37.469 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1173.851 slow_clock  " "   -0.724           -1173.851 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137845730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845730 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556137845878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137845945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137854909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataa  to: combout " "Cell: alu_main\|Mux32~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datac  to: combout " "Cell: alu_main\|Mux32~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datac  to: combout " "Cell: control\|Mux13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataf  to: combout " "Cell: control\|Mux16~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137855202 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556137855344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.161 " "Worst-case setup slack is -18.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.161            -550.922 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -18.161            -550.922 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.898           -6668.209 slow_clock  " "   -8.898           -6668.209 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559              -8.844 fast_clock  " "   -1.559              -8.844 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.924 " "Worst-case hold slack is -4.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.924            -110.338 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.924            -110.338 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456           -1927.844 slow_clock  " "   -3.456           -1927.844 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 fast_clock  " "    0.739               0.000 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.246 " "Worst-case minimum pulse width slack is -4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246            -939.689 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.246            -939.689 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -37.424 fast_clock  " "   -3.166             -37.424 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1183.918 slow_clock  " "   -0.724           -1183.918 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137855426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855426 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556137855566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137855883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863316 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataa  to: combout " "Cell: alu_main\|Mux32~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datac  to: combout " "Cell: alu_main\|Mux32~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datac  to: combout " "Cell: control\|Mux13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataf  to: combout " "Cell: control\|Mux16~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137863531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863532 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556137863592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.858 " "Worst-case setup slack is -7.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.858            -238.094 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -7.858            -238.094 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.977           -3183.322 slow_clock  " "   -3.977           -3183.322 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -1.556 fast_clock  " "   -0.305              -1.556 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.092 " "Worst-case hold slack is -2.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.092             -48.555 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.092             -48.555 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.422            -617.214 slow_clock  " "   -1.422            -617.214 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 fast_clock  " "    0.347               0.000 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -24.658 fast_clock  " "   -2.174             -24.658 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965            -314.766 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.965            -314.766 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108            -105.664 slow_clock  " "   -0.108            -105.664 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137863679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137863679 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1556137863822 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: rom\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataa  to: combout " "Cell: alu_main\|Mux32~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: datac  to: combout " "Cell: alu_main\|Mux32~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu_main\|Mux32~0  from: dataf  to: combout " "Cell: alu_main\|Mux32~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout " "Cell: control\|ALUControl\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout " "Cell: control\|ALUControl\[1\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout " "Cell: control\|ALUControl\[2\]~7  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datac  to: combout " "Cell: control\|Mux13~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux13~0  from: datae  to: combout " "Cell: control\|Mux13~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: datad  to: combout " "Cell: control\|Mux16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux16~0  from: dataf  to: combout " "Cell: control\|Mux16~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datab  to: combout " "Cell: control\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Mux8~0  from: datac  to: combout " "Cell: control\|Mux8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556137864125 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1556137864190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.081 " "Worst-case setup slack is -7.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.081            -214.164 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -7.081            -214.164 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.409           -2699.659 slow_clock  " "   -3.409           -2699.659 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -0.655 fast_clock  " "   -0.151              -0.655 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.919 " "Worst-case hold slack is -1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919             -44.259 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.919             -44.259 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378            -682.856 slow_clock  " "   -1.378            -682.856 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 fast_clock  " "    0.255               0.000 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -24.659 fast_clock  " "   -2.174             -24.659 fast_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630            -265.112 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.630            -265.112 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105            -103.936 slow_clock  " "   -0.105            -103.936 slow_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556137864280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137864280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137867836 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137867851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5436 " "Peak virtual memory: 5436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556137868020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 16:31:08 2019 " "Processing ended: Wed Apr 24 16:31:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556137868020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556137868020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556137868020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556137868020 ""}
