<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="integer_adder_32_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/integer_adder_32_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="integer_multiplier_32_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/integer_multiplier_32_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_Convolution_Controll_0_bram_2_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_Convolution_Controll_0_bram_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_dfx_decoupler_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_dfx_decoupler_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_xbar_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_util_vector_logic_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_Convolution_Controll_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_Convolution_Controll_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_axi_dma_0_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_axi_dma_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_Convolution_Controll_0_bram_4_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_Convolution_Controll_0_bram_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Convolution_Controller_Convolution_Controll_0_bram_2_synth_1"/>
	</Run>
	<Run Id="Convolution_Controller_processing_system7_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_Convolution_Controll_0_bram_3_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_Convolution_Controll_0_bram_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Convolution_Controller_Convolution_Controll_0_bram_2_synth_1"/>
	</Run>
	<Run Id="Convolution_Controller_dfx_controller_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_dfx_controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_dfx_decoupler_0_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_dfx_decoupler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_xbar_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_us_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_pc_0_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_us_2_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Convolution_Controller_auto_us_0_synth_1"/>
	</Run>
	<Run Id="Convolution_Controller_auto_pc_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Convolution_Controller_auto_us_1_synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/Convolution_Controller_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="integer_adder_32_synth_1"/>
		<Parent Id="integer_multiplier_32_synth_1"/>
		<Parent Id="Convolution_Controller_Convolution_Controll_0_bram_2_synth_1"/>
		<Parent Id="Convolution_Controller_dfx_decoupler_0_1_synth_1"/>
		<Parent Id="Convolution_Controller_xbar_1_synth_1"/>
		<Parent Id="Convolution_Controller_util_vector_logic_0_0_synth_1"/>
		<Parent Id="Convolution_Controller_Convolution_Controll_0_1_synth_1"/>
		<Parent Id="Convolution_Controller_axi_dma_0_1_synth_1"/>
		<Parent Id="Convolution_Controller_Convolution_Controll_0_bram_4_synth_1"/>
		<Parent Id="Convolution_Controller_processing_system7_0_0_synth_1"/>
		<Parent Id="Convolution_Controller_Convolution_Controll_0_bram_3_synth_1"/>
		<Parent Id="Convolution_Controller_dfx_controller_0_0_synth_1"/>
		<Parent Id="Convolution_Controller_dfx_decoupler_0_0_synth_1"/>
		<Parent Id="Convolution_Controller_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="Convolution_Controller_xbar_0_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_0_synth_1"/>
		<Parent Id="Convolution_Controller_auto_pc_0_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_2_synth_1"/>
		<Parent Id="Convolution_Controller_auto_pc_1_synth_1"/>
		<Parent Id="Convolution_Controller_auto_us_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

