#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 27 10:53:37 2023
# Process ID: 16408
# Current directory: /home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/vivado.jou
# Running On: FRONTIER, OS: Linux, CPU Frequency: 4299.992 MHz, CPU Physical cores: 6, Host memory: 33578 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/reon/work/xilinx/cnnlite_ip/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_cnn_top_0_0/design_1_cnn_top_0_0.dcp' for cell 'design_1_i/cnn_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2189.844 ; gain = 0.000 ; free physical = 19095 ; free virtual = 24133
INFO: [Netlist 29-17] Analyzing 1348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.172 ; gain = 0.000 ; free physical = 18942 ; free virtual = 23979
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2513.172 ; gain = 758.555 ; free physical = 18942 ; free virtual = 23979
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2513.777 ; gain = 0.605 ; free physical = 18918 ; free virtual = 23955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13e9f28b8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3020.637 ; gain = 506.859 ; free physical = 17760 ; free virtual = 22811

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/icmp_ln2838_reg_306[0]_i_1 into driver instance design_1_i/cnn_top_0/inst/grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_473/mac_muladd_6ns_9ns_9ns_14_4_1_U72/cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1_DSP48_0_U/select_ln2835_2_reg_317[3]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/icmp_ln2795_reg_4289[0]_i_1 into driver instance design_1_i/cnn_top_0/inst/grp_conv2d_fu_451/flow_control_loop_pipe_sequential_init_U/p_dup7_reg_4385[2]_i_2, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/ram0_reg_0_i_20__0 into driver instance design_1_i/cnn_top_0/inst/grp_maxpool2d_fu_467/ram0_reg_0_i_34, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 33 inverter(s) to 297 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 157993bd0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3303.496 ; gain = 0.000 ; free physical = 17564 ; free virtual = 22615
INFO: [Opt 31-389] Phase Retarget created 1139 cells and removed 1236 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 170653241

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3303.496 ; gain = 0.000 ; free physical = 17563 ; free virtual = 22614
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 153 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d058021b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.496 ; gain = 0.000 ; free physical = 17555 ; free virtual = 22606
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 549 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d058021b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3335.512 ; gain = 32.016 ; free physical = 17555 ; free virtual = 22606
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10bb6aa80

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3335.512 ; gain = 32.016 ; free physical = 17554 ; free virtual = 22605
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: edac47de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3335.512 ; gain = 32.016 ; free physical = 17554 ; free virtual = 22605
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1139  |            1236  |                                              0  |
|  Constant propagation         |              37  |             153  |                                              0  |
|  Sweep                        |               0  |             549  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3335.512 ; gain = 0.000 ; free physical = 17555 ; free virtual = 22606
Ending Logic Optimization Task | Checksum: e9702c7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3335.512 ; gain = 32.016 ; free physical = 17555 ; free virtual = 22606

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 108 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 0 Total Ports: 216
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: e4af4821

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3825.629 ; gain = 0.000 ; free physical = 18136 ; free virtual = 23231
Ending Power Optimization Task | Checksum: e4af4821

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3825.629 ; gain = 490.117 ; free physical = 18189 ; free virtual = 23284

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 146e858d3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3825.629 ; gain = 0.000 ; free physical = 18196 ; free virtual = 23292
Ending Final Cleanup Task | Checksum: 146e858d3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3825.629 ; gain = 0.000 ; free physical = 18196 ; free virtual = 23292

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3825.629 ; gain = 0.000 ; free physical = 18196 ; free virtual = 23292
Ending Netlist Obfuscation Task | Checksum: 146e858d3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3825.629 ; gain = 0.000 ; free physical = 18196 ; free virtual = 23292
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3825.629 ; gain = 1312.457 ; free physical = 18196 ; free virtual = 23292
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3825.629 ; gain = 0.000 ; free physical = 18187 ; free virtual = 23286
INFO: [Common 17-1381] The checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 33 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18127 ; free virtual = 23245
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc9c5936

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18127 ; free virtual = 23245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18127 ; free virtual = 23244

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 44872577

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18053 ; free virtual = 23172

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122ab968e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18036 ; free virtual = 23149

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122ab968e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18036 ; free virtual = 23149
Phase 1 Placer Initialization | Checksum: 122ab968e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 18037 ; free virtual = 23150

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11c154bbd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17971 ; free virtual = 23082

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f07c50a8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17976 ; free virtual = 23088

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f07c50a8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17976 ; free virtual = 23088

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15e5b993f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:24 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17957 ; free virtual = 23071

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3858 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1847 nets or LUTs. Breaked 0 LUT, combined 1847 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17951 ; free virtual = 23067

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1847  |                  1847  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1847  |                  1847  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d5054c7a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17957 ; free virtual = 23073
Phase 2.4 Global Placement Core | Checksum: 1d32eeabf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17952 ; free virtual = 23067
Phase 2 Global Placement | Checksum: 1d32eeabf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17969 ; free virtual = 23085

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1780f00c6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17961 ; free virtual = 23077

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e6dbabf8

Time (s): cpu = 00:01:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17955 ; free virtual = 23063

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15be45082

Time (s): cpu = 00:01:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17955 ; free virtual = 23063

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1582faf8c

Time (s): cpu = 00:01:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17955 ; free virtual = 23063

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21f02899f

Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17927 ; free virtual = 23036

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f8b7e4c0

Time (s): cpu = 00:01:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17930 ; free virtual = 23039

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f1055d7c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:42 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17930 ; free virtual = 23039
Phase 3 Detail Placement | Checksum: 1f1055d7c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:42 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17929 ; free virtual = 23038

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fb22b6a1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.946 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18aaf72fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17873 ; free virtual = 22988
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bd70a4bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17872 ; free virtual = 22986
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fb22b6a1

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17872 ; free virtual = 22986

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.946. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26c61dfea

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17872 ; free virtual = 22986

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17872 ; free virtual = 22986
Phase 4.1 Post Commit Optimization | Checksum: 26c61dfea

Time (s): cpu = 00:02:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17871 ; free virtual = 22986

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26c61dfea

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17871 ; free virtual = 22986

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26c61dfea

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17873 ; free virtual = 22987
Phase 4.3 Placer Reporting | Checksum: 26c61dfea

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17873 ; free virtual = 22987

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17874 ; free virtual = 22988

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17874 ; free virtual = 22988
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ed3445c4

Time (s): cpu = 00:02:10 ; elapsed = 00:00:50 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17862 ; free virtual = 22977
Ending Placer Task | Checksum: f3f70afa

Time (s): cpu = 00:02:11 ; elapsed = 00:00:50 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17863 ; free virtual = 22977
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17911 ; free virtual = 23026
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17846 ; free virtual = 23023
INFO: [Common 17-1381] The checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17895 ; free virtual = 23029
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17880 ; free virtual = 23014
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17887 ; free virtual = 23021
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17876 ; free virtual = 23003
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17799 ; free virtual = 22988
INFO: [Common 17-1381] The checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: babf4342 ConstDB: 0 ShapeSum: 3937c7b8 RouteDB: 0
Post Restoration Checksum: NetGraph: e597e7b6 NumContArr: 6a484d9c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14fe03552

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17769 ; free virtual = 22911

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14fe03552

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17738 ; free virtual = 22880

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14fe03552

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17737 ; free virtual = 22879
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ba91618d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17700 ; free virtual = 22844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.899  | TNS=0.000  | WHS=-0.240 | THS=-346.671|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47252
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 47251
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c144f6eb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17689 ; free virtual = 22833

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c144f6eb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17689 ; free virtual = 22833
Phase 3 Initial Routing | Checksum: 173909ca2

Time (s): cpu = 00:01:16 ; elapsed = 00:00:31 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17679 ; free virtual = 22823

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2917
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.628  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 198f62faa

Time (s): cpu = 00:01:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17672 ; free virtual = 22811

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.628  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17d5ba0a4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17680 ; free virtual = 22819
Phase 4 Rip-up And Reroute | Checksum: 17d5ba0a4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17680 ; free virtual = 22819

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17d5ba0a4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17680 ; free virtual = 22819

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17d5ba0a4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17680 ; free virtual = 22819
Phase 5 Delay and Skew Optimization | Checksum: 17d5ba0a4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17680 ; free virtual = 22819

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aec2d493

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17682 ; free virtual = 22821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.628  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20bde1aa1

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17682 ; free virtual = 22821
Phase 6 Post Hold Fix | Checksum: 20bde1aa1

Time (s): cpu = 00:01:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17682 ; free virtual = 22821

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.6836 %
  Global Horizontal Routing Utilization  = 13.8764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d946bb7e

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17677 ; free virtual = 22816

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d946bb7e

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17677 ; free virtual = 22816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13571f21c

Time (s): cpu = 00:01:55 ; elapsed = 00:00:53 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17672 ; free virtual = 22812

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.628  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13571f21c

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17668 ; free virtual = 22791
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17726 ; free virtual = 22848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:00:56 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 17726 ; free virtual = 22848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 16966 ; free virtual = 22158
INFO: [Common 17-1381] The checkpoint '/home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 16980 ; free virtual = 22128
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/reon/work/xilinx/cnnlite_zq/cnnlite_zq.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.672 ; gain = 0.000 ; free physical = 16824 ; free virtual = 22009
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3898.699 ; gain = 61.027 ; free physical = 17588 ; free virtual = 22779
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 10:57:08 2023...
