{
  "name": "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::prop",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/second_stage.rs:119:5: 119:35",
  "src": "fn prop(&self) -> PageProperty {\n        let mut flags = PageFlags::empty();\n        if self.0 & PageTableFlags::READABLE.bits() != 0 {\n            flags |= PageFlags::R;\n        }\n        if self.0 & PageTableFlags::WRITABLE.bits() != 0 {\n            flags |= PageFlags::W;\n        }\n        if self.0 & PageTableFlags::ACCESSED.bits() != 0 {\n            flags |= PageFlags::ACCESSED;\n        }\n        if self.0 & PageTableFlags::DIRTY.bits() != 0 {\n            flags |= PageFlags::DIRTY;\n        }\n        // TODO: The determination cache policy is not rigorous. We should revise it.\n        let cache = if self.0 & PageTableFlags::SNOOP.bits() != 0 {\n            CachePolicy::Writeback\n        } else {\n            CachePolicy::Uncacheable\n        };\n\n        PageProperty {\n            flags,\n            cache,\n            priv_flags: PrivFlags::empty(),\n        }\n    }"
}