Analysis for QUEUE_SIZE = 3, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 13s -> 13s
Frequency: 100 MHz -> Implementation: 2m 47s -> 167s
Frequency: 100 MHz -> Power: 5.830 W
Frequency: 100 MHz -> CLB LUTs Used: 75
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 51
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.249 ns
Frequency: 100 MHz -> Achieved Frequency: 363.504 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 2m 16s -> 136s
Frequency: 150 MHz -> Power: 5.835 W
Frequency: 150 MHz -> CLB LUTs Used: 75
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 51
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.432 ns
Frequency: 150 MHz -> Achieved Frequency: 447.494 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 2m 15s -> 135s
Frequency: 200 MHz -> Power: 5.840 W
Frequency: 200 MHz -> CLB LUTs Used: 75
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 51
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.766 ns
Frequency: 200 MHz -> Achieved Frequency: 447.628 MHz


Frequency: 250 MHz -> Synthesis: 8s -> 8s
Frequency: 250 MHz -> Implementation: 2m 15s -> 135s
Frequency: 250 MHz -> Power: 5.845 W
Frequency: 250 MHz -> CLB LUTs Used: 75
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 51
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 2.034 ns
Frequency: 250 MHz -> Achieved Frequency: 508.647 MHz


Frequency: 300 MHz -> Synthesis: 8s -> 8s
Frequency: 300 MHz -> Implementation: 2m 22s -> 142s
Frequency: 300 MHz -> Power: 5.851 W
Frequency: 300 MHz -> CLB LUTs Used: 75
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 51
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.414 ns
Frequency: 300 MHz -> Achieved Frequency: 521.014 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 2m 18s -> 138s
Frequency: 350 MHz -> Power: 5.856 W
Frequency: 350 MHz -> CLB LUTs Used: 75
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 51
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.975 ns
Frequency: 350 MHz -> Achieved Frequency: 531.309 MHz


Frequency: 400 MHz -> Synthesis: 7s -> 7s
Frequency: 400 MHz -> Implementation: 2m 19s -> 139s
Frequency: 400 MHz -> Power: 5.861 W
Frequency: 400 MHz -> CLB LUTs Used: 75
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 51
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.694 ns
Frequency: 400 MHz -> Achieved Frequency: 553.710 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 2m 18s -> 138s
Frequency: 450 MHz -> Power: 5.867 W
Frequency: 450 MHz -> CLB LUTs Used: 75
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 51
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.371 ns
Frequency: 450 MHz -> Achieved Frequency: 540.184 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 2m 18s -> 138s
Frequency: 500 MHz -> Power: 5.872 W
Frequency: 500 MHz -> CLB LUTs Used: 75
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 51
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.369 ns
Frequency: 500 MHz -> Achieved Frequency: 613.121 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 2m 33s -> 153s
Frequency: 550 MHz -> Power: 5.878 W
Frequency: 550 MHz -> CLB LUTs Used: 75
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 51
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.218 ns
Frequency: 550 MHz -> Achieved Frequency: 624.929 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 2m 32s -> 152s
Frequency: 600 MHz -> Power: 5.882 W
Frequency: 600 MHz -> CLB LUTs Used: 75
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 51
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.230 ns
Frequency: 600 MHz -> Achieved Frequency: 696.056 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 2m 34s -> 154s
Frequency: 650 MHz -> Power: 5.889 W
Frequency: 650 MHz -> CLB LUTs Used: 75
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 51
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.067 ns
Frequency: 650 MHz -> Achieved Frequency: 679.596 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 2m 48s -> 168s
Frequency: 700 MHz -> Power: 5.893 W
Frequency: 700 MHz -> CLB LUTs Used: 75
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 51
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.033 ns
Frequency: 700 MHz -> Achieved Frequency: 716.552 MHz


Frequency: 750 MHz -> Synthesis: 9s -> 9s
Frequency: 750 MHz -> Implementation: 3m 51s -> 231s
Frequency: 750 MHz -> Power: 5.898 W
Frequency: 750 MHz -> CLB LUTs Used: 75
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 51
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.084 ns
Frequency: 750 MHz -> Achieved Frequency: 705.550 MHz


Frequency: 800 MHz -> Synthesis: 9s -> 9s
Frequency: 800 MHz -> Implementation: 3m 32s -> 212s
Frequency: 800 MHz -> Power: 5.904 W
Frequency: 800 MHz -> CLB LUTs Used: 75
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 51
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.354 ns
Frequency: 800 MHz -> Achieved Frequency: 623.441 MHz


