Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b84902d796f64d2bbfafb80122cf8be9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot CPU_TB_behav xil_defaultlib.CPU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'clock_freq' [C:/Users/user/Documents/Classes/Spring 2021/Computer Organization/VHDL/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/CPU_TB.vhd:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
