<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\57_Pruebas_MSX_lcd_tn20k\impl\gwsynthesis\MSX_hdmi_tn20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\57_Pruebas_MSX_lcd_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\57_Pruebas_MSX_lcd_tn20k\src\MSX_hdmi_tn20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 28 09:12:00 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11632</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7379</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1661</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>28</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>ex_bus_clk_3m6 </td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdramp </td>
</tr>
<tr>
<td>bus_clk_3m6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>denoise6/data_out_s0/Q </td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1m8_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>83.940(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdramp</td>
<td>108.000(MHz)</td>
<td>163.546(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>bus_clk_3m6</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">72.412(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_1m8</td>
<td>100.000(MHz)</td>
<td>171.389(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>psg1/env_reset</td>
<td>100.000(MHz)</td>
<td>352.443(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>108.000(MHz)</td>
<td>349.758(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_3m6!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bus_clk_3m6</td>
<td>Setup</td>
<td>-133.846</td>
<td>69</td>
</tr>
<tr>
<td>bus_clk_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.666</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.363</td>
<td>6.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.666</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_13_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.363</td>
<td>6.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.666</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.363</td>
<td>6.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.666</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.363</td>
<td>6.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.640</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.640</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.640</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.640</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.640</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_10_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.640</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_11_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.473</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.473</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.473</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.473</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.473</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>6.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.421</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_gen_cnt_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>5.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.274</td>
<td>psg1/reg[11]_2_s0/Q</td>
<td>psg1/env_ena_s0/D</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>5.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.115</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egout_7_s0/SET</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>6.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.964</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egout_8_s0/SET</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>6.668</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.962</td>
<td>psg1/reg[2]_3_s0/Q</td>
<td>psg1/tone_gen_op_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>5.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.907</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egout_5_s0/SET</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>6.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.902</td>
<td>psg1/reg[2]_3_s0/Q</td>
<td>psg1/tone_gen_cnt[2]_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.357</td>
<td>5.475</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.866</td>
<td>psg1/reg[7]_1_s0/Q</td>
<td>psg1/dac_amp_2_s0/D</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.363</td>
<td>5.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.841</td>
<td>psg1/reg[0]_1_s0/Q</td>
<td>psg1/tone_gen_cnt[1]_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.001</td>
<td>3.369</td>
<td>5.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.796</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egout_9_s0/SET</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>6.500</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.237</td>
<td>ex_bus_clk_3m6_ibuf/O</td>
<td>denoise6/data_prev_s1/D</td>
<td>clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>1.392</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.893</td>
<td>n21_s2/I0</td>
<td>clk_1m8_s0/D</td>
<td>clk_1m8:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.000</td>
<td>-2.081</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.820</td>
<td>denoise3/data_out_s0/Q</td>
<td>vdp4/csrn_filter/n9_s0/D</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.641</td>
<td>denoise4/data_out_s0/Q</td>
<td>vdp4/cswn_filter/n9_s0/D</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.990</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.355</td>
<td>psg1/O_AUDIO_5_s0/Q</td>
<td>n238_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>0.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.355</td>
<td>psg1/O_AUDIO_3_s0/Q</td>
<td>n240_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>0.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.355</td>
<td>psg1/O_AUDIO_0_s0/Q</td>
<td>n243_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>0.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.343</td>
<td>psg1/O_AUDIO_4_s0/Q</td>
<td>n239_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>0.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.217</td>
<td>psg1/O_AUDIO_7_s0/Q</td>
<td>n236_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>0.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.217</td>
<td>psg1/O_AUDIO_2_s0/Q</td>
<td>n241_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>0.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.124</td>
<td>psg1/O_AUDIO_5_s0/Q</td>
<td>n237_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.124</td>
<td>psg1/O_AUDIO_0_s0/Q</td>
<td>n242_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>1.075</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.082</td>
<td>psg1/O_AUDIO_5_s0/Q</td>
<td>n235_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>1.117</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.061</td>
<td>psg1/O_AUDIO_5_s0/Q</td>
<td>n234_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>1.138</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.040</td>
<td>psg1/O_AUDIO_5_s0/Q</td>
<td>n233_s/D</td>
<td>clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-2.154</td>
<td>1.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.992</td>
<td>opll1/tm/mixout_2_s0/Q</td>
<td>n244_s/D</td>
<td>bus_clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.502</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.750</td>
<td>ex_bus_clk_3m6_ibuf/O</td>
<td>denoise6/data_out_s0/CE</td>
<td>clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>2.879</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.743</td>
<td>ex_bus_clk_3m6_ibuf/O</td>
<td>denoise6/data_out_s0/RESET</td>
<td>clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.583</td>
<td>2.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.727</td>
<td>opll1/tm/mixout_1_s0/Q</td>
<td>n245_s/D</td>
<td>bus_clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.502</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.727</td>
<td>opll1/tm/mixout_0_s0/Q</td>
<td>n246_s/D</td>
<td>bus_clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.502</td>
<td>0.819</td>
</tr>
<tr>
<td>21</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>22</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>23</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>24</td>
<td>0.202</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>25</td>
<td>0.213</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.153</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/pg/n87_s0/RESET</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mute_s0/PRESET</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/maddr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mixout_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.937</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/tm/mix_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>bus_clk_3m6:[R]</td>
<td>0.001</td>
<td>2.227</td>
<td>3.641</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.202</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/cswn_filter/n10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.200</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/csrn_filter/n7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.200</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/csrn_filter/n8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.817</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/cswn_filter/n7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.814</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.817</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/cswn_filter/n8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.814</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.457</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.419</td>
<td>1.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.197</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/csrn_filter/n9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>2.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.197</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/cswn_filter/n9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>2.434</td>
</tr>
<tr>
<td>9</td>
<td>0.066</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.424</td>
<td>1.536</td>
</tr>
<tr>
<td>10</td>
<td>0.066</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.424</td>
<td>1.536</td>
</tr>
<tr>
<td>11</td>
<td>0.183</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.429</td>
<td>1.658</td>
</tr>
<tr>
<td>12</td>
<td>0.194</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.429</td>
<td>1.669</td>
</tr>
<tr>
<td>13</td>
<td>0.319</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.429</td>
<td>1.794</td>
</tr>
<tr>
<td>14</td>
<td>0.319</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.429</td>
<td>1.794</td>
</tr>
<tr>
<td>15</td>
<td>0.325</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.429</td>
<td>1.800</td>
</tr>
<tr>
<td>16</td>
<td>0.325</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.429</td>
<td>1.800</td>
</tr>
<tr>
<td>17</td>
<td>0.330</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.419</td>
<td>1.795</td>
</tr>
<tr>
<td>18</td>
<td>0.330</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.419</td>
<td>1.795</td>
</tr>
<tr>
<td>19</td>
<td>0.331</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.419</td>
<td>1.796</td>
</tr>
<tr>
<td>20</td>
<td>0.331</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.419</td>
<td>1.796</td>
</tr>
<tr>
<td>21</td>
<td>0.753</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-0.939</td>
<td>1.703</td>
</tr>
<tr>
<td>22</td>
<td>1.009</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-0.939</td>
<td>1.958</td>
</tr>
<tr>
<td>23</td>
<td>1.420</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/CpuReq_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.431</td>
</tr>
<tr>
<td>24</td>
<td>1.704</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/io_state_r_s6/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.715</td>
</tr>
<tr>
<td>25</td>
<td>1.704</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/CpuWrt_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.715</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/opllptr_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/opllptr_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/ct/user_voice_wdata.AR_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/ct/inst_cache[6]_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/ct/u_register_memory/odata_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/ct/vmem/rstate_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/ct/vmem/init_id_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/ct/vmem/voices_voices_0_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.752</td>
<td>3.752</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>bus_clk_3m6</td>
<td>opll1/eg/rslot_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.562</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][A]</td>
<td>psg1/env_gen_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1001.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_12_s0</td>
</tr>
<tr>
<td>1001.896</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C26[0][A]</td>
<td>psg1/env_gen_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 49.923%; route: 2.890, 46.356%; tC2Q: 0.232, 3.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.562</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][B]</td>
<td>psg1/env_gen_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1001.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_13_s0</td>
</tr>
<tr>
<td>1001.896</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C26[0][B]</td>
<td>psg1/env_gen_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 49.923%; route: 2.890, 46.356%; tC2Q: 0.232, 3.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.562</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>psg1/env_gen_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1001.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_14_s0</td>
</tr>
<tr>
<td>1001.896</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C26[1][A]</td>
<td>psg1/env_gen_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 49.923%; route: 2.890, 46.356%; tC2Q: 0.232, 3.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.562</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[1][B]</td>
<td>psg1/env_gen_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1001.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_15_s0</td>
</tr>
<tr>
<td>1001.896</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C26[1][B]</td>
<td>psg1/env_gen_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 49.923%; route: 2.890, 46.356%; tC2Q: 0.232, 3.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.542</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][A]</td>
<td>psg1/env_gen_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_6_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[0][A]</td>
<td>psg1/env_gen_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 50.082%; route: 2.870, 46.184%; tC2Q: 0.232, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.542</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[0][B]</td>
<td>psg1/env_gen_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_7_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[0][B]</td>
<td>psg1/env_gen_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 50.082%; route: 2.870, 46.184%; tC2Q: 0.232, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.542</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[1][A]</td>
<td>psg1/env_gen_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_8_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[1][A]</td>
<td>psg1/env_gen_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 50.082%; route: 2.870, 46.184%; tC2Q: 0.232, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.542</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[1][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[1][B]</td>
<td>psg1/env_gen_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_9_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[1][B]</td>
<td>psg1/env_gen_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 50.082%; route: 2.870, 46.184%; tC2Q: 0.232, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.542</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[2][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[2][A]</td>
<td>psg1/env_gen_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_10_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[2][A]</td>
<td>psg1/env_gen_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 50.082%; route: 2.870, 46.184%; tC2Q: 0.232, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.542</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[2][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C25[2][B]</td>
<td>psg1/env_gen_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_11_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C25[2][B]</td>
<td>psg1/env_gen_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 50.082%; route: 2.870, 46.184%; tC2Q: 0.232, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.375</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[0][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[0][B]</td>
<td>psg1/env_gen_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_1_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[0][B]</td>
<td>psg1/env_gen_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 51.469%; route: 2.702, 44.694%; tC2Q: 0.232, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.375</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>psg1/env_gen_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_2_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[1][A]</td>
<td>psg1/env_gen_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 51.469%; route: 2.702, 44.694%; tC2Q: 0.232, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.375</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[1][B]</td>
<td>psg1/env_gen_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_3_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[1][B]</td>
<td>psg1/env_gen_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 51.469%; route: 2.702, 44.694%; tC2Q: 0.232, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.375</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[2][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[2][A]</td>
<td>psg1/env_gen_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_4_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[2][A]</td>
<td>psg1/env_gen_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 51.469%; route: 2.702, 44.694%; tC2Q: 0.232, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.375</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[2][B]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[2][B]</td>
<td>psg1/env_gen_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_5_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C24[2][B]</td>
<td>psg1/env_gen_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 51.469%; route: 2.702, 44.694%; tC2Q: 0.232, 3.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_gen_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[3][B]</td>
<td>psg1/n1181_s1/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R45C22[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s1/F</td>
</tr>
<tr>
<td>1011.323</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td style=" font-weight:bold;">psg1/env_gen_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>psg1/env_gen_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_gen_cnt_0_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>psg1/env_gen_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 51.914%; route: 2.651, 44.216%; tC2Q: 0.232, 3.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[11]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[1][B]</td>
<td>psg1/reg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R43C23[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[11]_2_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[3][A]</td>
<td>psg1/n1181_s36/I2</td>
</tr>
<tr>
<td>1006.297</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R43C24[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s36/F</td>
</tr>
<tr>
<td>1006.991</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>psg1/n1181_s34/I1</td>
</tr>
<tr>
<td>1007.508</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s34/F</td>
</tr>
<tr>
<td>1007.905</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td>psg1/n1181_s15/I3</td>
</tr>
<tr>
<td>1008.460</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s15/F</td>
</tr>
<tr>
<td>1008.857</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td>psg1/n1181_s6/I0</td>
</tr>
<tr>
<td>1009.427</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1181_s6/F</td>
</tr>
<tr>
<td>1009.599</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>psg1/n1181_s2/I0</td>
</tr>
<tr>
<td>1010.052</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C25[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1181_s2/F</td>
</tr>
<tr>
<td>1010.714</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>psg1/n1163_s33/I0</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1163_s33/F</td>
</tr>
<tr>
<td>1011.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td style=" font-weight:bold;">psg1/env_ena_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>psg1/env_ena_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_ena_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>psg1/env_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.112, 53.218%; route: 2.504, 42.815%; tC2Q: 0.232, 3.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1012.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.049</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>opll1/eg/n2332_s1/I0</td>
</tr>
<tr>
<td>1007.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>76</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n2332_s1/F</td>
</tr>
<tr>
<td>1009.879</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>opll1/eg/n326_s8/I3</td>
</tr>
<tr>
<td>1010.434</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s8/F</td>
</tr>
<tr>
<td>1011.090</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>opll1/eg/n326_s1/I3</td>
</tr>
<tr>
<td>1011.417</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s1/F</td>
</tr>
<tr>
<td>1012.147</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">opll1/eg/egout_7_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>opll1/eg/egout_7_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egout_7_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>opll1/eg/egout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.073%; route: 5.150, 75.525%; tC2Q: 0.232, 3.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.049</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>opll1/eg/n2332_s1/I0</td>
</tr>
<tr>
<td>1007.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>76</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n2332_s1/F</td>
</tr>
<tr>
<td>1009.879</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>opll1/eg/n326_s8/I3</td>
</tr>
<tr>
<td>1010.434</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s8/F</td>
</tr>
<tr>
<td>1011.090</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>opll1/eg/n326_s1/I3</td>
</tr>
<tr>
<td>1011.417</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s1/F</td>
</tr>
<tr>
<td>1011.996</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">opll1/eg/egout_8_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>opll1/eg/egout_8_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egout_8_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>opll1/eg/egout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.552%; route: 4.999, 74.968%; tC2Q: 0.232, 3.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_op_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][A]</td>
<td>psg1/reg[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C21[0][A]</td>
<td style=" font-weight:bold;">psg1/reg[2]_3_s0/Q</td>
</tr>
<tr>
<td>1005.724</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[3][B]</td>
<td>psg1/n2028_s25/I3</td>
</tr>
<tr>
<td>1006.279</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C21[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s25/F</td>
</tr>
<tr>
<td>1006.540</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>psg1/n2028_s20/I3</td>
</tr>
<tr>
<td>1007.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s20/F</td>
</tr>
<tr>
<td>1007.093</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][A]</td>
<td>psg1/n2028_s17/I1</td>
</tr>
<tr>
<td>1007.610</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C19[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1008.011</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][B]</td>
<td>psg1/n2028_s7/I2</td>
</tr>
<tr>
<td>1008.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s7/F</td>
</tr>
<tr>
<td>1008.561</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>psg1/n2028_s1/I2</td>
</tr>
<tr>
<td>1009.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1009.718</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C20[2][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1010.288</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R43C20[2][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1010.864</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_op_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>psg1/tone_gen_op_2_s1/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_op_2_s1</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>psg1/tone_gen_op_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 58.835%; route: 2.047, 36.974%; tC2Q: 0.232, 4.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.049</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>opll1/eg/n2332_s1/I0</td>
</tr>
<tr>
<td>1007.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>76</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n2332_s1/F</td>
</tr>
<tr>
<td>1009.879</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>opll1/eg/n326_s8/I3</td>
</tr>
<tr>
<td>1010.434</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s8/F</td>
</tr>
<tr>
<td>1011.090</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>opll1/eg/n326_s1/I3</td>
</tr>
<tr>
<td>1011.417</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s1/F</td>
</tr>
<tr>
<td>1011.939</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/egout_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>opll1/eg/egout_5_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egout_5_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>opll1/eg/egout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.737%; route: 4.942, 74.754%; tC2Q: 0.232, 3.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[2]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][A]</td>
<td>psg1/reg[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C21[0][A]</td>
<td style=" font-weight:bold;">psg1/reg[2]_3_s0/Q</td>
</tr>
<tr>
<td>1005.724</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C21[3][B]</td>
<td>psg1/n2028_s25/I3</td>
</tr>
<tr>
<td>1006.279</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C21[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s25/F</td>
</tr>
<tr>
<td>1006.540</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>psg1/n2028_s20/I3</td>
</tr>
<tr>
<td>1007.089</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s20/F</td>
</tr>
<tr>
<td>1007.093</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][A]</td>
<td>psg1/n2028_s17/I1</td>
</tr>
<tr>
<td>1007.610</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C19[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s17/F</td>
</tr>
<tr>
<td>1008.011</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C19[2][B]</td>
<td>psg1/n2028_s7/I2</td>
</tr>
<tr>
<td>1008.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s7/F</td>
</tr>
<tr>
<td>1008.561</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>psg1/n2028_s1/I2</td>
</tr>
<tr>
<td>1009.078</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2028_s1/F</td>
</tr>
<tr>
<td>1009.718</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C20[2][B]</td>
<td>psg1/n2028_s0/I0</td>
</tr>
<tr>
<td>1010.288</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R43C20[2][B]</td>
<td style=" background: #97FFFF;">psg1/n2028_s0/F</td>
</tr>
<tr>
<td>1010.804</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[2][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[2]_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[2][A]</td>
<td>psg1/tone_gen_cnt[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[2]_0_s0</td>
</tr>
<tr>
<td>1001.902</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[2][A]</td>
<td>psg1/tone_gen_cnt[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.357</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 59.484%; route: 1.986, 36.279%; tC2Q: 0.232, 4.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td>psg1/reg[7]_1_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C24[1][B]</td>
<td style=" font-weight:bold;">psg1/reg[7]_1_s0/Q</td>
</tr>
<tr>
<td>1005.713</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td>psg1/n1403_s10/I0</td>
</tr>
<tr>
<td>1006.262</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1403_s10/F</td>
</tr>
<tr>
<td>1006.264</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>psg1/n1403_s8/I3</td>
</tr>
<tr>
<td>1006.781</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1403_s8/F</td>
</tr>
<tr>
<td>1007.028</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][B]</td>
<td>psg1/n1403_s4/I1</td>
</tr>
<tr>
<td>1007.583</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R36C24[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1403_s4/F</td>
</tr>
<tr>
<td>1008.253</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C21[1][A]</td>
<td>psg1/n1411_s91/I3</td>
</tr>
<tr>
<td>1008.706</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R38C21[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s91/F</td>
</tr>
<tr>
<td>1009.642</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[1][B]</td>
<td>psg1/n1413_s91/I0</td>
</tr>
<tr>
<td>1010.191</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C18[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s91/F</td>
</tr>
<tr>
<td>1010.192</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>psg1/n1413_s89/I1</td>
</tr>
<tr>
<td>1010.762</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s89/F</td>
</tr>
<tr>
<td>1010.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>psg1/dac_amp_2_s0/CLK</td>
</tr>
<tr>
<td>1001.931</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td>1001.896</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.193, 58.761%; route: 2.009, 36.970%; tC2Q: 0.232, 4.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1010.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.890</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/reg[0]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>psg1/reg[0]_1_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C24[0][B]</td>
<td style=" font-weight:bold;">psg1/reg[0]_1_s0/Q</td>
</tr>
<tr>
<td>1005.742</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>psg1/n2027_s25/I1</td>
</tr>
<tr>
<td>1006.312</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s25/F</td>
</tr>
<tr>
<td>1006.316</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>psg1/n2027_s23/I2</td>
</tr>
<tr>
<td>1006.769</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C25[2][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s23/F</td>
</tr>
<tr>
<td>1007.186</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C26[3][A]</td>
<td>psg1/n2027_s16/I2</td>
</tr>
<tr>
<td>1007.703</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C26[3][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s16/F</td>
</tr>
<tr>
<td>1008.100</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>psg1/n2027_s5/I3</td>
</tr>
<tr>
<td>1008.670</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" background: #97FFFF;">psg1/n2027_s5/F</td>
</tr>
<tr>
<td>1008.843</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[3][B]</td>
<td>psg1/n2027_s1/I1</td>
</tr>
<tr>
<td>1009.413</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C26[3][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s1/F</td>
</tr>
<tr>
<td>1009.585</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td>psg1/n2027_s0/I0</td>
</tr>
<tr>
<td>1010.155</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R41C26[0][B]</td>
<td style=" background: #97FFFF;">psg1/n2027_s0/F</td>
</tr>
<tr>
<td>1010.731</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][B]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[1]_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.960</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][B]</td>
<td>psg1/tone_gen_cnt[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1001.925</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
<tr>
<td>1001.890</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[2][B]</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.369</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.250, 60.151%; route: 1.921, 35.555%; tC2Q: 0.232, 4.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1011.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.049</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>opll1/eg/n2332_s1/I0</td>
</tr>
<tr>
<td>1007.604</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>76</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n2332_s1/F</td>
</tr>
<tr>
<td>1009.879</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td>opll1/eg/n326_s8/I3</td>
</tr>
<tr>
<td>1010.434</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s8/F</td>
</tr>
<tr>
<td>1011.090</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][B]</td>
<td>opll1/eg/n326_s1/I3</td>
</tr>
<tr>
<td>1011.417</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][B]</td>
<td style=" background: #97FFFF;">opll1/eg/n326_s1/F</td>
</tr>
<tr>
<td>1011.828</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/egout_9_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>opll1/eg/egout_9_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egout_9_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>opll1/eg/egout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.107%; route: 4.831, 74.323%; tC2Q: 0.232, 3.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>ex_bus_clk_3m6_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>ex_bus_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">ex_bus_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">denoise6/data_prev_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>denoise6/data_prev_s1/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT27[B]</td>
<td>denoise6/data_prev_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.392, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>n21_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">n21_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">n21_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">clk_1m8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>2.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/CLK</td>
</tr>
<tr>
<td>2.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td>2.127</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.081</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.081, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise3/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/csrn_filter/n9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td>denoise3/data_out_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C18[0][A]</td>
<td style=" font-weight:bold;">denoise3/data_out_s0/Q</td>
</tr>
<tr>
<td>4.030</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>v9958_csr_n_s2/I1</td>
</tr>
<tr>
<td>4.394</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" background: #97FFFF;">v9958_csr_n_s2/F</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>vdp4/csrn_filter/n9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/csrn_filter/n9_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>vdp4/csrn_filter/n9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 44.871%; route: 0.245, 30.229%; tC2Q: 0.202, 24.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise4/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cswn_filter/n9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>denoise4/data_out_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C18[0][A]</td>
<td style=" font-weight:bold;">denoise4/data_out_s0/Q</td>
</tr>
<tr>
<td>4.209</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>v9958_csw_n_s3/I0</td>
</tr>
<tr>
<td>4.573</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" background: #97FFFF;">v9958_csw_n_s3/F</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>vdp4/cswn_filter/n9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cswn_filter/n9_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>vdp4/cswn_filter/n9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 36.761%; route: 0.424, 42.838%; tC2Q: 0.202, 20.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n238_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>psg1/O_AUDIO_5_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_5_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[0][A]</td>
<td>n238_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" background: #97FFFF;">n238_s0/SUM</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" font-weight:bold;">n238_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>n238_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n238_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>n238_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.500%; route: 0.410, 48.556%; tC2Q: 0.202, 23.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n240_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>psg1/O_AUDIO_3_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_3_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[2][A]</td>
<td>n240_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">n240_s0/SUM</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td style=" font-weight:bold;">n240_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>n240_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n240_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>n240_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.500%; route: 0.410, 48.556%; tC2Q: 0.202, 23.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n243_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>psg1/O_AUDIO_0_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_0_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[0][B]</td>
<td>n243_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td style=" background: #97FFFF;">n243_s0/SUM</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td style=" font-weight:bold;">n243_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>n243_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n243_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[0][B]</td>
<td>n243_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.500%; route: 0.410, 48.556%; tC2Q: 0.202, 23.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n239_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>psg1/O_AUDIO_4_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_4_s0/Q</td>
</tr>
<tr>
<td>1002.053</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[2][B]</td>
<td>n239_s0/I1</td>
</tr>
<tr>
<td>1002.285</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[2][B]</td>
<td style=" background: #97FFFF;">n239_s0/SUM</td>
</tr>
<tr>
<td>1002.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][B]</td>
<td style=" font-weight:bold;">n239_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[2][B]</td>
<td>n239_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n239_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[2][B]</td>
<td>n239_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.111%; route: 0.422, 49.283%; tC2Q: 0.202, 23.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n236_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>psg1/O_AUDIO_7_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_7_s0/Q</td>
</tr>
<tr>
<td>1002.178</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][A]</td>
<td>n236_s0/I1</td>
</tr>
<tr>
<td>1002.410</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" background: #97FFFF;">n236_s0/SUM</td>
</tr>
<tr>
<td>1002.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" font-weight:bold;">n236_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td>n236_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n236_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[1][A]</td>
<td>n236_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 23.654%; route: 0.547, 55.751%; tC2Q: 0.202, 20.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n241_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td>psg1/O_AUDIO_2_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_2_s0/Q</td>
</tr>
<tr>
<td>1002.178</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[1][B]</td>
<td>n241_s0/I1</td>
</tr>
<tr>
<td>1002.410</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[1][B]</td>
<td style=" background: #97FFFF;">n241_s0/SUM</td>
</tr>
<tr>
<td>1002.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[1][B]</td>
<td style=" font-weight:bold;">n241_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][B]</td>
<td>n241_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n241_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[1][B]</td>
<td>n241_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 23.654%; route: 0.547, 55.751%; tC2Q: 0.202, 20.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n237_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>psg1/O_AUDIO_5_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_5_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[0][A]</td>
<td>n238_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" background: #97FFFF;">n238_s0/COUT</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C11[0][B]</td>
<td>n237_s0/CIN</td>
</tr>
<tr>
<td>1002.504</td>
<td>0.231</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" background: #97FFFF;">n237_s0/SUM</td>
</tr>
<tr>
<td>1002.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" font-weight:bold;">n237_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td>n237_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n237_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][B]</td>
<td>n237_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 43.084%; route: 0.410, 38.119%; tC2Q: 0.202, 18.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n242_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>psg1/O_AUDIO_0_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_0_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C10[0][B]</td>
<td>n243_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C10[0][B]</td>
<td style=" background: #97FFFF;">n243_s0/COUT</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C10[1][A]</td>
<td>n242_s0/CIN</td>
</tr>
<tr>
<td>1002.504</td>
<td>0.231</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td style=" background: #97FFFF;">n242_s0/SUM</td>
</tr>
<tr>
<td>1002.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td style=" font-weight:bold;">n242_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>n242_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n242_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C10[1][A]</td>
<td>n242_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 43.084%; route: 0.410, 38.119%; tC2Q: 0.202, 18.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n235_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>psg1/O_AUDIO_5_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_5_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[0][A]</td>
<td>n238_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" background: #97FFFF;">n238_s0/COUT</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C11[0][B]</td>
<td>n237_s0/CIN</td>
</tr>
<tr>
<td>1002.294</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" background: #97FFFF;">n237_s0/COUT</td>
</tr>
<tr>
<td>1002.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][A]</td>
<td>n236_s0/CIN</td>
</tr>
<tr>
<td>1002.315</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" background: #97FFFF;">n236_s0/COUT</td>
</tr>
<tr>
<td>1002.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][B]</td>
<td>n235_s0/CIN</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/SUM</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[1][B]</td>
<td style=" font-weight:bold;">n235_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][B]</td>
<td>n235_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n235_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[1][B]</td>
<td>n235_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.505, 45.225%; route: 0.410, 36.685%; tC2Q: 0.202, 18.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n234_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>psg1/O_AUDIO_5_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_5_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[0][A]</td>
<td>n238_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" background: #97FFFF;">n238_s0/COUT</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C11[0][B]</td>
<td>n237_s0/CIN</td>
</tr>
<tr>
<td>1002.294</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" background: #97FFFF;">n237_s0/COUT</td>
</tr>
<tr>
<td>1002.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][A]</td>
<td>n236_s0/CIN</td>
</tr>
<tr>
<td>1002.315</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" background: #97FFFF;">n236_s0/COUT</td>
</tr>
<tr>
<td>1002.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][B]</td>
<td>n235_s0/CIN</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/COUT</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[2][A]</td>
<td>n234_s0/CIN</td>
</tr>
<tr>
<td>1002.567</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[2][A]</td>
<td style=" background: #97FFFF;">n234_s0/SUM</td>
</tr>
<tr>
<td>1002.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[2][A]</td>
<td style=" font-weight:bold;">n234_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[2][A]</td>
<td>n234_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n234_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[2][A]</td>
<td>n234_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 46.236%; route: 0.410, 36.008%; tC2Q: 0.202, 17.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n233_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td>psg1/O_AUDIO_5_s0/CLK</td>
</tr>
<tr>
<td>1001.631</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_5_s0/Q</td>
</tr>
<tr>
<td>1002.041</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[0][A]</td>
<td>n238_s0/I1</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" background: #97FFFF;">n238_s0/COUT</td>
</tr>
<tr>
<td>1002.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C11[0][B]</td>
<td>n237_s0/CIN</td>
</tr>
<tr>
<td>1002.294</td>
<td>0.021</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" background: #97FFFF;">n237_s0/COUT</td>
</tr>
<tr>
<td>1002.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][A]</td>
<td>n236_s0/CIN</td>
</tr>
<tr>
<td>1002.315</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" background: #97FFFF;">n236_s0/COUT</td>
</tr>
<tr>
<td>1002.315</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][B]</td>
<td>n235_s0/CIN</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][B]</td>
<td style=" background: #97FFFF;">n235_s0/COUT</td>
</tr>
<tr>
<td>1002.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[2][A]</td>
<td>n234_s0/CIN</td>
</tr>
<tr>
<td>1002.357</td>
<td>0.021</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C11[2][A]</td>
<td style=" background: #97FFFF;">n234_s0/COUT</td>
</tr>
<tr>
<td>1002.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C11[2][B]</td>
<td>n233_s0/CIN</td>
</tr>
<tr>
<td>1002.588</td>
<td>0.231</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[2][B]</td>
<td style=" background: #97FFFF;">n233_s0/SUM</td>
</tr>
<tr>
<td>1002.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[2][B]</td>
<td style=" font-weight:bold;">n233_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[2][B]</td>
<td>n233_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n233_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[2][B]</td>
<td>n233_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.547, 47.210%; route: 0.410, 35.355%; tC2Q: 0.202, 17.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll1/tm/mixout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n244_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>opll1/tm/mixout_2_s0/CLK</td>
</tr>
<tr>
<td>1002.282</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_2_s0/Q</td>
</tr>
<tr>
<td>1002.636</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">n244_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>n244_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n244_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>n244_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.081, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>ex_bus_clk_3m6_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>denoise6/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>ex_bus_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">ex_bus_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>2.367</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>denoise6/n13_s0/I2</td>
</tr>
<tr>
<td>2.751</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">denoise6/n13_s0/F</td>
</tr>
<tr>
<td>2.879</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" font-weight:bold;">denoise6/data_out_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>denoise6/data_out_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 13.339%; route: 1.103, 38.306%; tC2Q: 1.392, 48.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>ex_bus_clk_3m6_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>denoise6/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>ex_bus_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[B]</td>
<td style=" font-weight:bold;">ex_bus_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>2.367</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>denoise6/n11_s0/I2</td>
</tr>
<tr>
<td>2.758</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">denoise6/n11_s0/F</td>
</tr>
<tr>
<td>2.886</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" font-weight:bold;">denoise6/data_out_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/CLK</td>
</tr>
<tr>
<td>3.618</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>denoise6/data_out_s0</td>
</tr>
<tr>
<td>3.629</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.550%; route: 1.103, 38.213%; tC2Q: 1.392, 48.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll1/tm/mixout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n245_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>opll1/tm/mixout_1_s0/CLK</td>
</tr>
<tr>
<td>1002.283</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_1_s0/Q</td>
</tr>
<tr>
<td>1002.900</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">n245_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>n245_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n245_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>n245_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.081, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.628</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll1/tm/mixout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>n246_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>opll1/tm/mixout_0_s0/CLK</td>
</tr>
<tr>
<td>1002.283</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_0_s0/Q</td>
</tr>
<tr>
<td>1002.900</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">n246_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1003.582</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>n246_s/CLK</td>
</tr>
<tr>
<td>1003.617</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>n246_s</td>
</tr>
<tr>
<td>1003.628</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>n246_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.081, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[2][A]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R40C44[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>3.724</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[2][B]</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R44C32[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0/Q</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>3.724</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[2][B]</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R44C32[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FIELD_1_s0/Q</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>3.724</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C35[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
</tr>
<tr>
<td>4.045</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/pg/n87_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][B]</td>
<td style=" font-weight:bold;">opll1/pg/n87_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>opll1/pg/n87_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/pg/n87_s0</td>
</tr>
<tr>
<td>1002.816</td>
<td>-0.251</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][B]</td>
<td>opll1/pg/n87_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mute_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">opll1/tm/mute_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>opll1/tm/mute_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mute_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>opll1/tm/mute_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/maddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/maddr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>opll1/tm/maddr_4_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/maddr_4_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>opll1/tm/maddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>opll1/tm/mixout_0_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_0_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>opll1/tm/mixout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>opll1/tm/mixout_1_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_1_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>opll1/tm/mixout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>opll1/tm/mixout_2_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_2_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>opll1/tm/mixout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>opll1/tm/mixout_3_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_3_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>opll1/tm/mixout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>opll1/tm/mixout_4_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_4_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>opll1/tm/mixout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>opll1/tm/mixout_5_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_5_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>opll1/tm/mixout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>opll1/tm/mixout_6_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_6_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>opll1/tm/mixout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>opll1/tm/mixout_7_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_7_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>opll1/tm/mixout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>opll1/tm/mixout_8_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_8_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>opll1/tm/mixout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>opll1/tm/mixout_9_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_9_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>opll1/tm/mixout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>opll1/tm/mixout_10_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_10_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>opll1/tm/mixout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>opll1/tm/mixout_11_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_11_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>opll1/tm/mixout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>opll1/tm/mixout_12_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_12_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>opll1/tm/mixout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mixout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mixout_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>opll1/tm/mixout_13_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mixout_13_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>opll1/tm/mixout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" font-weight:bold;">opll1/tm/mix_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>opll1/tm/mix_0_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_0_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>opll1/tm/mix_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">opll1/tm/mix_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>opll1/tm/mix_1_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_1_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>opll1/tm/mix_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">opll1/tm/mix_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>opll1/tm/mix_2_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_2_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>opll1/tm/mix_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mix_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>opll1/tm/mix_3_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_3_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>opll1/tm/mix_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" font-weight:bold;">opll1/tm/mix_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>opll1/tm/mix_4_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_4_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>opll1/tm/mix_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">opll1/tm/mix_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>opll1/tm/mix_5_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_5_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>opll1/tm/mix_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">opll1/tm/mix_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>opll1/tm/mix_6_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_6_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>opll1/tm/mix_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1008.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/tm/mix_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>bus_clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1002.087</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1005.328</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1005.560</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>264</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1007.057</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>opll1/reset_s2/I0</td>
</tr>
<tr>
<td>1007.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>392</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">opll1/reset_s2/F</td>
</tr>
<tr>
<td>1008.969</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" font-weight:bold;">opll1/tm/mix_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>751</td>
<td>R8C27[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>opll1/tm/mix_7_s0/CLK</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/tm/mix_7_s0</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>opll1/tm/mix_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 15.244%; route: 2.854, 78.384%; tC2Q: 0.232, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cswn_filter/n10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.012</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>vdp4/cswn_filter/n10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cswn_filter/n10_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>vdp4/cswn_filter/n10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 26.866%; route: 0.843, 59.001%; tC2Q: 0.202, 14.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>vdp4/csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 26.829%; route: 0.845, 59.058%; tC2Q: 0.202, 14.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/csrn_filter/n8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>vdp4/csrn_filter/n8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/csrn_filter/n8_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>vdp4/csrn_filter/n8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 26.829%; route: 0.845, 59.058%; tC2Q: 0.202, 14.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.397</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][B]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[1][B]</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 21.171%; route: 1.228, 67.692%; tC2Q: 0.202, 11.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cswn_filter/n8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.397</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>vdp4/cswn_filter/n8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cswn_filter/n8_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>vdp4/cswn_filter/n8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 21.171%; route: 1.228, 67.692%; tC2Q: 0.202, 11.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[1][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[1][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C18[1][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.009, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/csrn_filter/n9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>vdp4/csrn_filter/n9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/csrn_filter/n9_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][B]</td>
<td>vdp4/csrn_filter/n9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 15.778%; route: 1.848, 75.922%; tC2Q: 0.202, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cswn_filter/n9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>6.017</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>vdp4/cswn_filter/n9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cswn_filter/n9_s0</td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>vdp4/cswn_filter/n9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 15.778%; route: 1.848, 75.922%; tC2Q: 0.202, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.536</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>1.470</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C19[0][A]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.456%; route: 0.131, 8.532%; tC2Q: 1.014, 66.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.536</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>1.470</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C19[1][A]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 25.456%; route: 0.131, 8.532%; tC2Q: 1.014, 66.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>1.475</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[1][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.583%; route: 0.253, 15.262%; tC2Q: 1.014, 61.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[2][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>1.475</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[2][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.425%; route: 0.264, 15.831%; tC2Q: 1.014, 60.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.794</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.793%; route: 0.389, 21.695%; tC2Q: 1.014, 56.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.794</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.793%; route: 0.389, 21.695%; tC2Q: 1.014, 56.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.800</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[2][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.721%; route: 0.395, 21.953%; tC2Q: 1.014, 56.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.800</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.429</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][B]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>1.475</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[0][B]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.721%; route: 0.395, 21.953%; tC2Q: 1.014, 56.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[2][A]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C19[2][A]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.781%; route: 0.390, 21.737%; tC2Q: 1.014, 56.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[2][B]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C19[2][B]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.781%; route: 0.390, 21.737%; tC2Q: 1.014, 56.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>1.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C20[1][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.767%; route: 0.391, 21.788%; tC2Q: 1.014, 56.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.405</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R8C8[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[1][B]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>1.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C20[1][B]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.767%; route: 0.391, 21.788%; tC2Q: 1.014, 56.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.059</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[1][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>6.450</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C19[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>5.939</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C19[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>5.950</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C19[1][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 22.958%; route: 0.253, 14.858%; tC2Q: 1.059, 62.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.950</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.059</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>6.450</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C19[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>6.958</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C23[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>5.939</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>5.950</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C20[1][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 19.966%; route: 0.508, 25.953%; tC2Q: 1.059, 54.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.939, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 26.829%; route: 0.845, 59.058%; tC2Q: 0.202, 14.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.298</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.394%; route: 1.129, 65.826%; tC2Q: 0.202, 11.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>4.373</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[3][A]</td>
<td>vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>4.757</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>R9C37[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>5.298</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1685</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.394%; route: 1.129, 65.826%; tC2Q: 0.202, 11.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_1m8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>clk_1m8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>clk_1m8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/opllptr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/opllptr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/opllptr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/opllptr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/opllptr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/opllptr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/ct/user_voice_wdata.AR_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/ct/user_voice_wdata.AR_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/ct/user_voice_wdata.AR_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/ct/inst_cache[6]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/ct/inst_cache[6]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/ct/inst_cache[6]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/ct/u_register_memory/odata_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/ct/u_register_memory/odata_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/ct/u_register_memory/odata_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/ct/vmem/rstate_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/ct/vmem/rstate_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/ct/vmem/rstate_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/ct/vmem/init_id_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/ct/vmem/init_id_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/ct/vmem/init_id_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/ct/vmem/voices_voices_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/ct/vmem/voices_voices_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/ct/vmem/voices_voices_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.752</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll1/eg/rslot_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>8.329</td>
<td>3.329</td>
<td>tNET</td>
<td>FF</td>
<td>opll1/eg/rslot_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>bus_clk_3m6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>12.081</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>opll1/eg/rslot_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1685</td>
<td>LCD_CLK_d</td>
<td>-9.666</td>
<td>3.634</td>
</tr>
<tr>
<td>911</td>
<td>n197_3</td>
<td>2.117</td>
<td>1.739</td>
</tr>
<tr>
<td>751</td>
<td>bus_clk_3m6</td>
<td>-3.810</td>
<td>3.329</td>
</tr>
<tr>
<td>392</td>
<td>reset_6</td>
<td>-6.955</td>
<td>1.357</td>
</tr>
<tr>
<td>264</td>
<td>bus_reset_n</td>
<td>-9.115</td>
<td>1.536</td>
</tr>
<tr>
<td>134</td>
<td>clk_1m8</td>
<td>1.303</td>
<td>2.293</td>
</tr>
<tr>
<td>102</td>
<td>DOTSTATE[1]</td>
<td>30.056</td>
<td>2.545</td>
</tr>
<tr>
<td>101</td>
<td>clk_sdramp</td>
<td>-4.894</td>
<td>2.274</td>
</tr>
<tr>
<td>76</td>
<td>n2332_5</td>
<td>-9.115</td>
<td>2.275</td>
</tr>
<tr>
<td>72</td>
<td>egstate[1]</td>
<td>-3.720</td>
<td>1.162</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R26C21</td>
<td>87.50%</td>
</tr>
<tr>
<td>R45C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R38C41</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C43</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C35</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C38</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_3m6 -period 277.778 -waveform {0 138.889} [get_ports {ex_bus_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdramp -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {vdp4/clk_sdramp}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
