

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Fri May 10 12:53:24 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_46 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |       11|       11|         3|          1|          1|    10|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln126_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln126"   --->   Operation 7 'read' 'sext_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln126_cast = sext i62 %sext_ln126_read"   --->   Operation 8 'sext' 'sext_ln126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 10, void @empty_5, void @empty_8, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc681"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [d3.cpp:126]   --->   Operation 12 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln126 = icmp_eq  i4 %i_4, i4 10" [d3.cpp:126]   --->   Operation 13 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln126 = add i4 %i_4, i4 1" [d3.cpp:126]   --->   Operation 14 'add' 'add_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.inc681.split, void %for.end683.exitStub" [d3.cpp:126]   --->   Operation 15 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_6_cast = zext i4 %i_4" [d3.cpp:126]   --->   Operation 16 'zext' 'i_6_cast' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 %i_6_cast" [d3.cpp:128]   --->   Operation 17 'getelementptr' 'out1_w_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%out1_w_load = load i4 %out1_w_addr" [d3.cpp:128]   --->   Operation 18 'load' 'out1_w_load' <Predicate = (!icmp_ln126)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln126 = store i4 %add_ln126, i4 %i" [d3.cpp:126]   --->   Operation 19 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln126_cast" [d3.cpp:126]   --->   Operation 21 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.67ns)   --->   "%out1_w_load = load i4 %out1_w_addr" [d3.cpp:128]   --->   Operation 23 'load' 'out1_w_load' <Predicate = (!icmp_ln126)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:126]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [d3.cpp:126]   --->   Operation 25 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i27 %out1_w_load" [d3.cpp:128]   --->   Operation 26 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (7.30ns)   --->   "%write_ln128 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mem_addr, i32 %zext_ln128, i4 15" [d3.cpp:128]   --->   Operation 27 'write' 'write_ln128' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln126 = br void %for.inc681" [d3.cpp:126]   --->   Operation 28 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', d3.cpp:126) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln126', d3.cpp:126) [16]  (0.797 ns)
	'store' operation ('store_ln126', d3.cpp:126) of variable 'add_ln126', d3.cpp:126 on local variable 'i' [26]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('out1_w_load', d3.cpp:128) on array 'out1_w' [23]  (0.677 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln128', d3.cpp:128) on port 'mem' (d3.cpp:128) [25]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
