Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 12 02:28:49 2019
| Host         : DESKTOP-K15AUSG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+-----------------------+------------------+----------------+
|           Clock Signal          | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+-----------------------+------------------+----------------+
|  clk_in_IBUF_BUFG               |               |                       |                3 |              6 |
|  clk_in_IBUF_BUFG               |               | clk_voice_mod/clk_out |                3 |             22 |
| ~audio_capture/J_MIC3_Pin4_OBUF |               |                       |                5 |             24 |
|  clk_voice_mod/CLK              |               |                       |                5 |             24 |
|  clk_in_IBUF_BUFG               |               | clk_voice_mod/CLK     |                3 |             24 |
+---------------------------------+---------------+-----------------------+------------------+----------------+


